Skip to content
Snippets Groups Projects
Commit 3d09ee42 authored by Kenneth Hiemstra's avatar Kenneth Hiemstra
Browse files

fixed ip_arria10 -> ip_arria10_e3sge3

parent a1a8cea1
No related branches found
No related tags found
No related merge requests found
Show whitespace changes
Inline Side-by-side
libraries/technology/ip_arria10_e3sge3/ddr4_8g_2400/hdllib.cfg
+ 5
− 5
View file @ 3d09ee42
hdl_lib_name = ip_arria10_ddr4_8g_2400 hdl_lib_name = ip_arria10_e3sge3_ddr4_8g_2400
hdl_library_clause_name = ip_arria10_ddr4_8g_2400_altera_emif_150 hdl_library_clause_name = ip_arria10_e3sge3_ddr4_8g_2400_altera_emif_151
hdl_lib_uses_synth = hdl_lib_uses_synth =
hdl_lib_uses_sim = hdl_lib_uses_sim =
hdl_lib_technology = ip_arria10 hdl_lib_technology = ip_arria10_e3sge3
modelsim_compile_ip_files = modelsim_compile_ip_files =
$RADIOHDL/libraries/technology/ip_arria10/ddr4_8g_2400/compile_ip.tcl $RADIOHDL/libraries/technology/ip_arria10_e3sge3/ddr4_8g_2400/compile_ip.tcl
synth_files = synth_files =
test_bench_files = test_bench_files =
quartus_qip_files = quartus_qip_files =
generated/ip_arria10_ddr4_8g_2400.qip generated/ip_arria10_e3sge3_ddr4_8g_2400.qip
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment