Skip to content
GitLab
Explore
Sign in
Register
Primary navigation
Search or go to…
Project
H
HDL
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Iterations
Wiki
Requirements
Jira
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Locked files
Build
Pipelines
Jobs
Pipeline schedules
Test cases
Artifacts
Deploy
Releases
Container registry
Model registry
Operate
Environments
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
CI/CD analytics
Repository analytics
Code review analytics
Issue analytics
Insights
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
RTSD
HDL
Commits
302c4451
Commit
302c4451
authored
9 years ago
by
Daniel van der Schuur
Browse files
Options
Downloads
Patches
Plain Diff
-Replaced avs_eth_0 instance with the RadioHDL-compatible one.
parent
c204f380
No related branches found
No related tags found
No related merge requests found
Changes
1
Show whitespace changes
Inline
Side-by-side
Showing
1 changed file
applications/aartfaac/designs/aartfaac_bn_sdo/src/quartus/sopc_aartfaac_bn_sdo.sopc
+100
-100
100 additions, 100 deletions
...gns/aartfaac_bn_sdo/src/quartus/sopc_aartfaac_bn_sdo.sopc
with
100 additions
and
100 deletions
applications/aartfaac/designs/aartfaac_bn_sdo/src/quartus/sopc_aartfaac_bn_sdo.sopc
+
100
−
100
View file @
302c4451
...
...
@@ -22,7 +22,7 @@
{
datum _sortIndex
{
value = "
10
";
value = "
27
";
type = "int";
}
}
...
...
@@ -100,71 +100,76 @@
type = "String";
}
}
element reg_
stable
_monitor.mem
element reg_
bsn
_monitor
_subband
.mem
{
datum baseAddress
{
value = "
12304
";
value = "
24576
";
type = "long";
}
}
element r
eg_dp_offload_tx
.mem
element r
am_ss_ss_wide
.mem
{
datum baseAddress
{
value = "
12320
";
value = "
262144
";
type = "long";
}
}
element reg_
bsn_monitor_beamlet
.mem
element reg_
unb_sens
.mem
{
datum baseAddress
{
value = "
1024
";
value = "
928
";
type = "long";
}
}
element ram_ss_reorder_
out
.mem
element ram_ss_reorder_
in
.mem
{
datum baseAddress
{
value = "2
0480
";
value = "2
6624
";
type = "long";
}
}
element ram_diag_data_buffer.mem
element reg_wdi.mem
{
datum _lockedAddress
{
value = "1";
type = "boolean";
}
datum baseAddress
{
value = "
65536
";
value = "
12288
";
type = "long";
}
}
element reg_
bsn
_monitor.mem
element reg_
stable
_monitor.mem
{
datum baseAddress
{
value = "
25600
";
value = "
12304
";
type = "long";
}
}
element r
am_ss_ss_wide
.mem
element r
eg_bsn_monitor_beamlet
.mem
{
datum baseAddress
{
value = "
26214
4";
value = "
102
4";
type = "long";
}
}
element
pio_pps
.mem
element
ram_diag_data_buffer
.mem
{
datum baseAddress
{
value = "
2048
";
value = "
65536
";
type = "long";
}
}
element r
eg_wdi
.mem
element r
om_system_info
.mem
{
datum _lockedAddress
{
...
...
@@ -173,15 +178,15 @@
}
datum baseAddress
{
value = "
12288
";
value = "
4096
";
type = "long";
}
}
element
reg_tr_nonbonded
.mem
element
pio_pps
.mem
{
datum baseAddress
{
value = "
76
8";
value = "
204
8";
type = "long";
}
}
...
...
@@ -198,72 +203,67 @@
type = "long";
}
}
element r
eg_diag_data_buffer
.mem
element r
am_ss_reorder_out
.mem
{
datum baseAddress
{
value = "
128
";
value = "
20480
";
type = "long";
}
}
element reg_bsn_monitor_
subband
.mem
element reg_bsn_monitor_
crosslet
.mem
{
datum baseAddress
{
value = "
24576
";
value = "
13312
";
type = "long";
}
}
element reg_d
iagnostics
.mem
element reg_d
p_offload_tx
.mem
{
datum baseAddress
{
value = "
256
";
value = "
12320
";
type = "long";
}
}
element reg_
bsn_monitor_crossle
t.mem
element reg_
dp_offload_tx_hdr_da
t.mem
{
datum baseAddress
{
value = "
133
12";
value = "
5
12";
type = "long";
}
}
element r
am_ss_reorder_in
.mem
element r
eg_tr_nonbonded
.mem
{
datum baseAddress
{
value = "
26624
";
value = "
768
";
type = "long";
}
}
element rom_system_info.mem
{
datum _lockedAddress
element reg_diagnostics.mem
{
value = "1";
type = "boolean";
}
datum baseAddress
{
value = "
409
6";
value = "
25
6";
type = "long";
}
}
element reg_
dp_offload_tx_hdr_dat
.mem
element reg_
bsn_monitor
.mem
{
datum baseAddress
{
value = "
512
";
value = "
25600
";
type = "long";
}
}
element reg_
unb_sens
.mem
element reg_
diag_data_buffer
.mem
{
datum baseAddress
{
value = "
9
28";
value = "
1
28";
type = "long";
}
}
...
...
@@ -316,7 +316,7 @@
{
datum _sortIndex
{
value = "2
7
";
value = "2
6
";
type = "int";
}
}
...
...
@@ -324,7 +324,7 @@
{
datum _sortIndex
{
value = "1
3
";
value = "1
2
";
type = "int";
}
}
...
...
@@ -358,7 +358,7 @@
{
datum _sortIndex
{
value = "1
9
";
value = "1
8
";
type = "int";
}
}
...
...
@@ -366,7 +366,7 @@
{
datum _sortIndex
{
value = "2
2
";
value = "2
1
";
type = "int";
}
}
...
...
@@ -374,7 +374,7 @@
{
datum _sortIndex
{
value = "2
3
";
value = "2
2
";
type = "int";
}
}
...
...
@@ -382,7 +382,7 @@
{
datum _sortIndex
{
value = "2
1
";
value = "2
0
";
type = "int";
}
}
...
...
@@ -390,7 +390,7 @@
{
datum _sortIndex
{
value = "
20
";
value = "
19
";
type = "int";
}
}
...
...
@@ -398,7 +398,7 @@
{
datum _sortIndex
{
value = "1
5
";
value = "1
4
";
type = "int";
}
}
...
...
@@ -406,7 +406,7 @@
{
datum _sortIndex
{
value = "1
6
";
value = "1
5
";
type = "int";
}
}
...
...
@@ -414,7 +414,7 @@
{
datum _sortIndex
{
value = "1
7
";
value = "1
6
";
type = "int";
}
}
...
...
@@ -422,7 +422,7 @@
{
datum _sortIndex
{
value = "1
8
";
value = "1
7
";
type = "int";
}
}
...
...
@@ -438,7 +438,7 @@
{
datum _sortIndex
{
value = "2
6
";
value = "2
5
";
type = "int";
}
}
...
...
@@ -446,7 +446,7 @@
{
datum _sortIndex
{
value = "2
5
";
value = "2
4
";
type = "int";
}
}
...
...
@@ -454,7 +454,7 @@
{
datum _sortIndex
{
value = "2
4
";
value = "2
3
";
type = "int";
}
}
...
...
@@ -470,7 +470,7 @@
{
datum _sortIndex
{
value = "1
2
";
value = "1
1
";
type = "int";
}
}
...
...
@@ -478,7 +478,7 @@
{
datum _sortIndex
{
value = "1
4
";
value = "1
3
";
type = "int";
}
}
...
...
@@ -486,23 +486,23 @@
{
datum _sortIndex
{
value = "1
1
";
value = "1
0
";
type = "int";
}
}
element
pio_debug_wave
.s1
element
timer_0
.s1
{
datum baseAddress
{
value = "9
7
6";
value = "
8
96";
type = "long";
}
}
element
timer_0
.s1
element
pio_debug_wave
.s1
{
datum baseAddress
{
value = "
8
96";
value = "9
7
6";
type = "long";
}
}
...
...
@@ -550,10 +550,10 @@
<parameter
name=
"globalResetBus"
value=
"true"
/>
<parameter
name=
"hdlLanguage"
value=
"VHDL"
/>
<parameter
name=
"maxAdditionalLatency"
value=
"0"
/>
<parameter
name=
"projectName"
value=
""
/>
<parameter
name=
"projectName"
value=
"
aartfaac_bn_sdo.qpf
"
/>
<parameter
name=
"sopcBorderPoints"
value=
"true"
/>
<parameter
name=
"systemHash"
value=
"-105761453609"
/>
<parameter
name=
"timeStamp"
value=
"14
35833898909
"
/>
<parameter
name=
"timeStamp"
value=
"14
41357659033
"
/>
<parameter
name=
"useTestBenchNamingPattern"
value=
"false"
/>
<module
kind=
"clock_source"
version=
"11.1"
enabled=
"1"
name=
"clk_0"
>
<parameter
name=
"clockFrequency"
value=
"25000000"
/>
...
...
@@ -931,9 +931,6 @@ q]]></parameter>
<parameter
name=
"timeoutPulseOutput"
value=
"false"
/>
<parameter
name=
"timerPreset"
>
SIMPLE_PERIODIC_INTERRUPT
</parameter>
</module>
<module
kind=
"avs_eth_coe"
version=
"1.0"
enabled=
"1"
name=
"avs_eth_0"
>
<parameter
name=
"AUTO_MM_CLOCK_RATE"
value=
"125000000"
/>
</module>
<module
kind=
"avs_common_mm"
version=
"1.0"
enabled=
"1"
name=
"rom_system_info"
>
<parameter
name=
"g_adr_w"
value=
"10"
/>
<parameter
name=
"g_dat_w"
value=
"32"
/>
...
...
@@ -1059,6 +1056,9 @@ q]]></parameter>
<parameter
name=
"g_dat_w"
value=
"32"
/>
<parameter
name=
"AUTO_SYSTEM_CLOCK_RATE"
value=
"125000000"
/>
</module>
<module
kind=
"avs2_eth_coe"
version=
"1.0"
enabled=
"1"
name=
"avs_eth_0"
>
<parameter
name=
"AUTO_MM_CLOCK_RATE"
value=
"125000000"
/>
</module>
<connection
kind=
"avalon"
version=
"11.1"
...
...
@@ -1186,38 +1186,6 @@ q]]></parameter>
<connection
kind=
"interrupt"
version=
"11.1"
start=
"cpu_0.d_irq"
end=
"timer_0.irq"
>
<parameter
name=
"irqNumber"
value=
"1"
/>
</connection>
<connection
kind=
"clock"
version=
"11.1"
start=
"altpll_0.c0"
end=
"avs_eth_0.mm"
/>
<connection
kind=
"avalon"
version=
"11.1"
start=
"cpu_0.data_master"
end=
"avs_eth_0.mms_tse"
>
<parameter
name=
"arbitrationPriority"
value=
"1"
/>
<parameter
name=
"baseAddress"
value=
"0x2000"
/>
</connection>
<connection
kind=
"avalon"
version=
"11.1"
start=
"cpu_0.data_master"
end=
"avs_eth_0.mms_reg"
>
<parameter
name=
"arbitrationPriority"
value=
"1"
/>
<parameter
name=
"baseAddress"
value=
"0x0340"
/>
</connection>
<connection
kind=
"avalon"
version=
"11.1"
start=
"cpu_0.data_master"
end=
"avs_eth_0.mms_ram"
>
<parameter
name=
"arbitrationPriority"
value=
"1"
/>
<parameter
name=
"baseAddress"
value=
"0x4000"
/>
</connection>
<connection
kind=
"interrupt"
version=
"11.1"
start=
"cpu_0.d_irq"
end=
"avs_eth_0.interrupt"
>
<parameter
name=
"irqNumber"
value=
"2"
/>
</connection>
<connection
kind=
"clock"
version=
"11.1"
...
...
@@ -1431,4 +1399,36 @@ q]]></parameter>
<parameter
name=
"arbitrationPriority"
value=
"1"
/>
<parameter
name=
"baseAddress"
value=
"0x0800"
/>
</connection>
<connection
kind=
"clock"
version=
"11.1"
start=
"altpll_0.c0"
end=
"avs_eth_0.mm"
/>
<connection
kind=
"avalon"
version=
"11.1"
start=
"cpu_0.data_master"
end=
"avs_eth_0.mms_tse"
>
<parameter
name=
"arbitrationPriority"
value=
"1"
/>
<parameter
name=
"baseAddress"
value=
"0x2000"
/>
</connection>
<connection
kind=
"avalon"
version=
"11.1"
start=
"cpu_0.data_master"
end=
"avs_eth_0.mms_reg"
>
<parameter
name=
"arbitrationPriority"
value=
"1"
/>
<parameter
name=
"baseAddress"
value=
"0x0340"
/>
</connection>
<connection
kind=
"avalon"
version=
"11.1"
start=
"cpu_0.data_master"
end=
"avs_eth_0.mms_ram"
>
<parameter
name=
"arbitrationPriority"
value=
"1"
/>
<parameter
name=
"baseAddress"
value=
"0x4000"
/>
</connection>
<connection
kind=
"interrupt"
version=
"11.1"
start=
"cpu_0.d_irq"
end=
"avs_eth_0.interrupt"
>
<parameter
name=
"irqNumber"
value=
"2"
/>
</connection>
</system>
This diff is collapsed.
Click to expand it.
Preview
0%
Loading
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment