Skip to content
Snippets Groups Projects
Commit 30029bef authored by Eric Kooistra's avatar Eric Kooistra
Browse files

Use proc_common_wait_cross_clock_domain_latency() to define sufficient wait... 

Use proc_common_wait_cross_clock_domain_latency() to define sufficient wait for MM readback after MM write.
parent 32d0b26e
No related branches found
No related tags found
1 merge request!199Use proc_common_wait_cross_clock_domain_latency() to define sufficient wait...
Pipeline #24751 failed
Stage: simulation
Stage: synthesis
Stage: hardware