Skip to content
Snippets Groups Projects
Commit 2ba68eb1 authored by Pepping's avatar Pepping
Browse files

Sources ddr3 pinning constraints from RadioHDL

parent f712655a
No related branches found
No related tags found
No related merge requests found
Hide whitespace changes
Inline Side-by-side
boards/uniboard1/designs/unb1_ddr3/quartus/unb1_ddr3_pins.tcl
+ 2
− 2
View file @ 2ba68eb1
...@@ -20,8 +20,8 @@ ...@@ -20,8 +20,8 @@
############################################################################### ###############################################################################
# -- include ddr3 pins # -- include ddr3 pins
source $::env(UNB)/Firmware/designs/unb_common/src/tcl/COMMON_NODE_ddr_I_rec_pins.tcl source $::env(RADIOHDL)/boards/uniboard1/libraries/unb1_board/src/tcl/COMMON_NODE_ddr_I_rec_pins.tcl
source $::env(UNB)/Firmware/designs/unb_common/src/tcl/COMMON_NODE_ddr_II_rec_pins.tcl source $::env(RADIOHDL)/boards/uniboard1/libraries/unb1_board/src/tcl/COMMON_NODE_ddr_II_rec_pins.tcl
# -- include the clock pin # -- include the clock pin
source $::env(UNB)/Firmware/designs/unb_common/src/tcl/COMMON_NODE_general_pins.tcl source $::env(UNB)/Firmware/designs/unb_common/src/tcl/COMMON_NODE_general_pins.tcl
......
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment