Skip to content
Snippets Groups Projects
Commit 22eb022c authored by David Brouwer's avatar David Brouwer
Browse files

Added an extra enter and use correct punctuation marks

parent 28902bac
No related branches found
No related tags found
1 merge request!361Porting multipliers: mult, mult_add2, mult_add4, complex_mult, complex_mult_rtl, complex_mult_rtl_canonical for Intel Agilex 7
......@@ -9,7 +9,8 @@ README.txt for $HDL_WORK/libraries/technology/ip_agi027_xxxx/complex_mult
1) Porting
The complex_mult IP was ported manually from Quartus v19.4 for Arria10_e2sg to Quartus 23.2 for Agi027_xxxx by creating it in Quartus (Qsys) using the same parameter settings.
The complex_mult IP was ported manually from Quartus v19.4 for Arria10_e2sg to Quartus 23.2 for Agi027_xxxx by creating it in Quartus (Qsys) using
the same parameter settings.
2) IP component
......@@ -58,4 +59,4 @@ b) When multiple IPs are generated, each utilizing the same IP function but with
library name, containing a different .vhd file, as opposed to the previously used unique library names. This leads to issues. To address
this, shared libraries are combined within a single library with the IP-specific library name in the build directory when 'generate_ip_libs'
is used. Therefore, a directory is manually created in 'altera_libraries' with the IP-specific library name, containing three files:
'compile_ip.tcl,' 'hdllib.cfg,' and 'liborder.
'compile_ip.tcl', 'hdllib.cfg' and 'liborder'.
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment