Skip to content
GitLab
Explore
Sign in
Primary navigation
Search or go to…
Project
H
HDL
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Iterations
Wiki
Requirements
Jira
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Locked files
Build
Pipelines
Jobs
Pipeline schedules
Test cases
Artifacts
Deploy
Releases
Container Registry
Model registry
Operate
Environments
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
CI/CD analytics
Repository analytics
Code review analytics
Issue analytics
Insights
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
RTSD
HDL
Commits
183d6b1d
Commit
183d6b1d
authored
8 years ago
by
Kenneth Hiemstra
Browse files
Options
Downloads
Patches
Plain Diff
added Notes on RBF files for Uniboard2
parent
1ed119c8
No related branches found
No related tags found
No related merge requests found
Changes
1
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
libraries/io/epcs/doc/README.txt
+65
-0
65 additions, 0 deletions
libraries/io/epcs/doc/README.txt
with
65 additions
and
0 deletions
libraries/io/epcs/doc/README.txt
0 → 100644
+
65
−
0
View file @
183d6b1d
Notes on .RBF files on UniBoard2
--------------------------------
Thu Apr 21 14:44:02 CEST 2016
For now it is assumed that .RBF files for a single design are not larger than 40Mbyte.
Because the .SOF files are sized ~ 37Mbyte. But in the future it could be that 40Mbyte is not correct.
For now (40Mbyte), the following start addresses are choosen (see python scripts pi_epcs.py and pi_remu.py)
Factory: 0
User: 41943040 (decimal)
The EPCQL1024 flash has a capacity of 128M, so there is place for a 2nd User image.
To boot the FPGA with a factory image (address 0) an extra bootloader is required
This bootloader looks like (hexdump):
0000000 ffff ffff ffff ffff ffff ffff 6a6a 6a6a
0000010 0020 0000 0a03 0420 0420 0420 ffff 87fe
Then the FPGA image starts at address offset 0x20:
0000020 a65c 0001 0004 0000 ffff ffff ffff ffff
0000030 ffff ffff ffff ffff ffff ffff ffff ffff
*
00000a0 959b 3d24 0000 0001 0001 0101 0100 0100
...
This means that The Factory .RBF file needs this bootloader and the User .RBF not.
To generate the .RBF files (from .SOF), use the following commands:
Factory .RBF (including bootloader):
echo "Bitstream_compression=on" > ${HOME}/.run_rbf_temp_options_file
quartus_cpf -d EPCQL1024 -m ASx4 --option=${HOME}/.run_rbf_temp_options_file -c design_name.sof design_name.pof
quartus_cpf -c design_name.pof design_name.hexout
nios2-elf-objcopy -I ihex -O binary design_name.hexout design_name.rbf
truncate -s 40M design_name.rbf
User .RBF (excluding bootloader):
echo "Bitstream_compression=on" > ${HOME}/.run_rbf_temp_options_file
quartus_cpf -c --option=${HOME}/.run_rbf_temp_options_file design_name.sof design_name.rbf
These commands are already included in the 'run_rbf' shell script.
So to add the bootloader it takes more steps, as shown above. .POF files do include the bootloader, thats why the steps
.SOF -> .POF -> .HEXOUT -> .RBF are taken.
To run the 'run_rbf' script:
run_rbf unb2a --unb2_factory design_name # <- this adds the bootloader for the factory image
run_rbf unb2a design_name # <- no bootloader added (default)
This diff is collapsed.
Click to expand it.
Preview
0%
Loading
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment