Skip to content
Snippets Groups Projects
Commit 0fac6976 authored by Eric Kooistra's avatar Eric Kooistra
Browse files

Added dbg_out_sosi_* signals.

parent fadf0653
No related branches found
No related tags found
1 merge request!132Renamed proc_dp_verify_sync_v2() into overloaded proc_dp_verify_sync() and...
...@@ -114,7 +114,7 @@ ARCHITECTURE tb OF tb_dp_bsn_sync_interval IS ...@@ -114,7 +114,7 @@ ARCHITECTURE tb OF tb_dp_bsn_sync_interval IS
SIGNAL ctrl_enable : STD_LOGIC := '0'; SIGNAL ctrl_enable : STD_LOGIC := '0';
SIGNAL ctrl_enable_evt : STD_LOGIC := '0'; SIGNAL ctrl_enable_evt : STD_LOGIC := '0';
SIGNAL ctrl_interval_size : NATURAL := c_nof_samples_per_output_sync; SIGNAL ctrl_interval_size : NATURAL := c_nof_samples_per_output_sync;
SIGNAL ctrl_start_bsn : STD_LOGIC_VECTOR(c_bsn_w-1 DOWNTO 0); SIGNAL ctrl_start_bsn : STD_LOGIC_VECTOR(c_bsn_w-1 DOWNTO 0) := (OTHERS=>'0');
SIGNAL mon_input_current_bsn : STD_LOGIC_VECTOR(c_bsn_w-1 DOWNTO 0); SIGNAL mon_input_current_bsn : STD_LOGIC_VECTOR(c_bsn_w-1 DOWNTO 0);
SIGNAL mon_input_bsn_at_sync : STD_LOGIC_VECTOR(c_bsn_w-1 DOWNTO 0); SIGNAL mon_input_bsn_at_sync : STD_LOGIC_VECTOR(c_bsn_w-1 DOWNTO 0);
SIGNAL mon_output_enable : STD_LOGIC; SIGNAL mon_output_enable : STD_LOGIC;
...@@ -146,10 +146,15 @@ ARCHITECTURE tb OF tb_dp_bsn_sync_interval IS ...@@ -146,10 +146,15 @@ ARCHITECTURE tb OF tb_dp_bsn_sync_interval IS
SIGNAL pending_out_disable : STD_LOGIC := '0'; SIGNAL pending_out_disable : STD_LOGIC := '0';
SIGNAL expected_out_enable : STD_LOGIC := '0'; SIGNAL expected_out_enable : STD_LOGIC := '0';
SIGNAL expecting_out_start : STD_LOGIC := '0'; SIGNAL expecting_out_start : STD_LOGIC := '0';
SIGNAL dbg_nof_blk : NATURAL := 0;
SIGNAL dbg_extra : NATURAL := 0;
SIGNAL dbg_expected_bsn : NATURAL := 0;
SIGNAL dbg_out_sosi_sync : STD_LOGIC;
SIGNAL dbg_out_sosi_sop : STD_LOGIC;
SIGNAL dbg_out_sosi_bsn : NATURAL;
SIGNAL dbg_expected_bsn : NATURAL := 0;
SIGNAL dbg_nof_blk : NATURAL := 0;
SIGNAL dbg_extra : NATURAL := 0;
-- Local procedures
PROCEDURE proc_output_enable(SIGNAL clk : IN STD_LOGIC; PROCEDURE proc_output_enable(SIGNAL clk : IN STD_LOGIC;
SIGNAL cnt : IN INTEGER; SIGNAL cnt : IN INTEGER;
SIGNAL mon_input_bsn_at_sync : IN STD_LOGIC_VECTOR(c_bsn_w-1 DOWNTO 0); SIGNAL mon_input_bsn_at_sync : IN STD_LOGIC_VECTOR(c_bsn_w-1 DOWNTO 0);
...@@ -438,6 +443,10 @@ BEGIN ...@@ -438,6 +443,10 @@ BEGIN
dbg_extra, dbg_extra,
dbg_expected_bsn); dbg_expected_bsn);
dbg_out_sosi_sync <= out_sosi.sync;
dbg_out_sosi_sop <= out_sosi.sop;
dbg_out_sosi_bsn <= TO_UINT(out_sosi.bsn);
----------------------------------------------------------------------------- -----------------------------------------------------------------------------
-- . Verify mon_output_sync_bsn -- . Verify mon_output_sync_bsn
----------------------------------------------------------------------------- -----------------------------------------------------------------------------
......
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment