Skip to content
Snippets Groups Projects
Commit 015b58d1 authored by Reinier van der Walle's avatar Reinier van der Walle
Browse files

corrected PIO_JESD_CTRL description in yaml

parent ebe878c2
No related branches found
No related tags found
1 merge request!266corrected PIO_JESD_CTRL description in yaml
Pipeline #33170 failed
...@@ -21,8 +21,8 @@ peripherals: ...@@ -21,8 +21,8 @@ peripherals:
bit_offset: 31 bit_offset: 31
mm_width: 1 mm_width: 1
access_mode: RW access_mode: RW
- - field_name: enable - - field_name: disable
field_description: "Enable JESD signal input i by setting bit i = 1, disable by clearing bit i = 0." field_description: "Disable JESD signal input i by setting bit i = 1, enable by clearing bit i = 0."
address_offset: 0x0 address_offset: 0x0
bit_offset: 0 bit_offset: 0
mm_width: 31 mm_width: 31
......
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment