Skip to content
Snippets Groups Projects
Select Git revision
  • bb6a3256da9a11b042e0cee5d41b23fde29bced8
  • master default protected
  • L2SDP-1131
  • L2SDP-LIFT
  • L2SDP-1137
  • HPR-158
6 results

compile_ip.tcl

Blame
  • Code owners
    Assign users and groups as approvers for specific file changes. Learn more.
    compile_ip.tcl 2.61 KiB
    #------------------------------------------------------------------------------
    #
    # Copyright (C) 2014
    # ASTRON (Netherlands Institute for Radio Astronomy) <http://www.astron.nl/>
    # JIVE (Joint Institute for VLBI in Europe) <http://www.jive.nl/>
    # P.O.Box 2, 7990 AA Dwingeloo, The Netherlands
    #
    # This program is free software: you can redistribute it and/or modify
    # it under the terms of the GNU General Public License as published by
    # the Free Software Foundation, either version 3 of the License, or
    # (at your option) any later version.
    #
    # This program is distributed in the hope that it will be useful,
    # but WITHOUT ANY WARRANTY; without even the implied warranty of
    # MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
    # GNU General Public License for more details.
    #
    # You should have received a copy of the GNU General Public License
    # along with this program.  If not, see <http://www.gnu.org/licenses/>.
    #
    #------------------------------------------------------------------------------
    
    set IPMODEL "SIM";
    #set IPMODEL "PHY";
    
    if {$IPMODEL=="PHY"} {
    
        # This file is based on Qsys-generated file msim_setup.tcl.
        set IP_DIR "$env(RADIOHDL)/libraries/technology/ip_arria10/ddio/generated/"
            
        #vlib ./work/         ;# Assume library work already exists
        vmap ip_arria10_ddio_in_1_altera_gpio_core_141 ./work/
        vmap ip_arria10_ddio_out_1_altera_gpio_core_141 ./work/
        vmap ip_arria10_ddio_in_1_altera_gpio_141 ./work/
        vmap ip_arria10_ddio_out_1_altera_gpio_141 ./work/
        
        # Quartus QIP uses the libraries, so map these here to work/ to be able to use these libraries also in simulation.
        # However by instantiating the compenents as components instead of as entities it is not necessary to know the
        # library in simiulation. Therefor these lines can be commented:
        #vmap ip_arria10_ddio_in_1 ./work/
        #vmap ip_arria10_ddio_out_1 ./work/
        
        vlog -sv "$IP_DIR/altera_gpio_core_141/sim/mentor/altera_gpio.sv"                        -work work
        vcom     "$IP_DIR/altera_gpio_141/sim/ip_arria10_ddio_in_1_altera_gpio_141_hszcdqa.vhd"  -work work
        vcom     "$IP_DIR/altera_gpio_141/sim/ip_arria10_ddio_out_1_altera_gpio_141_edhgoly.vhd" -work work
        vcom     "$IP_DIR/sim/ip_arria10_ddio_in_1.vhd"
        vcom     "$IP_DIR/sim/ip_arria10_ddio_out_1.vhd"
        
    } else {
    
        # This file uses a behavioral model because the PHY model does not compile OK, see README.txt.
        set SIM_DIR "$env(RADIOHDL)/libraries/technology/ip_arria10/ddio/sim/"
        
        vcom "$SIM_DIR/ip_arria10_ddio_in_1.vhd"
        vcom "$SIM_DIR/ip_arria10_ddio_out_1.vhd"
        vcom "$SIM_DIR/tb_ip_arria10_ddio_1.vhd"
        
    }