Skip to content
GitLab
Explore
Sign in
Primary navigation
Search or go to…
Project
H
HDL
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Iterations
Wiki
Requirements
Jira
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Locked files
Build
Pipelines
Jobs
Pipeline schedules
Test cases
Artifacts
Deploy
Releases
Container registry
Model registry
Operate
Environments
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
CI/CD analytics
Repository analytics
Code review analytics
Issue analytics
Insights
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
GitLab community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
RTSD
HDL
Repository
7f986b37891cb805232d9eca70c2eb960f47cfa6
Select Git revision
Selected
7f986b37891cb805232d9eca70c2eb960f47cfa6
Branches
4
master
default
protected
L2SDP-LIFT
L2SDP-1113
HPR-158
5 results
Show more breadcrumbs
hdl
libraries
dsp
st
src
vhdl
st_histogram.vhd
st_histogram.vhd
Find file
Blame
4 years ago
7f986b37
fixed timing ram_pointer & p_ram_to_fifo, added out-port dbg_ram_miso
· 7f986b37
Jan Oudman
authored
4 years ago
7f986b37
History
fixed timing ram_pointer & p_ram_to_fifo, added out-port dbg_ram_miso
Jan Oudman
authored
4 years ago
Code owners
Assign users and groups as approvers for specific file changes.
Learn more.