Skip to content
GitLab
Explore
Sign in
Primary navigation
Search or go to…
Project
H
HDL
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Iterations
Wiki
Requirements
Jira
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Locked files
Build
Pipelines
Jobs
Pipeline schedules
Test cases
Artifacts
Deploy
Releases
Container Registry
Model registry
Operate
Environments
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
CI/CD analytics
Repository analytics
Code review analytics
Issue analytics
Insights
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
RTSD
HDL
Repository
6416c6716902cb759ce41dcbf341a98eb6b76524
Select Git revision
Branches
5
L2SDP-1073
L2SDP-1113
L2SDP-LIFT
master
default
protected
HPR-158
5 results
hdl
tools
oneclick
base
quartus_config.py
Find file
Blame
Permalink
10 years ago
6416c671
-Added Verilog support.
· 6416c671
Daniel van der Schuur
authored
10 years ago
6416c671
History
-Added Verilog support.
Daniel van der Schuur
authored
10 years ago
Code owners
Assign users and groups as approvers for specific file changes.
Learn more.
Daniel van der Schuur authoredDaniel van der Schuur authored