Skip to content
GitLab
Explore
Sign in
Register
Primary navigation
Search or go to…
Project
S
sdptr
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Iterations
Wiki
Requirements
Jira
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Locked files
Build
Pipelines
Jobs
Pipeline schedules
Test cases
Artifacts
Deploy
Releases
Container registry
Model registry
Operate
Environments
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
CI/CD analytics
Repository analytics
Code review analytics
Issue analytics
Insights
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
GitLab community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
LOFAR2.0
sdptr
Commits
6adb87b5
Commit
6adb87b5
authored
3 years ago
by
Pieter Donker
Browse files
Options
Downloads
Patches
Plain Diff
L2SDP-436
, add comment
parent
fbdab872
No related branches found
No related tags found
1 merge request
!33
Resolve L2SDP-436
Changes
2
Show whitespace changes
Inline
Side-by-side
Showing
2 changed files
src/periph/fpga.cpp
+1
-1
1 addition, 1 deletion
src/periph/fpga.cpp
src/periph/fpga.h
+2
-2
2 additions, 2 deletions
src/periph/fpga.h
with
3 additions
and
3 deletions
src/periph/fpga.cpp
+
1
−
1
View file @
6adb87b5
...
@@ -77,9 +77,9 @@ Periph_fpga::Periph_fpga(uint global_nr, string ipaddr, uint n_beamsets):
...
@@ -77,9 +77,9 @@ Periph_fpga::Periph_fpga(uint global_nr, string ipaddr, uint n_beamsets):
my_jesd_csr_dev_syncn
{
0
},
my_jesd_csr_dev_syncn
{
0
},
my_jesd_rx_err0
{
0
},
my_jesd_rx_err0
{
0
},
my_jesd_rx_err1
{
0
},
my_jesd_rx_err1
{
0
},
my_pps_offset_cnt
(
0
),
my_signal_input_mean
{
0.0
},
my_signal_input_mean
{
0.0
},
my_signal_input_rms
{
0.0
},
my_signal_input_rms
{
0.0
},
my_pps_offset_cnt
(
0
),
my_pps_expected_cnt
(
0
),
my_pps_expected_cnt
(
0
),
my_pps_present
(
false
),
my_pps_present
(
false
),
my_pps_capture_cnt
(
0
)
my_pps_capture_cnt
(
0
)
...
...
This diff is collapsed.
Click to expand it.
src/periph/fpga.h
+
2
−
2
View file @
6adb87b5
...
@@ -72,11 +72,11 @@ private:
...
@@ -72,11 +72,11 @@ private:
uint32_t
my_jesd_rx_err0
[
C_S_pn
];
uint32_t
my_jesd_rx_err0
[
C_S_pn
];
uint32_t
my_jesd_rx_err1
[
C_S_pn
];
uint32_t
my_jesd_rx_err1
[
C_S_pn
];
bool
my_xst_processing_enable
;
bool
my_xst_processing_enable
;
uint32_t
my_pps_offset_cnt
;
double
my_signal_input_mean
[
C_S_pn
];
double
my_signal_input_mean
[
C_S_pn
];
double
my_signal_input_rms
[
C_S_pn
];
double
my_signal_input_rms
[
C_S_pn
];
uint32_t
my_pps_offset_cnt
;
// used by read_time_since_last_pps()
uint32_t
my_pps_expected_cnt
;
uint32_t
my_pps_expected_cnt
;
bool
my_pps_present
;
bool
my_pps_present
;
uint32_t
my_pps_capture_cnt
;
uint32_t
my_pps_capture_cnt
;
...
...
This diff is collapsed.
Click to expand it.
Preview
0%
Loading
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment