Skip to content
Snippets Groups Projects
Commit bda3c387 authored by Gijs Schoonderbeek's avatar Gijs Schoonderbeek
Browse files

Tested CCD.py in the lab. PLL needs check

parent 1a0895cd
No related branches found
No related tags found
No related merge requests found
......@@ -261,14 +261,10 @@ if PWR_RST :
power(True)
if SET_PLL :
setup_pll(CLK_FREQ)
setup_pll()
if READ_LOCK:
if CLK_FREQ == '160MHz' :
pll_addr = PLL_160M
else:
pll_addr = PLL_200M
ret_value = Read_byte_PLL(0x00, nof_bytes = 1, ADDRESS=pll_addr)
ret_value = Read_byte_PLL(0x00, nof_bytes = 1, ADDRESS=PLL_addr)
status_pll = int(ret_value,2)
if status_pll == 0x04:
print("PLL in lock")
......@@ -278,4 +274,4 @@ if READ_LOCK:
print("Not locked --> PLL Error")
if READ_SENSOR:
apsct_sensors()
ccd_sensors()
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment