Skip to content
Snippets Groups Projects
Select Git revision
  • 439267ae12dae315b05a9a40b32b5b745489f926
  • master default protected
  • dither_on_off_disabled
  • yocto
  • pypcc2
  • pypcc3
  • 2020-12-07-the_only_working_copy
  • v2.1
  • v2.0
  • v1.0
  • v0.9
  • Working-RCU_ADC,ID
  • 2020-12-11-Holiday_Season_release
13 results

setVersion.py

Blame
  • Code owners
    Assign users and groups as approvers for specific file changes. Learn more.
    ddrctrl_pack.vhd 2.07 KiB
    -------------------------------------------------------------------------------
    --
    -- Copyright 2022
    -- ASTRON (Netherlands Institute for Radio Astronomy) <http://www.astron.nl/>
    -- P.O.Box 2, 7990 AA Dwingeloo, The Netherlands
    --
    -- Licensed under the Apache License, Version 2.0 (the "License");
    -- you may not use this file except in compliance with the License.
    -- You may obtain a copy of the License at
    --
    --     http://www.apache.org/licenses/LICENSE-2.0
    --
    -- Unless required by applicable law or agreed to in writing, software
    -- distributed under the License is distributed on an "AS IS" BASIS,
    -- WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
    -- See the License for the specific language governing permissions and
    -- limitations under the License.
    --
    -------------------------------------------------------------------------------
    -- Author: Job van Wee
    -- Purpose: Make one data vector out of all the data from the t_dp_sosi_arr.
    --
    -- Description:
    --  The data from the t_dp_sosi_arr gets put into one data vector.
    --
    -- Remark:
    --  Use VHDL coding template from:
    --  https://support.astron.nl/confluence/display/SBe/VHDL+design+patterns+for+RTL+coding
    
    LIBRARY IEEE, dp_lib;
    USE IEEE.std_logic_1164.ALL;
    USE dp_lib.dp_stream_pkg.ALL;
    
    ENTITY ddrctrl_pack IS
      GENERIC (
    
        g_nof_streams : POSITIVE := 12;                                           -- number of input streams
        g_data_w      : NATURAL  := 14                                            -- data with of input data vectors
    
      );
      PORT (
    
        in_sosi_arr   : IN t_dp_sosi_arr(g_nof_streams-1 DOWNTO 0);               -- input data
        out_data      : OUT STD_LOGIC_VECTOR((g_nof_streams*g_data_w)-1 DOWNTO 0) -- output data
    
      );
    END ddrctrl_pack;
    
    ARCHITECTURE rtl OF ddrctrl_pack IS
    
    BEGIN
    
      -- Putting all the data from the different streams into one data vector.
      gen_extract_and_pack_data : FOR I IN 0 TO g_nof_streams-1 GENERATE
        out_data(g_data_w*(I+1)-1 DOWNTO g_data_w*I) <= in_sosi_arr(I).data(g_data_w-1 DOWNTO 0);
      END GENERATE;
    
    END rtl;