Removed common_top.vhd and dp_top.vhd from the hdllib.cfg. Such top level components for trial synthesis need to have their own unb1_<name> or unb2_<name> or stratixiv_<name> directory with hdllib.cfg in designs/.