rx_clk -> dp_clk FIFO in JESD204b component.
Status | Pipeline | Created by | Stages | Actions |
---|---|---|---|---|
Passed 00:12:58
| Stage: linting |
Download artifacts
No artifacts found |
Add debug signals. Correct single cycle rxlink_sysref. Correct FIFO data width to c_jesd204b_rx_framer_data_w.
Closes L2SDP-1007
Status | Pipeline | Created by | Stages | Actions |
---|---|---|---|---|
Passed 00:12:58
| Stage: linting |
Download artifacts
No artifacts found |