Skip to content
GitLab
Explore
Sign in
Primary navigation
Search or go to…
Project
H
HDL
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Iterations
Wiki
Requirements
Jira
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Locked files
Build
Pipelines
Jobs
Pipeline schedules
Test cases
Artifacts
Deploy
Releases
Container Registry
Model registry
Operate
Environments
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
CI/CD analytics
Repository analytics
Code review analytics
Issue analytics
Insights
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
RTSD
HDL
Merge requests
!296
Support applying SI per signal input.
Code
Review changes
Check out branch
Download
Patches
Plain diff
Merged
Support applying SI per signal input.
L2SDP-865
into
master
Overview
0
Commits
2
Pipelines
2
Changes
6
Merged
Eric Kooistra
requested to merge
L2SDP-865
into
master
2 years ago
Overview
0
Commits
2
Pipelines
2
Changes
2
Expand
Closes
L2SDP-865
0
0
Merge request reports
Compare
version 1
version 1
b06d58d5
2 years ago
master (base)
and
latest version
latest version
2d1fcdf2
2 commits,
2 years ago
version 1
b06d58d5
1 commit,
2 years ago
Show latest version
2 files
+
2
−
2
Inline
Compare changes
Side-by-side
Inline
Show whitespace changes
Show one file at a time
Files
2
Search (e.g. *.vue) (Ctrl+P)
applications/lofar2/designs/lofar2_unb2b_sdp_station/lofar2_unb2b_sdp_station.mmap.gold
+
1
−
1
Options
@@ -183,7 +183,7 @@ number_of_columns = 13
REG_DIAG_DATA_BUFFER_BSN 1 12 REG sync_cnt 0x000b0000 1 RO uint32 b[31:0] - - 2
- - - - word_cnt 0x000b0001 1 RO uint32 b[31:0] - - -
RAM_DIAG_DATA_BUFFER_BSN 1 12 RAM data 0x000b4000 1024 RW uint32 b[31:0] b[15:0] - 1024
REG_SI 1 1 REG enable 0x000b8000 1 RW uint32
b[
0
:0] - - -
REG_SI 1 1 REG enable 0x000b8000 1 RW uint32 b[
11
:0] - - -
RAM_FIL_COEFS 2 16 RAM data 0x000c0000 1024 RW uint32 b[15:0] - 16384 1024
RAM_EQUALIZER_GAINS 1 12 RAM data 0x000c8000 1024 RW cint16_ir b[31:0] - - 1024
REG_DP_SELECTOR 1 1 REG input_select 0x000d0000 1 RW uint32 b[0:0] - - -
Loading