Use proc_common_wait_cross_clock_domain_latency() to define sufficient wait...
Status | Pipeline | Created by | Stages | Actions |
---|---|---|---|---|
Failed 00:00:05
| Stage: simulation Stage: synthesis Stage: hardware |
Download artifacts
No artifacts found |