Skip to content
Snippets Groups Projects
Commit ee68785f authored by Eric Kooistra's avatar Eric Kooistra
Browse files

Renamed key hdl_lib_uses into hdl_lib_uses_synth and added new key...

Renamed key hdl_lib_uses into hdl_lib_uses_synth and added new key hdl_lib_uses_sim for extra test_bench_files library dependencies.
parent 179872b0
No related branches found
No related tags found
No related merge requests found
Showing
with 45 additions and 15 deletions
hdl_lib_name = ip_stratixiv_flash
hdl_library_clause_name = ip_stratixiv_flash_lib
hdl_lib_uses = technology numonyx_m25p128
hdl_lib_uses_synth = technology numonyx_m25p128
hdl_lib_uses_sim =
hdl_lib_technology = ip_stratixiv
build_dir_sim = $HDL_BUILD_DIR
......
hdl_lib_name = ip_stratixiv_mac_10g
hdl_library_clause_name = ip_stratixiv_mac_10g_lib
hdl_lib_uses = common
hdl_lib_uses_synth = common
hdl_lib_uses_sim =
hdl_lib_technology = ip_stratixiv
build_dir_sim = $HDL_BUILD_DIR
......
hdl_lib_name = ip_stratixiv_phy_xaui
hdl_library_clause_name = ip_stratixiv_phy_xaui_lib
hdl_lib_uses = common
hdl_lib_uses_synth = common
hdl_lib_uses_sim =
hdl_lib_technology = ip_stratixiv
build_dir_sim = $HDL_BUILD_DIR
......
hdl_lib_name = ip_stratixiv_pll
hdl_library_clause_name = ip_stratixiv_pll_lib
hdl_lib_uses =
hdl_lib_uses_synth =
hdl_lib_uses_sim =
hdl_lib_technology = ip_stratixiv
build_dir_sim = $HDL_BUILD_DIR
......
hdl_lib_name = ip_stratixiv_ram
hdl_library_clause_name = ip_stratixiv_ram_lib
hdl_lib_uses = technology
hdl_lib_uses_synth = technology
hdl_lib_uses_sim =
hdl_lib_technology = ip_stratixiv
build_dir_sim = $HDL_BUILD_DIR
......
hdl_lib_name = ip_stratixiv_transceiver
hdl_library_clause_name = ip_stratixiv_transceiver_lib
hdl_lib_uses = technology
hdl_lib_uses_synth = technology
hdl_lib_uses_sim =
hdl_lib_technology = ip_stratixiv
build_dir_sim = $HDL_BUILD_DIR
......
hdl_lib_name = ip_stratixiv_tse_sgmii_gx
hdl_library_clause_name = ip_stratixiv_tse_sgmii_gx_lib
hdl_lib_uses =
hdl_lib_uses_synth =
hdl_lib_uses_sim =
hdl_lib_technology = ip_stratixiv
build_dir_sim = $HDL_BUILD_DIR
......
hdl_lib_name = ip_stratixiv_tse_sgmii_lvds
hdl_library_clause_name = ip_stratixiv_tse_sgmii_lvds_lib
hdl_lib_uses = common
hdl_lib_uses_synth = common
hdl_lib_uses_sim =
hdl_lib_technology = ip_stratixiv
build_dir_sim = $HDL_BUILD_DIR
......
hdl_lib_name = ip_virtex4
hdl_library_clause_name = ip_virtex4_lib
hdl_lib_uses =
hdl_lib_uses_synth =
hdl_lib_uses_sim =
hdl_lib_technology = ip_virtex4
build_dir_sim = $HDL_BUILD_DIR
......
hdl_lib_name = tech_mac_10g
hdl_library_clause_name = tech_mac_10g_lib
hdl_lib_uses = technology ip_stratixiv_mac_10g ip_arria10_mac_10g common dp
hdl_lib_uses_synth = technology ip_stratixiv_mac_10g ip_arria10_mac_10g common dp
hdl_lib_uses_sim =
hdl_lib_technology =
build_dir_sim = $HDL_BUILD_DIR
......
hdl_lib_name = tech_memory
hdl_library_clause_name = tech_memory_lib
hdl_lib_uses = technology ip_stratixiv_ram ip_arria10_ram
hdl_lib_uses_synth = technology ip_stratixiv_ram ip_arria10_ram
hdl_lib_uses_sim =
hdl_lib_technology =
build_dir_sim = $HDL_BUILD_DIR
......
hdl_lib_name = tech_pll
hdl_library_clause_name = tech_pll_lib
hdl_lib_uses = technology ip_stratixiv_pll ip_arria10_pll_xgmii_mac_clocks ip_arria10_pll_clk200 ip_arria10_pll_clk25 ip_arria10_pll_clk125 common
hdl_lib_uses_synth = technology ip_stratixiv_pll ip_arria10_pll_xgmii_mac_clocks ip_arria10_pll_clk200 ip_arria10_pll_clk25 ip_arria10_pll_clk125 common
hdl_lib_uses_sim =
hdl_lib_technology =
build_dir_sim = $HDL_BUILD_DIR
......
hdl_lib_name = tech_transceiver
hdl_library_clause_name = tech_transceiver_lib
hdl_lib_uses = technology ip_stratixiv_transceiver common dp
hdl_lib_uses_synth = technology ip_stratixiv_transceiver common dp
hdl_lib_uses_sim =
hdl_lib_technology =
build_dir_sim = $HDL_BUILD_DIR
......
hdl_lib_name = tech_tse
hdl_library_clause_name = tech_tse_lib
hdl_lib_uses = technology
hdl_lib_uses_synth = technology
ip_stratixiv_tse_sgmii_lvds ip_stratixiv_tse_sgmii_gx
ip_arria10_tse_sgmii_lvds ip_arria10_tse_sgmii_gx
common dp
hdl_lib_uses_sim =
hdl_lib_technology =
build_dir_sim = $HDL_BUILD_DIR
......
hdl_lib_name = tech_xaui
hdl_library_clause_name = tech_xaui_lib
hdl_lib_uses = technology
hdl_lib_uses_synth = technology
ip_stratixiv_transceiver
ip_stratixiv_phy_xaui
tech_transceiver
common
dp
hdl_lib_uses_sim =
hdl_lib_technology =
build_dir_sim = $HDL_BUILD_DIR
......
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment