Skip to content
GitLab
Explore
Sign in
Register
Primary navigation
Search or go to…
Project
H
HDL
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Iterations
Wiki
Requirements
Jira
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Locked files
Build
Pipelines
Jobs
Pipeline schedules
Test cases
Artifacts
Deploy
Releases
Container Registry
Model registry
Operate
Environments
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
CI/CD analytics
Repository analytics
Code review analytics
Issue analytics
Insights
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
RTSD
HDL
Merge requests
!297
Project 'desp/hdl' was moved to 'rtsd/hdl'. Please update any links and bookmarks that may still have the old path.
Resolve
L2SDP-837
"B"
Code
Review changes
Check out branch
Download
Patches
Plain diff
Merged
Resolve
L2SDP-837
"B"
L2SDP-837b
into
master
Overview
0
Commits
27
Pipelines
5
Changes
17
Merged
Eric Kooistra
requested to merge
L2SDP-837b
into
master
2 years ago
Overview
0
Commits
27
Pipelines
5
Changes
1
Expand
Closes
L2SDP-837
0
0
Merge request reports
Compare
version 3
version 4
f29cdf1e
2 years ago
version 3
0aaaa370
2 years ago
version 2
7dbc0316
2 years ago
version 1
66ad6e9b
2 years ago
master (base)
and
version 4
latest version
e545f80f
27 commits,
2 years ago
version 4
f29cdf1e
26 commits,
2 years ago
version 3
0aaaa370
25 commits,
2 years ago
version 2
7dbc0316
24 commits,
2 years ago
version 1
66ad6e9b
23 commits,
2 years ago
Show latest version
1 file
+
1
−
1
Inline
Compare changes
Side-by-side
Inline
Show whitespace changes
Show one file at a time
libraries/base/diag/src/vhdl/diag_block_gen.vhd
+
1
−
1
Options
@@ -158,7 +158,7 @@ begin
-- apply ctrl.enable immediately
v
.
blk_en
:
=
ctrl
.
enable
;
else
-- keep blk_en and apply ctrl.enable at input sync pulse
-- keep blk_en and apply ctrl.enable
(on or off)
at input sync pulse
if
en_sync
=
'1'
then
v
.
blk_en
:
=
ctrl
.
enable
;
end
if
;
Loading