Skip to content
GitLab
Explore
Sign in
Register
Primary navigation
Search or go to…
Project
H
HDL
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Iterations
Wiki
Requirements
Jira
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Locked files
Build
Pipelines
Jobs
Pipeline schedules
Test cases
Artifacts
Deploy
Releases
Container registry
Model registry
Operate
Environments
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
CI/CD analytics
Repository analytics
Code review analytics
Issue analytics
Insights
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
GitLab community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
RTSD
HDL
Repository
d81f992807bb509fc7754a0daebbca19a2f873ee
Select Git revision
Selected
d81f992807bb509fc7754a0daebbca19a2f873ee
Branches
3
master
default
protected
L2SDP-LIFT
HPR-158
4 results
hdl
libraries
base
common
tb
vhdl
vhdl
Find file
Code
Clone with SSH
Clone with HTTPS
Open in your IDE
Visual Studio Code (SSH)
Visual Studio Code (HTTPS)
IntelliJ IDEA (SSH)
IntelliJ IDEA (HTTPS)
Download source code
zip
tar.gz
tar.bz2
tar
Download this directory
zip
tar.gz
tar.bz2
tar
Download
Download source code
zip
tar.gz
tar.bz2
tar
Code
Clone with SSH
Clone with HTTPS
Actions
Copy permalink
y
Compare
Verify RESIZE_NUM() and common_resize.vhd.
Eric Kooistra
authored
Oct 26, 2021
d81f9928
History
d81f9928
Oct 26, 2021
History
Code owners
Assign users and groups as approvers for specific file changes.
Learn more.
Name
Last commit
Last update
..
tb_common_acapture.vhd
tb_common_add_sub.vhd
tb_common_adder_tree.vhd
tb_common_async.vhd
tb_common_clock_phase_detector.vhd
tb_common_counter.vhd
tb_common_ddreg.vhd
tb_common_debounce.vhd
tb_common_duty_cycle.vhd
tb_common_fanout_tree.vhd
tb_common_fifo_dc_mixed_widths.vhd
tb_common_fifo_rd.vhd
tb_common_flank_to_pulse.vhd
tb_common_init.vhd
tb_common_int2float.vhd
tb_common_iobuf_in.vhd
tb_common_led_controller.vhd
tb_common_mem_mux.vhd
tb_common_mem_pkg.vhd
tb_common_multiplexer.vhd
tb_common_operation_tree.vhd
tb_common_paged_ram_crw_crw.vhd
tb_common_paged_ram_ww_rr.vhd
tb_common_pkg.vhd
tb_common_pulse_delay.vhd
tb_common_pulse_extend.vhd
tb_common_pulser.vhd
tb_common_pulser_us_ms_s.vhd
tb_common_reg_cross_domain.vhd
tb_common_reinterleave.vhd
tb_common_reorder_symbol.vhd
tb_common_rl.vhd
tb_common_rl_register.vhd
tb_common_select_m_symbols.vhd
tb_common_shiftram.vhd
tb_common_shiftreg.vhd
tb_common_spulse.vhd
tb_common_switch.jpg
tb_common_switch.vhd
tb_common_to_sreal.vhd
tb_common_toggle.vhd
tb_common_toggle_align.vhd
tb_common_transpose.vhd
tb_common_transpose_symbol.vhd
tb_common_variable_delay.vhd
tb_common_zip.vhd
tb_delta_cycle_demo.vhd
tb_mms_common_variable_delay.vhd
tb_requantize.vhd
tb_resize.vhd
tb_round.vhd
tb_tb_common_add_sub.vhd
tb_tb_common_adder_tree.vhd
tb_tb_common_fanout_tree.vhd
tb_tb_common_multiplexer.vhd
tb_tb_common_operation_tree.vhd
tb_tb_common_paged_ram_ww_rr.vhd
tb_tb_common_reinterleave.vhd
tb_tb_common_reorder_symbol.vhd
tb_tb_common_rl.vhd
tb_tb_common_rl_register.vhd
tb_tb_common_transpose.vhd