From c3575bc330ceeb8fe07fb4465821dbe2fb66e8de Mon Sep 17 00:00:00 2001
From: Erik Kooistra <kooistra@astron.nl>
Date: Thu, 2 Oct 2014 14:23:16 +0000
Subject: [PATCH] Added MAC 10GbE IP generated with Quartus 11.1 SP2.
---
.../generated/ip_stratixiv_mac_10g.qip | 279 +
.../generated/ip_stratixiv_mac_10g.vhd | 175 +
.../altera_avalon_dc_fifo.sdc | 12 +
.../altera_avalon_dc_fifo.v | 662 ++
.../altera_avalon_mm_bridge.v | 291 +
.../altera_avalon_sc_fifo.v | 879 ++
.../altera_avalon_st_clock_crosser.v | 135 +
.../altera_avalon_st_delay.sv | 174 +
...altera_avalon_st_handshake_clock_crosser.v | 212 +
.../altera_avalon_st_pipeline_base.v | 136 +
.../altera_avalon_st_pipeline_stage.sv | 160 +
.../altera_avalon_st_splitter.sv | 415 +
.../altera_dcfifo_synchronizer_bundle.v | 50 +
...altera_eth_10gmem_statistics_collector.ocp | Bin 0 -> 1088 bytes
.../altera_eth_10gmem_statistics_collector.v | Bin 0 -> 33720 bytes
.../altera_eth_address_inserter.ocp | Bin 0 -> 1096 bytes
.../altera_eth_address_inserter.v | Bin 0 -> 25368 bytes
.../ip_stratixiv_mac_10g/altera_eth_crc.ocp | Bin 0 -> 1064 bytes
.../ip_stratixiv_mac_10g/altera_eth_crc.v | Bin 0 -> 32248 bytes
.../altera_eth_crc_pad_rem.ocp | Bin 0 -> 1088 bytes
.../altera_eth_crc_pad_rem.v | Bin 0 -> 11888 bytes
.../ip_stratixiv_mac_10g/altera_eth_crc_rem.v | Bin 0 -> 10048 bytes
.../altera_eth_frame_decoder.ocp | Bin 0 -> 1064 bytes
.../altera_eth_frame_decoder.v | Bin 0 -> 61056 bytes
.../altera_eth_frame_status_merger.v | Bin 0 -> 9040 bytes
.../altera_eth_lane_decoder.ocp | Bin 0 -> 1088 bytes
.../altera_eth_lane_decoder.v | Bin 0 -> 32544 bytes
.../altera_eth_link_fault_detection.ocp | Bin 0 -> 1072 bytes
.../altera_eth_link_fault_detection.v | Bin 0 -> 52768 bytes
.../altera_eth_link_fault_generation.ocp | Bin 0 -> 1080 bytes
.../altera_eth_link_fault_generation.v | Bin 0 -> 18104 bytes
.../altera_eth_packet_formatter.ocp | Bin 0 -> 1064 bytes
.../altera_eth_packet_formatter.v | Bin 0 -> 22832 bytes
.../altera_eth_packet_overflow_control.ocp | Bin 0 -> 1104 bytes
.../altera_eth_packet_overflow_control.v | Bin 0 -> 13264 bytes
.../altera_eth_packet_underflow_control.ocp | Bin 0 -> 1112 bytes
.../altera_eth_packet_underflow_control.v | Bin 0 -> 6400 bytes
.../altera_eth_pad_inserter.ocp | Bin 0 -> 1088 bytes
.../altera_eth_pad_inserter.v | Bin 0 -> 19536 bytes
.../altera_eth_pause_beat_conversion.v | Bin 0 -> 3112 bytes
.../altera_eth_pause_controller.v | Bin 0 -> 11752 bytes
.../altera_eth_pause_ctrl_gen.ocp | Bin 0 -> 1096 bytes
.../altera_eth_pause_ctrl_gen.v | Bin 0 -> 6056 bytes
.../altera_eth_pause_gen.v | Bin 0 -> 8616 bytes
.../altera_eth_pkt_backpressure_control.ocp | Bin 0 -> 1112 bytes
.../altera_eth_pkt_backpressure_control.v | Bin 0 -> 13640 bytes
.../altera_eth_xgmii_termination.ocp | Bin 0 -> 1072 bytes
.../altera_eth_xgmii_termination.v | Bin 0 -> 18952 bytes
.../altera_merlin_arbitrator.sv | 270 +
.../altera_merlin_burst_uncompressor.sv | 240 +
.../altera_merlin_master_agent.sv | 239 +
.../altera_merlin_master_translator.sv | 450 +
.../altera_merlin_slave_agent.sv | 416 +
.../altera_merlin_slave_translator.sv | 514 ++
.../altera_merlin_traffic_limiter.sv | 322 +
.../altera_packet_stripper.v | Bin 0 -> 11800 bytes
.../altera_reset_controller.sdc | 18 +
.../altera_reset_controller.v | 110 +
.../altera_reset_synchronizer.v | 87 +
.../generated/ip_stratixiv_mac_10g/crc32.v | Bin 0 -> 25264 bytes
.../ip_stratixiv_mac_10g/gf_mult32_kc.v | Bin 0 -> 31056 bytes
.../ip_stratixiv_mac_10g_0002.v | 7850 ++++++++++++++++
.../ip_stratixiv_mac_10g_addr_router.sv | 185 +
.../ip_stratixiv_mac_10g_addr_router_001.sv | 227 +
.../ip_stratixiv_mac_10g_addr_router_002.sv | 220 +
.../ip_stratixiv_mac_10g_cmd_xbar_demux.sv | 115 +
...ip_stratixiv_mac_10g_cmd_xbar_demux_001.sv | 205 +
...ip_stratixiv_mac_10g_cmd_xbar_demux_002.sv | 190 +
.../ip_stratixiv_mac_10g_id_router.sv | 177 +
.../ip_stratixiv_mac_10g_id_router_002.sv | 177 +
.../ip_stratixiv_mac_10g_id_router_010.sv | 177 +
.../ip_stratixiv_mac_10g_rsp_xbar_demux.sv | 100 +
...ip_stratixiv_mac_10g_rsp_xbar_demux_002.sv | 100 +
...ip_stratixiv_mac_10g_rsp_xbar_demux_010.sv | 100 +
.../ip_stratixiv_mac_10g_rsp_xbar_mux.sv | 328 +
.../ip_stratixiv_mac_10g_rsp_xbar_mux_001.sv | 448 +
.../ip_stratixiv_mac_10g_rsp_xbar_mux_002.sv | 428 +
...ratixiv_mac_10g_rx_st_error_adapter_stat.v | 47 +
...10g_rx_st_timing_adapter_frame_status_in.v | 69 +
...x_st_timing_adapter_interface_conversion.v | 70 +
...ac_10g_rx_st_timing_adapter_lane_decoder.v | 61 +
...g_adapter_frame_status_out_frame_decoder.v | 64 +
..._mac_10g_rxtx_timing_adapter_pauselen_rx.v | 61 +
..._mac_10g_rxtx_timing_adapter_pauselen_tx.v | 56 +
...ratixiv_mac_10g_tx_st_error_adapter_stat.v | 48 +
...ac_10g_tx_st_mux_flow_control_user_frame.v | 216 +
...v_mac_10g_tx_st_pause_ctrl_error_adapter.v | 53 +
...c_10g_tx_st_timing_adapter_frame_decoder.v | 64 +
..._tx_st_timing_adapter_splitter_status_in.v | 63 +
...st_timing_adapter_splitter_status_output.v | 58 +
..._timing_adapter_link_fault_status_export.v | 61 +
...txrx_timing_adapter_link_fault_status_rx.v | 70 +
.../altera_avalon_dc_fifo_0001.vho | 416 +
.../altera_avalon_dc_fifo_0002.vho | 458 +
.../altera_avalon_mm_bridge_0001.vho | 77 +
.../altera_avalon_sc_fifo_0001.vho | 664 ++
.../altera_avalon_sc_fifo_0002.vho | 432 +
.../altera_avalon_sc_fifo_0003.vho | 1076 +++
.../altera_avalon_sc_fifo_0004.vho | 688 ++
.../altera_avalon_st_delay_0001.vho | 261 +
.../altera_avalon_st_delay_0002.vho | 163 +
...avalon_st_handshake_clock_crosser_0001.vho | 567 ++
.../altera_avalon_st_pipeline_stage_0001.vho | 708 ++
.../altera_avalon_st_splitter_0001.vho | 80 +
.../altera_avalon_st_splitter_0002.vho | 65 +
.../altera_avalon_st_splitter_0003.vho | 60 +
.../altera_avalon_st_splitter_0004.vho | 80 +
.../altera_avalon_st_splitter_0005.vho | 60 +
.../altera_eth_10gmem_statistics_collector.v | 743 ++
.../mentor/altera_eth_address_inserter.v | 572 ++
.../altera_eth_crc/mentor/altera_eth_crc.v | 715 ++
.../altera_eth_crc/mentor/crc32.v | 566 ++
.../altera_eth_crc/mentor/gf_mult32_kc.v | 685 ++
.../altera_avalon_st_pipeline_base.v | 136 +
.../altera_avalon_st_pipeline_stage.sv | 160 +
.../mentor/altera_eth_crc_pad_rem.v | 291 +
.../mentor/altera_eth_crc_rem.v | 252 +
.../mentor/altera_packet_stripper.v | 289 +
.../altera_avalon_st_pipeline_base.v | 136 +
.../altera_avalon_st_pipeline_stage.sv | 160 +
.../mentor/altera_eth_frame_decoder.v | 1315 +++
.../mentor/altera_eth_frame_status_merger.v | 232 +
.../mentor/altera_eth_lane_decoder.v | 721 ++
.../mentor/altera_eth_link_fault_detection.v | 1139 +++
.../mentor/altera_eth_link_fault_generation.v | 417 +
.../mentor/altera_eth_packet_formatter.v | 519 ++
.../altera_eth_packet_overflow_control.v | 320 +
.../altera_eth_packet_underflow_control.v | 177 +
.../mentor/altera_eth_pad_inserter.v | 451 +
.../mentor/altera_eth_pause_beat_conversion.v | 105 +
.../mentor/altera_eth_pause_controller.v | 288 +
.../mentor/altera_eth_pause_ctrl_gen.v | 169 +
.../mentor/altera_eth_pause_gen.v | 222 +
.../altera_eth_pkt_backpressure_control.v | 328 +
.../mentor/altera_eth_xgmii_termination.v | 436 +
.../altera_merlin_demultiplexer_0001.vho | 84 +
.../altera_merlin_demultiplexer_0002.vho | 65 +
.../altera_merlin_demultiplexer_0003.vho | 176 +
.../altera_merlin_demultiplexer_0004.vho | 65 +
.../altera_merlin_demultiplexer_0005.vho | 161 +
.../altera_merlin_demultiplexer_0006.vho | 65 +
.../altera_merlin_master_agent_0001.vho | 79 +
.../altera_merlin_master_agent_0002.vho | 79 +
.../altera_merlin_master_agent_0003.vho | 79 +
.../altera_merlin_master_translator_0001.vho | 101 +
.../altera_merlin_master_translator_0002.vho | 80 +
.../altera_merlin_master_translator_0003.vho | 79 +
.../altera_merlin_multiplexer_0001.vho | 753 ++
.../altera_merlin_multiplexer_0002.vho | 3659 ++++++++
.../altera_merlin_multiplexer_0003.vho | 3150 +++++++
.../altera_merlin_router_0001.vho | 68 +
.../altera_merlin_router_0002.vho | 64 +
.../altera_merlin_router_0003.vho | 194 +
.../altera_merlin_router_0004.vho | 64 +
.../altera_merlin_router_0005.vho | 166 +
.../altera_merlin_router_0006.vho | 64 +
.../altera_merlin_slave_agent_0001.vho | 519 ++
.../altera_merlin_slave_agent_0002.vho | 519 ++
.../altera_merlin_slave_agent_0003.vho | 505 ++
.../altera_merlin_slave_agent_0004.vho | 505 ++
.../altera_merlin_slave_agent_0005.vho | 505 ++
.../altera_merlin_slave_agent_0006.vho | 505 ++
.../altera_merlin_slave_agent_0007.vho | 505 ++
.../altera_merlin_slave_agent_0008.vho | 505 ++
.../altera_merlin_slave_agent_0009.vho | 505 ++
.../altera_merlin_slave_agent_0010.vho | 505 ++
.../altera_merlin_slave_agent_0011.vho | 505 ++
.../altera_merlin_slave_agent_0012.vho | 505 ++
.../altera_merlin_slave_agent_0013.vho | 505 ++
.../altera_merlin_slave_agent_0014.vho | 505 ++
.../altera_merlin_slave_agent_0015.vho | 505 ++
.../altera_merlin_slave_agent_0016.vho | 505 ++
.../altera_merlin_slave_agent_0017.vho | 505 ++
.../altera_merlin_slave_translator_0001.vho | 78 +
.../altera_merlin_slave_translator_0002.vho | 99 +
.../altera_merlin_slave_translator_0003.vho | 99 +
.../altera_merlin_slave_translator_0004.vho | 95 +
.../altera_merlin_slave_translator_0005.vho | 99 +
.../altera_merlin_slave_translator_0006.vho | 102 +
.../altera_merlin_slave_translator_0007.vho | 95 +
.../altera_merlin_traffic_limiter_0001.vho | 245 +
.../altera_merlin_traffic_limiter_0002.vho | 282 +
.../altera_merlin_traffic_limiter_0003.vho | 275 +
.../altera_reset_controller_0001.vho | 79 +
.../error_adapter/error_adapter_0001.vho | 68 +
.../error_adapter/error_adapter_0002.vho | 56 +
.../error_adapter/error_adapter_0003.vho | 56 +
.../ip_stratixiv_mac_10g.vhd | 7920 +++++++++++++++++
...p_stratixiv_mac_10g_rx_eth_crc_checker.vhd | 110 +
...stratixiv_mac_10g_rx_eth_frame_decoder.vhd | 149 +
...ac_10g_rx_eth_pkt_backpressure_control.vhd | 116 +
..._stratixiv_mac_10g_tx_eth_crc_inserter.vhd | 110 +
...stratixiv_mac_10g_tx_eth_frame_decoder.vhd | 149 +
...ac_10g_tx_eth_pkt_backpressure_control.vhd | 116 +
.../mentor/msim_setup.tcl | 489 +
.../multiplexer/multiplexer_0001.vho | 532 ++
.../timing_adapter/timing_adapter_0001.vho | 67 +
.../timing_adapter/timing_adapter_0002.vho | 57 +
.../timing_adapter/timing_adapter_0003.vho | 58 +
.../timing_adapter/timing_adapter_0004.vho | 53 +
.../timing_adapter/timing_adapter_0005.vho | 53 +
.../timing_adapter/timing_adapter_0006.vho | 66 +
.../timing_adapter/timing_adapter_0007.vho | 67 +
.../timing_adapter/timing_adapter_0008.vho | 53 +
.../timing_adapter/timing_adapter_0009.vho | 53 +
.../timing_adapter/timing_adapter_0010.vho | 54 +
.../timing_adapter/timing_adapter_0011.vho | 55 +
207 files changed, 65696 insertions(+)
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g.qip
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g.vhd
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_avalon_dc_fifo.sdc
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_avalon_dc_fifo.v
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_avalon_mm_bridge.v
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_avalon_sc_fifo.v
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_avalon_st_clock_crosser.v
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_avalon_st_delay.sv
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_avalon_st_handshake_clock_crosser.v
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_avalon_st_pipeline_base.v
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_avalon_st_pipeline_stage.sv
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_avalon_st_splitter.sv
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_dcfifo_synchronizer_bundle.v
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_eth_10gmem_statistics_collector.ocp
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_eth_10gmem_statistics_collector.v
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_eth_address_inserter.ocp
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_eth_address_inserter.v
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_eth_crc.ocp
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_eth_crc.v
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_eth_crc_pad_rem.ocp
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_eth_crc_pad_rem.v
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_eth_crc_rem.v
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_eth_frame_decoder.ocp
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_eth_frame_decoder.v
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_eth_frame_status_merger.v
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_eth_lane_decoder.ocp
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_eth_lane_decoder.v
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_eth_link_fault_detection.ocp
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_eth_link_fault_detection.v
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_eth_link_fault_generation.ocp
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_eth_link_fault_generation.v
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_eth_packet_formatter.ocp
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_eth_packet_formatter.v
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_eth_packet_overflow_control.ocp
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_eth_packet_overflow_control.v
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_eth_packet_underflow_control.ocp
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_eth_packet_underflow_control.v
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_eth_pad_inserter.ocp
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_eth_pad_inserter.v
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_eth_pause_beat_conversion.v
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_eth_pause_controller.v
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_eth_pause_ctrl_gen.ocp
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_eth_pause_ctrl_gen.v
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_eth_pause_gen.v
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_eth_pkt_backpressure_control.ocp
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_eth_pkt_backpressure_control.v
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_eth_xgmii_termination.ocp
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_eth_xgmii_termination.v
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_merlin_arbitrator.sv
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_merlin_burst_uncompressor.sv
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_merlin_master_agent.sv
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_merlin_master_translator.sv
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_merlin_slave_agent.sv
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_merlin_slave_translator.sv
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_merlin_traffic_limiter.sv
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_packet_stripper.v
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_reset_controller.sdc
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_reset_controller.v
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_reset_synchronizer.v
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/crc32.v
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/gf_mult32_kc.v
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_0002.v
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_addr_router.sv
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_addr_router_001.sv
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_addr_router_002.sv
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_cmd_xbar_demux.sv
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_cmd_xbar_demux_001.sv
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_cmd_xbar_demux_002.sv
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_id_router.sv
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_id_router_002.sv
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_id_router_010.sv
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_rsp_xbar_demux.sv
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_rsp_xbar_demux_002.sv
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_rsp_xbar_demux_010.sv
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_rsp_xbar_mux.sv
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_rsp_xbar_mux_001.sv
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_rsp_xbar_mux_002.sv
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_rx_st_error_adapter_stat.v
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_rx_st_timing_adapter_frame_status_in.v
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_rx_st_timing_adapter_interface_conversion.v
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_rx_st_timing_adapter_lane_decoder.v
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_rx_timing_adapter_frame_status_out_frame_decoder.v
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_rxtx_timing_adapter_pauselen_rx.v
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_rxtx_timing_adapter_pauselen_tx.v
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_tx_st_error_adapter_stat.v
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_tx_st_mux_flow_control_user_frame.v
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_tx_st_pause_ctrl_error_adapter.v
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_tx_st_timing_adapter_frame_decoder.v
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_tx_st_timing_adapter_splitter_status_in.v
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_tx_st_timing_adapter_splitter_status_output.v
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_txrx_timing_adapter_link_fault_status_export.v
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_txrx_timing_adapter_link_fault_status_rx.v
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_avalon_dc_fifo/altera_avalon_dc_fifo_0001.vho
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_avalon_dc_fifo/altera_avalon_dc_fifo_0002.vho
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_avalon_mm_bridge/altera_avalon_mm_bridge_0001.vho
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_avalon_sc_fifo/altera_avalon_sc_fifo_0001.vho
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_avalon_sc_fifo/altera_avalon_sc_fifo_0002.vho
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_avalon_sc_fifo/altera_avalon_sc_fifo_0003.vho
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_avalon_sc_fifo/altera_avalon_sc_fifo_0004.vho
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_avalon_st_delay/altera_avalon_st_delay_0001.vho
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_avalon_st_delay/altera_avalon_st_delay_0002.vho
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_0001.vho
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_0001.vho
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_avalon_st_splitter/altera_avalon_st_splitter_0001.vho
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_avalon_st_splitter/altera_avalon_st_splitter_0002.vho
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_avalon_st_splitter/altera_avalon_st_splitter_0003.vho
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_avalon_st_splitter/altera_avalon_st_splitter_0004.vho
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_avalon_st_splitter/altera_avalon_st_splitter_0005.vho
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_eth_10gmem_statistics_collector/mentor/altera_eth_10gmem_statistics_collector.v
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_eth_address_inserter/mentor/altera_eth_address_inserter.v
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_eth_crc/mentor/altera_eth_crc.v
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_eth_crc/mentor/crc32.v
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_eth_crc/mentor/gf_mult32_kc.v
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_eth_crc_pad_rem/altera_avalon_st_pipeline_base.v
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_eth_crc_pad_rem/altera_avalon_st_pipeline_stage.sv
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_eth_crc_pad_rem/mentor/altera_eth_crc_pad_rem.v
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_eth_crc_pad_rem/mentor/altera_eth_crc_rem.v
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_eth_crc_pad_rem/mentor/altera_packet_stripper.v
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_eth_frame_decoder/altera_avalon_st_pipeline_base.v
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_eth_frame_decoder/altera_avalon_st_pipeline_stage.sv
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_eth_frame_decoder/mentor/altera_eth_frame_decoder.v
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_eth_frame_status_merger/mentor/altera_eth_frame_status_merger.v
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_eth_lane_decoder/mentor/altera_eth_lane_decoder.v
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_eth_link_fault_detection/mentor/altera_eth_link_fault_detection.v
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_eth_link_fault_generation/mentor/altera_eth_link_fault_generation.v
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_eth_packet_formatter/mentor/altera_eth_packet_formatter.v
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_eth_packet_overflow_control/mentor/altera_eth_packet_overflow_control.v
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_eth_packet_underflow_control/mentor/altera_eth_packet_underflow_control.v
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_eth_pad_inserter/mentor/altera_eth_pad_inserter.v
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_eth_pause_beat_conversion/mentor/altera_eth_pause_beat_conversion.v
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_eth_pause_ctrl_gen/mentor/altera_eth_pause_controller.v
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_eth_pause_ctrl_gen/mentor/altera_eth_pause_ctrl_gen.v
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_eth_pause_ctrl_gen/mentor/altera_eth_pause_gen.v
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_eth_pkt_backpressure_control/mentor/altera_eth_pkt_backpressure_control.v
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_eth_xgmii_termination/mentor/altera_eth_xgmii_termination.v
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_demultiplexer/altera_merlin_demultiplexer_0001.vho
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_demultiplexer/altera_merlin_demultiplexer_0002.vho
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_demultiplexer/altera_merlin_demultiplexer_0003.vho
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_demultiplexer/altera_merlin_demultiplexer_0004.vho
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_demultiplexer/altera_merlin_demultiplexer_0005.vho
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_demultiplexer/altera_merlin_demultiplexer_0006.vho
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_master_agent/altera_merlin_master_agent_0001.vho
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_master_agent/altera_merlin_master_agent_0002.vho
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_master_agent/altera_merlin_master_agent_0003.vho
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_master_translator/altera_merlin_master_translator_0001.vho
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_master_translator/altera_merlin_master_translator_0002.vho
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_master_translator/altera_merlin_master_translator_0003.vho
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_multiplexer/altera_merlin_multiplexer_0001.vho
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_multiplexer/altera_merlin_multiplexer_0002.vho
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_multiplexer/altera_merlin_multiplexer_0003.vho
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_router/altera_merlin_router_0001.vho
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_router/altera_merlin_router_0002.vho
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_router/altera_merlin_router_0003.vho
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_router/altera_merlin_router_0004.vho
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_router/altera_merlin_router_0005.vho
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_router/altera_merlin_router_0006.vho
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_slave_agent/altera_merlin_slave_agent_0001.vho
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_slave_agent/altera_merlin_slave_agent_0002.vho
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_slave_agent/altera_merlin_slave_agent_0003.vho
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_slave_agent/altera_merlin_slave_agent_0004.vho
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_slave_agent/altera_merlin_slave_agent_0005.vho
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_slave_agent/altera_merlin_slave_agent_0006.vho
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_slave_agent/altera_merlin_slave_agent_0007.vho
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_slave_agent/altera_merlin_slave_agent_0008.vho
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_slave_agent/altera_merlin_slave_agent_0009.vho
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_slave_agent/altera_merlin_slave_agent_0010.vho
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_slave_agent/altera_merlin_slave_agent_0011.vho
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_slave_agent/altera_merlin_slave_agent_0012.vho
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_slave_agent/altera_merlin_slave_agent_0013.vho
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_slave_agent/altera_merlin_slave_agent_0014.vho
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_slave_agent/altera_merlin_slave_agent_0015.vho
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_slave_agent/altera_merlin_slave_agent_0016.vho
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_slave_agent/altera_merlin_slave_agent_0017.vho
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_slave_translator/altera_merlin_slave_translator_0001.vho
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_slave_translator/altera_merlin_slave_translator_0002.vho
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_slave_translator/altera_merlin_slave_translator_0003.vho
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_slave_translator/altera_merlin_slave_translator_0004.vho
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_slave_translator/altera_merlin_slave_translator_0005.vho
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_slave_translator/altera_merlin_slave_translator_0006.vho
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_slave_translator/altera_merlin_slave_translator_0007.vho
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_0001.vho
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_0002.vho
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_0003.vho
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_reset_controller/altera_reset_controller_0001.vho
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/error_adapter/error_adapter_0001.vho
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/error_adapter/error_adapter_0002.vho
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/error_adapter/error_adapter_0003.vho
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/ip_stratixiv_mac_10g.vhd
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/ip_stratixiv_mac_10g_rx_eth_crc_checker.vhd
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/ip_stratixiv_mac_10g_rx_eth_frame_decoder.vhd
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/ip_stratixiv_mac_10g_rx_eth_pkt_backpressure_control.vhd
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/ip_stratixiv_mac_10g_tx_eth_crc_inserter.vhd
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/ip_stratixiv_mac_10g_tx_eth_frame_decoder.vhd
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/ip_stratixiv_mac_10g_tx_eth_pkt_backpressure_control.vhd
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/mentor/msim_setup.tcl
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/multiplexer/multiplexer_0001.vho
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/timing_adapter/timing_adapter_0001.vho
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/timing_adapter/timing_adapter_0002.vho
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/timing_adapter/timing_adapter_0003.vho
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/timing_adapter/timing_adapter_0004.vho
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/timing_adapter/timing_adapter_0005.vho
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/timing_adapter/timing_adapter_0006.vho
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/timing_adapter/timing_adapter_0007.vho
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/timing_adapter/timing_adapter_0008.vho
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/timing_adapter/timing_adapter_0009.vho
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/timing_adapter/timing_adapter_0010.vho
create mode 100644 libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/timing_adapter/timing_adapter_0011.vho
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g.qip b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g.qip
new file mode 100644
index 0000000000..ae289bf471
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g.qip
@@ -0,0 +1,279 @@
+set_global_assignment -entity "ip_stratixiv_mac_10g" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_NAME "altera_eth_10g_mac"
+set_global_assignment -entity "ip_stratixiv_mac_10g" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_VERSION "11.1sp2"
+set_global_assignment -entity "ip_stratixiv_mac_10g" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_ENV "mwpim"
+
+set_global_assignment -library "lib_ip_stratixiv_mac_10g" -name VHDL_FILE [file join $::quartus(qip_path) ip_stratixiv_mac_10g.vhd]
+set_global_assignment -library "lib_ip_stratixiv_mac_10g" -name VERILOG_FILE [file join $::quartus(qip_path) ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_0002.v]
+set_global_assignment -library "lib_ip_stratixiv_mac_10g" -name VERILOG_FILE [file join $::quartus(qip_path) ip_stratixiv_mac_10g/altera_avalon_st_handshake_clock_crosser.v]
+set_global_assignment -library "lib_ip_stratixiv_mac_10g" -name VERILOG_FILE [file join $::quartus(qip_path) ip_stratixiv_mac_10g/altera_avalon_st_clock_crosser.v]
+set_global_assignment -library "lib_ip_stratixiv_mac_10g" -name VERILOG_FILE [file join $::quartus(qip_path) ip_stratixiv_mac_10g/altera_avalon_st_pipeline_base.v]
+set_global_assignment -library "lib_ip_stratixiv_mac_10g" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ip_stratixiv_mac_10g/altera_merlin_arbitrator.sv]
+set_global_assignment -library "lib_ip_stratixiv_mac_10g" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_rsp_xbar_mux_002.sv]
+set_global_assignment -library "lib_ip_stratixiv_mac_10g" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_rsp_xbar_demux_010.sv]
+set_global_assignment -library "lib_ip_stratixiv_mac_10g" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_cmd_xbar_demux_002.sv]
+set_global_assignment -library "lib_ip_stratixiv_mac_10g" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_rsp_xbar_mux_001.sv]
+set_global_assignment -library "lib_ip_stratixiv_mac_10g" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_rsp_xbar_demux_002.sv]
+set_global_assignment -library "lib_ip_stratixiv_mac_10g" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_cmd_xbar_demux_001.sv]
+set_global_assignment -library "lib_ip_stratixiv_mac_10g" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_rsp_xbar_mux.sv]
+set_global_assignment -library "lib_ip_stratixiv_mac_10g" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_rsp_xbar_demux.sv]
+set_global_assignment -library "lib_ip_stratixiv_mac_10g" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_cmd_xbar_demux.sv]
+set_global_assignment -library "lib_ip_stratixiv_mac_10g" -name VERILOG_FILE [file join $::quartus(qip_path) ip_stratixiv_mac_10g/altera_reset_controller.v]
+set_global_assignment -library "lib_ip_stratixiv_mac_10g" -name VERILOG_FILE [file join $::quartus(qip_path) ip_stratixiv_mac_10g/altera_reset_synchronizer.v]
+set_global_assignment -library "lib_ip_stratixiv_mac_10g" -name SDC_FILE [file join $::quartus(qip_path) ip_stratixiv_mac_10g/altera_reset_controller.sdc]
+set_global_assignment -library "lib_ip_stratixiv_mac_10g" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ip_stratixiv_mac_10g/altera_merlin_traffic_limiter.sv]
+set_global_assignment -library "lib_ip_stratixiv_mac_10g" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_id_router_010.sv]
+set_global_assignment -library "lib_ip_stratixiv_mac_10g" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_addr_router_002.sv]
+set_global_assignment -library "lib_ip_stratixiv_mac_10g" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_id_router_002.sv]
+set_global_assignment -library "lib_ip_stratixiv_mac_10g" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_addr_router_001.sv]
+set_global_assignment -library "lib_ip_stratixiv_mac_10g" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_id_router.sv]
+set_global_assignment -library "lib_ip_stratixiv_mac_10g" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_addr_router.sv]
+set_global_assignment -library "lib_ip_stratixiv_mac_10g" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ip_stratixiv_mac_10g/altera_merlin_master_agent.sv]
+set_global_assignment -library "lib_ip_stratixiv_mac_10g" -name VERILOG_FILE [file join $::quartus(qip_path) ip_stratixiv_mac_10g/altera_avalon_sc_fifo.v]
+set_global_assignment -library "lib_ip_stratixiv_mac_10g" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ip_stratixiv_mac_10g/altera_merlin_slave_agent.sv]
+set_global_assignment -library "lib_ip_stratixiv_mac_10g" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ip_stratixiv_mac_10g/altera_merlin_burst_uncompressor.sv]
+set_global_assignment -library "lib_ip_stratixiv_mac_10g" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ip_stratixiv_mac_10g/altera_merlin_slave_translator.sv]
+set_global_assignment -library "lib_ip_stratixiv_mac_10g" -name VERILOG_FILE [file join $::quartus(qip_path) ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_rxtx_timing_adapter_pauselen_tx.v]
+set_global_assignment -library "lib_ip_stratixiv_mac_10g" -name VERILOG_FILE [file join $::quartus(qip_path) ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_rxtx_timing_adapter_pauselen_rx.v]
+set_global_assignment -library "lib_ip_stratixiv_mac_10g" -name VERILOG_FILE [file join $::quartus(qip_path) ip_stratixiv_mac_10g/altera_avalon_dc_fifo.v]
+set_global_assignment -library "lib_ip_stratixiv_mac_10g" -name VERILOG_FILE [file join $::quartus(qip_path) ip_stratixiv_mac_10g/altera_dcfifo_synchronizer_bundle.v]
+set_global_assignment -library "lib_ip_stratixiv_mac_10g" -name SDC_FILE [file join $::quartus(qip_path) ip_stratixiv_mac_10g/altera_avalon_dc_fifo.sdc]
+set_global_assignment -library "lib_ip_stratixiv_mac_10g" -name VERILOG_FILE [file join $::quartus(qip_path) ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_txrx_timing_adapter_link_fault_status_export.v]
+set_global_assignment -library "lib_ip_stratixiv_mac_10g" -name VERILOG_FILE [file join $::quartus(qip_path) ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_txrx_timing_adapter_link_fault_status_rx.v]
+set_global_assignment -library "lib_ip_stratixiv_mac_10g" -name VERILOG_FILE [file join $::quartus(qip_path) ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_rx_st_error_adapter_stat.v]
+set_global_assignment -library "lib_ip_stratixiv_mac_10g" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ip_stratixiv_mac_10g/altera_avalon_st_delay.sv]
+set_global_assignment -library "lib_ip_stratixiv_mac_10g" -name VERILOG_FILE [file join $::quartus(qip_path) ip_stratixiv_mac_10g/altera_eth_packet_overflow_control.v]
+set_global_assignment -library "lib_ip_stratixiv_mac_10g" -name SOURCE_FILE [file join $::quartus(qip_path) ip_stratixiv_mac_10g/altera_eth_packet_overflow_control.ocp]
+set_global_assignment -library "lib_ip_stratixiv_mac_10g" -name VERILOG_FILE [file join $::quartus(qip_path) ip_stratixiv_mac_10g/altera_eth_crc_pad_rem.v]
+set_global_assignment -library "lib_ip_stratixiv_mac_10g" -name SOURCE_FILE [file join $::quartus(qip_path) ip_stratixiv_mac_10g/altera_eth_crc_pad_rem.ocp]
+set_global_assignment -library "lib_ip_stratixiv_mac_10g" -name VERILOG_FILE [file join $::quartus(qip_path) ip_stratixiv_mac_10g/altera_eth_crc_rem.v]
+set_global_assignment -library "lib_ip_stratixiv_mac_10g" -name VERILOG_FILE [file join $::quartus(qip_path) ip_stratixiv_mac_10g/altera_packet_stripper.v]
+set_global_assignment -library "lib_ip_stratixiv_mac_10g" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ip_stratixiv_mac_10g/altera_avalon_st_pipeline_stage.sv]
+set_global_assignment -library "lib_ip_stratixiv_mac_10g" -name VERILOG_FILE [file join $::quartus(qip_path) ip_stratixiv_mac_10g/altera_eth_frame_status_merger.v]
+set_global_assignment -library "lib_ip_stratixiv_mac_10g" -name VERILOG_FILE [file join $::quartus(qip_path) ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_rx_timing_adapter_frame_status_out_frame_decoder.v]
+set_global_assignment -library "lib_ip_stratixiv_mac_10g" -name VERILOG_FILE [file join $::quartus(qip_path) ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_rx_st_timing_adapter_frame_status_in.v]
+set_global_assignment -library "lib_ip_stratixiv_mac_10g" -name VERILOG_FILE [file join $::quartus(qip_path) ip_stratixiv_mac_10g/altera_eth_lane_decoder.v]
+set_global_assignment -library "lib_ip_stratixiv_mac_10g" -name SOURCE_FILE [file join $::quartus(qip_path) ip_stratixiv_mac_10g/altera_eth_lane_decoder.ocp]
+set_global_assignment -library "lib_ip_stratixiv_mac_10g" -name VERILOG_FILE [file join $::quartus(qip_path) ip_stratixiv_mac_10g/altera_eth_link_fault_detection.v]
+set_global_assignment -library "lib_ip_stratixiv_mac_10g" -name SOURCE_FILE [file join $::quartus(qip_path) ip_stratixiv_mac_10g/altera_eth_link_fault_detection.ocp]
+set_global_assignment -library "lib_ip_stratixiv_mac_10g" -name VERILOG_FILE [file join $::quartus(qip_path) ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_rx_st_timing_adapter_lane_decoder.v]
+set_global_assignment -library "lib_ip_stratixiv_mac_10g" -name VERILOG_FILE [file join $::quartus(qip_path) ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_rx_st_timing_adapter_interface_conversion.v]
+set_global_assignment -library "lib_ip_stratixiv_mac_10g" -name VERILOG_FILE [file join $::quartus(qip_path) ip_stratixiv_mac_10g/altera_eth_link_fault_generation.v]
+set_global_assignment -library "lib_ip_stratixiv_mac_10g" -name SOURCE_FILE [file join $::quartus(qip_path) ip_stratixiv_mac_10g/altera_eth_link_fault_generation.ocp]
+set_global_assignment -library "lib_ip_stratixiv_mac_10g" -name VERILOG_FILE [file join $::quartus(qip_path) ip_stratixiv_mac_10g/altera_eth_xgmii_termination.v]
+set_global_assignment -library "lib_ip_stratixiv_mac_10g" -name SOURCE_FILE [file join $::quartus(qip_path) ip_stratixiv_mac_10g/altera_eth_xgmii_termination.ocp]
+set_global_assignment -library "lib_ip_stratixiv_mac_10g" -name VERILOG_FILE [file join $::quartus(qip_path) ip_stratixiv_mac_10g/altera_eth_packet_formatter.v]
+set_global_assignment -library "lib_ip_stratixiv_mac_10g" -name SOURCE_FILE [file join $::quartus(qip_path) ip_stratixiv_mac_10g/altera_eth_packet_formatter.ocp]
+set_global_assignment -library "lib_ip_stratixiv_mac_10g" -name VERILOG_FILE [file join $::quartus(qip_path) ip_stratixiv_mac_10g/altera_eth_10gmem_statistics_collector.v]
+set_global_assignment -library "lib_ip_stratixiv_mac_10g" -name SOURCE_FILE [file join $::quartus(qip_path) ip_stratixiv_mac_10g/altera_eth_10gmem_statistics_collector.ocp]
+set_global_assignment -library "lib_ip_stratixiv_mac_10g" -name VERILOG_FILE [file join $::quartus(qip_path) ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_tx_st_timing_adapter_splitter_status_output.v]
+set_global_assignment -library "lib_ip_stratixiv_mac_10g" -name VERILOG_FILE [file join $::quartus(qip_path) ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_tx_st_timing_adapter_splitter_status_in.v]
+set_global_assignment -library "lib_ip_stratixiv_mac_10g" -name VERILOG_FILE [file join $::quartus(qip_path) ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_tx_st_error_adapter_stat.v]
+set_global_assignment -library "lib_ip_stratixiv_mac_10g" -name VERILOG_FILE [file join $::quartus(qip_path) ip_stratixiv_mac_10g/altera_eth_frame_decoder.v]
+set_global_assignment -library "lib_ip_stratixiv_mac_10g" -name SOURCE_FILE [file join $::quartus(qip_path) ip_stratixiv_mac_10g/altera_eth_frame_decoder.ocp]
+set_global_assignment -library "lib_ip_stratixiv_mac_10g" -name VERILOG_FILE [file join $::quartus(qip_path) ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_tx_st_timing_adapter_frame_decoder.v]
+set_global_assignment -library "lib_ip_stratixiv_mac_10g" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ip_stratixiv_mac_10g/altera_avalon_st_splitter.sv]
+set_global_assignment -library "lib_ip_stratixiv_mac_10g" -name VERILOG_FILE [file join $::quartus(qip_path) ip_stratixiv_mac_10g/altera_eth_crc.v]
+set_global_assignment -library "lib_ip_stratixiv_mac_10g" -name SOURCE_FILE [file join $::quartus(qip_path) ip_stratixiv_mac_10g/altera_eth_crc.ocp]
+set_global_assignment -library "lib_ip_stratixiv_mac_10g" -name VERILOG_FILE [file join $::quartus(qip_path) ip_stratixiv_mac_10g/crc32.v]
+set_global_assignment -library "lib_ip_stratixiv_mac_10g" -name VERILOG_FILE [file join $::quartus(qip_path) ip_stratixiv_mac_10g/gf_mult32_kc.v]
+set_global_assignment -library "lib_ip_stratixiv_mac_10g" -name VERILOG_FILE [file join $::quartus(qip_path) ip_stratixiv_mac_10g/altera_eth_address_inserter.v]
+set_global_assignment -library "lib_ip_stratixiv_mac_10g" -name SOURCE_FILE [file join $::quartus(qip_path) ip_stratixiv_mac_10g/altera_eth_address_inserter.ocp]
+set_global_assignment -library "lib_ip_stratixiv_mac_10g" -name VERILOG_FILE [file join $::quartus(qip_path) ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_tx_st_mux_flow_control_user_frame.v]
+set_global_assignment -library "lib_ip_stratixiv_mac_10g" -name VERILOG_FILE [file join $::quartus(qip_path) ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_tx_st_pause_ctrl_error_adapter.v]
+set_global_assignment -library "lib_ip_stratixiv_mac_10g" -name VERILOG_FILE [file join $::quartus(qip_path) ip_stratixiv_mac_10g/altera_eth_pause_controller.v]
+set_global_assignment -library "lib_ip_stratixiv_mac_10g" -name VERILOG_FILE [file join $::quartus(qip_path) ip_stratixiv_mac_10g/altera_eth_pause_ctrl_gen.v]
+set_global_assignment -library "lib_ip_stratixiv_mac_10g" -name SOURCE_FILE [file join $::quartus(qip_path) ip_stratixiv_mac_10g/altera_eth_pause_ctrl_gen.ocp]
+set_global_assignment -library "lib_ip_stratixiv_mac_10g" -name VERILOG_FILE [file join $::quartus(qip_path) ip_stratixiv_mac_10g/altera_eth_pause_gen.v]
+set_global_assignment -library "lib_ip_stratixiv_mac_10g" -name VERILOG_FILE [file join $::quartus(qip_path) ip_stratixiv_mac_10g/altera_eth_pause_beat_conversion.v]
+set_global_assignment -library "lib_ip_stratixiv_mac_10g" -name VERILOG_FILE [file join $::quartus(qip_path) ip_stratixiv_mac_10g/altera_eth_pkt_backpressure_control.v]
+set_global_assignment -library "lib_ip_stratixiv_mac_10g" -name SOURCE_FILE [file join $::quartus(qip_path) ip_stratixiv_mac_10g/altera_eth_pkt_backpressure_control.ocp]
+set_global_assignment -library "lib_ip_stratixiv_mac_10g" -name VERILOG_FILE [file join $::quartus(qip_path) ip_stratixiv_mac_10g/altera_eth_pad_inserter.v]
+set_global_assignment -library "lib_ip_stratixiv_mac_10g" -name SOURCE_FILE [file join $::quartus(qip_path) ip_stratixiv_mac_10g/altera_eth_pad_inserter.ocp]
+set_global_assignment -library "lib_ip_stratixiv_mac_10g" -name VERILOG_FILE [file join $::quartus(qip_path) ip_stratixiv_mac_10g/altera_eth_packet_underflow_control.v]
+set_global_assignment -library "lib_ip_stratixiv_mac_10g" -name SOURCE_FILE [file join $::quartus(qip_path) ip_stratixiv_mac_10g/altera_eth_packet_underflow_control.ocp]
+set_global_assignment -library "lib_ip_stratixiv_mac_10g" -name VERILOG_FILE [file join $::quartus(qip_path) ip_stratixiv_mac_10g/altera_avalon_mm_bridge.v]
+set_global_assignment -library "lib_ip_stratixiv_mac_10g" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ip_stratixiv_mac_10g/altera_merlin_master_translator.sv]
+
+set_global_assignment -entity "ip_stratixiv_mac_10g_0002" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_NAME "altera_eth_10g_mac"
+set_global_assignment -entity "ip_stratixiv_mac_10g_0002" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_VERSION "11.1"
+set_global_assignment -entity "ip_stratixiv_mac_10g_0002" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_ENV "mwpim"
+set_global_assignment -entity "altera_avalon_st_handshake_clock_crosser" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_NAME "altera_avalon_st_handshake_clock_crosser"
+set_global_assignment -entity "altera_avalon_st_handshake_clock_crosser" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_VERSION "11.1"
+set_global_assignment -entity "altera_avalon_st_handshake_clock_crosser" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_ENV "mwpim"
+set_global_assignment -entity "ip_stratixiv_mac_10g_rsp_xbar_mux_002" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_NAME "altera_merlin_multiplexer"
+set_global_assignment -entity "ip_stratixiv_mac_10g_rsp_xbar_mux_002" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_VERSION "11.1"
+set_global_assignment -entity "ip_stratixiv_mac_10g_rsp_xbar_mux_002" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_ENV "mwpim"
+set_global_assignment -entity "ip_stratixiv_mac_10g_rsp_xbar_demux_010" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_NAME "altera_merlin_demultiplexer"
+set_global_assignment -entity "ip_stratixiv_mac_10g_rsp_xbar_demux_010" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_VERSION "11.1"
+set_global_assignment -entity "ip_stratixiv_mac_10g_rsp_xbar_demux_010" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_ENV "mwpim"
+set_global_assignment -entity "ip_stratixiv_mac_10g_cmd_xbar_demux_002" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_NAME "altera_merlin_demultiplexer"
+set_global_assignment -entity "ip_stratixiv_mac_10g_cmd_xbar_demux_002" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_VERSION "11.1"
+set_global_assignment -entity "ip_stratixiv_mac_10g_cmd_xbar_demux_002" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_ENV "mwpim"
+set_global_assignment -entity "ip_stratixiv_mac_10g_rsp_xbar_mux_001" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_NAME "altera_merlin_multiplexer"
+set_global_assignment -entity "ip_stratixiv_mac_10g_rsp_xbar_mux_001" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_VERSION "11.1"
+set_global_assignment -entity "ip_stratixiv_mac_10g_rsp_xbar_mux_001" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_ENV "mwpim"
+set_global_assignment -entity "ip_stratixiv_mac_10g_rsp_xbar_demux_002" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_NAME "altera_merlin_demultiplexer"
+set_global_assignment -entity "ip_stratixiv_mac_10g_rsp_xbar_demux_002" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_VERSION "11.1"
+set_global_assignment -entity "ip_stratixiv_mac_10g_rsp_xbar_demux_002" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_ENV "mwpim"
+set_global_assignment -entity "ip_stratixiv_mac_10g_cmd_xbar_demux_001" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_NAME "altera_merlin_demultiplexer"
+set_global_assignment -entity "ip_stratixiv_mac_10g_cmd_xbar_demux_001" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_VERSION "11.1"
+set_global_assignment -entity "ip_stratixiv_mac_10g_cmd_xbar_demux_001" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_ENV "mwpim"
+set_global_assignment -entity "ip_stratixiv_mac_10g_rsp_xbar_mux" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_NAME "altera_merlin_multiplexer"
+set_global_assignment -entity "ip_stratixiv_mac_10g_rsp_xbar_mux" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_VERSION "11.1"
+set_global_assignment -entity "ip_stratixiv_mac_10g_rsp_xbar_mux" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_ENV "mwpim"
+set_global_assignment -entity "ip_stratixiv_mac_10g_rsp_xbar_demux" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_NAME "altera_merlin_demultiplexer"
+set_global_assignment -entity "ip_stratixiv_mac_10g_rsp_xbar_demux" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_VERSION "11.1"
+set_global_assignment -entity "ip_stratixiv_mac_10g_rsp_xbar_demux" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_ENV "mwpim"
+set_global_assignment -entity "ip_stratixiv_mac_10g_cmd_xbar_demux" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_NAME "altera_merlin_demultiplexer"
+set_global_assignment -entity "ip_stratixiv_mac_10g_cmd_xbar_demux" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_VERSION "11.1"
+set_global_assignment -entity "ip_stratixiv_mac_10g_cmd_xbar_demux" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_ENV "mwpim"
+set_global_assignment -entity "altera_reset_controller" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_NAME "altera_reset_controller"
+set_global_assignment -entity "altera_reset_controller" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_VERSION "11.1"
+set_global_assignment -entity "altera_reset_controller" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_ENV "mwpim"
+set_global_assignment -entity "altera_merlin_traffic_limiter" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_NAME "altera_merlin_traffic_limiter"
+set_global_assignment -entity "altera_merlin_traffic_limiter" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_VERSION "11.1"
+set_global_assignment -entity "altera_merlin_traffic_limiter" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_ENV "mwpim"
+set_global_assignment -entity "ip_stratixiv_mac_10g_id_router_010" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_NAME "altera_merlin_router"
+set_global_assignment -entity "ip_stratixiv_mac_10g_id_router_010" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_VERSION "11.1"
+set_global_assignment -entity "ip_stratixiv_mac_10g_id_router_010" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_ENV "mwpim"
+set_global_assignment -entity "ip_stratixiv_mac_10g_addr_router_002" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_NAME "altera_merlin_router"
+set_global_assignment -entity "ip_stratixiv_mac_10g_addr_router_002" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_VERSION "11.1"
+set_global_assignment -entity "ip_stratixiv_mac_10g_addr_router_002" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_ENV "mwpim"
+set_global_assignment -entity "ip_stratixiv_mac_10g_id_router_002" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_NAME "altera_merlin_router"
+set_global_assignment -entity "ip_stratixiv_mac_10g_id_router_002" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_VERSION "11.1"
+set_global_assignment -entity "ip_stratixiv_mac_10g_id_router_002" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_ENV "mwpim"
+set_global_assignment -entity "ip_stratixiv_mac_10g_addr_router_001" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_NAME "altera_merlin_router"
+set_global_assignment -entity "ip_stratixiv_mac_10g_addr_router_001" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_VERSION "11.1"
+set_global_assignment -entity "ip_stratixiv_mac_10g_addr_router_001" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_ENV "mwpim"
+set_global_assignment -entity "ip_stratixiv_mac_10g_id_router" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_NAME "altera_merlin_router"
+set_global_assignment -entity "ip_stratixiv_mac_10g_id_router" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_VERSION "11.1"
+set_global_assignment -entity "ip_stratixiv_mac_10g_id_router" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_ENV "mwpim"
+set_global_assignment -entity "ip_stratixiv_mac_10g_addr_router" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_NAME "altera_merlin_router"
+set_global_assignment -entity "ip_stratixiv_mac_10g_addr_router" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_VERSION "11.1"
+set_global_assignment -entity "ip_stratixiv_mac_10g_addr_router" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_ENV "mwpim"
+set_global_assignment -entity "altera_merlin_master_agent" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_NAME "altera_merlin_master_agent"
+set_global_assignment -entity "altera_merlin_master_agent" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_VERSION "11.1"
+set_global_assignment -entity "altera_merlin_master_agent" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_ENV "mwpim"
+set_global_assignment -entity "altera_avalon_sc_fifo" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_NAME "altera_avalon_sc_fifo"
+set_global_assignment -entity "altera_avalon_sc_fifo" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_VERSION "11.1"
+set_global_assignment -entity "altera_avalon_sc_fifo" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_ENV "mwpim"
+set_global_assignment -entity "altera_merlin_slave_agent" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_NAME "altera_merlin_slave_agent"
+set_global_assignment -entity "altera_merlin_slave_agent" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_VERSION "11.1"
+set_global_assignment -entity "altera_merlin_slave_agent" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_ENV "mwpim"
+set_global_assignment -entity "altera_merlin_slave_translator" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_NAME "altera_merlin_slave_translator"
+set_global_assignment -entity "altera_merlin_slave_translator" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_VERSION "11.1"
+set_global_assignment -entity "altera_merlin_slave_translator" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_ENV "mwpim"
+set_global_assignment -entity "ip_stratixiv_mac_10g_rxtx_timing_adapter_pauselen_tx" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_NAME "timing_adapter"
+set_global_assignment -entity "ip_stratixiv_mac_10g_rxtx_timing_adapter_pauselen_tx" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_VERSION "11.1"
+set_global_assignment -entity "ip_stratixiv_mac_10g_rxtx_timing_adapter_pauselen_tx" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_ENV "mwpim"
+set_global_assignment -entity "ip_stratixiv_mac_10g_rxtx_timing_adapter_pauselen_rx" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_NAME "timing_adapter"
+set_global_assignment -entity "ip_stratixiv_mac_10g_rxtx_timing_adapter_pauselen_rx" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_VERSION "11.1"
+set_global_assignment -entity "ip_stratixiv_mac_10g_rxtx_timing_adapter_pauselen_rx" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_ENV "mwpim"
+set_global_assignment -entity "altera_avalon_dc_fifo" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_NAME "altera_avalon_dc_fifo"
+set_global_assignment -entity "altera_avalon_dc_fifo" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_VERSION "11.1"
+set_global_assignment -entity "altera_avalon_dc_fifo" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_ENV "mwpim"
+set_global_assignment -entity "ip_stratixiv_mac_10g_txrx_timing_adapter_link_fault_status_export" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_NAME "timing_adapter"
+set_global_assignment -entity "ip_stratixiv_mac_10g_txrx_timing_adapter_link_fault_status_export" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_VERSION "11.1"
+set_global_assignment -entity "ip_stratixiv_mac_10g_txrx_timing_adapter_link_fault_status_export" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_ENV "mwpim"
+set_global_assignment -entity "ip_stratixiv_mac_10g_txrx_timing_adapter_link_fault_status_rx" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_NAME "timing_adapter"
+set_global_assignment -entity "ip_stratixiv_mac_10g_txrx_timing_adapter_link_fault_status_rx" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_VERSION "11.1"
+set_global_assignment -entity "ip_stratixiv_mac_10g_txrx_timing_adapter_link_fault_status_rx" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_ENV "mwpim"
+set_global_assignment -entity "ip_stratixiv_mac_10g_rx_st_error_adapter_stat" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_NAME "error_adapter"
+set_global_assignment -entity "ip_stratixiv_mac_10g_rx_st_error_adapter_stat" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_VERSION "11.1"
+set_global_assignment -entity "ip_stratixiv_mac_10g_rx_st_error_adapter_stat" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_ENV "mwpim"
+set_global_assignment -entity "altera_avalon_st_delay" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_NAME "altera_avalon_st_delay"
+set_global_assignment -entity "altera_avalon_st_delay" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_VERSION "11.1"
+set_global_assignment -entity "altera_avalon_st_delay" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_ENV "mwpim"
+set_global_assignment -entity "altera_eth_packet_overflow_control" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_NAME "altera_eth_packet_overflow_control"
+set_global_assignment -entity "altera_eth_packet_overflow_control" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_VERSION "11.1"
+set_global_assignment -entity "altera_eth_packet_overflow_control" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_ENV "mwpim"
+set_global_assignment -entity "altera_eth_crc_pad_rem" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_NAME "altera_eth_crc_pad_rem"
+set_global_assignment -entity "altera_eth_crc_pad_rem" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_VERSION "11.1"
+set_global_assignment -entity "altera_eth_crc_pad_rem" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_ENV "mwpim"
+set_global_assignment -entity "altera_eth_frame_status_merger" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_NAME "altera_eth_frame_status_merger"
+set_global_assignment -entity "altera_eth_frame_status_merger" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_VERSION "11.1"
+set_global_assignment -entity "altera_eth_frame_status_merger" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_ENV "mwpim"
+set_global_assignment -entity "ip_stratixiv_mac_10g_rx_timing_adapter_frame_status_out_frame_decoder" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_NAME "timing_adapter"
+set_global_assignment -entity "ip_stratixiv_mac_10g_rx_timing_adapter_frame_status_out_frame_decoder" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_VERSION "11.1"
+set_global_assignment -entity "ip_stratixiv_mac_10g_rx_timing_adapter_frame_status_out_frame_decoder" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_ENV "mwpim"
+set_global_assignment -entity "ip_stratixiv_mac_10g_rx_st_timing_adapter_frame_status_in" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_NAME "timing_adapter"
+set_global_assignment -entity "ip_stratixiv_mac_10g_rx_st_timing_adapter_frame_status_in" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_VERSION "11.1"
+set_global_assignment -entity "ip_stratixiv_mac_10g_rx_st_timing_adapter_frame_status_in" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_ENV "mwpim"
+set_global_assignment -entity "altera_eth_lane_decoder" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_NAME "altera_eth_lane_decoder"
+set_global_assignment -entity "altera_eth_lane_decoder" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_VERSION "11.1"
+set_global_assignment -entity "altera_eth_lane_decoder" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_ENV "mwpim"
+set_global_assignment -entity "altera_eth_link_fault_detection" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_NAME "altera_eth_link_fault_detection"
+set_global_assignment -entity "altera_eth_link_fault_detection" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_VERSION "11.1"
+set_global_assignment -entity "altera_eth_link_fault_detection" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_ENV "mwpim"
+set_global_assignment -entity "ip_stratixiv_mac_10g_rx_st_timing_adapter_lane_decoder" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_NAME "timing_adapter"
+set_global_assignment -entity "ip_stratixiv_mac_10g_rx_st_timing_adapter_lane_decoder" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_VERSION "11.1"
+set_global_assignment -entity "ip_stratixiv_mac_10g_rx_st_timing_adapter_lane_decoder" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_ENV "mwpim"
+set_global_assignment -entity "ip_stratixiv_mac_10g_rx_st_timing_adapter_interface_conversion" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_NAME "timing_adapter"
+set_global_assignment -entity "ip_stratixiv_mac_10g_rx_st_timing_adapter_interface_conversion" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_VERSION "11.1"
+set_global_assignment -entity "ip_stratixiv_mac_10g_rx_st_timing_adapter_interface_conversion" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_ENV "mwpim"
+set_global_assignment -entity "altera_eth_link_fault_generation" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_NAME "altera_eth_link_fault_generation"
+set_global_assignment -entity "altera_eth_link_fault_generation" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_VERSION "11.1"
+set_global_assignment -entity "altera_eth_link_fault_generation" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_ENV "mwpim"
+set_global_assignment -entity "altera_eth_xgmii_termination" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_NAME "altera_eth_xgmii_termination"
+set_global_assignment -entity "altera_eth_xgmii_termination" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_VERSION "11.1"
+set_global_assignment -entity "altera_eth_xgmii_termination" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_ENV "mwpim"
+set_global_assignment -entity "altera_eth_packet_formatter" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_NAME "altera_eth_packet_formatter"
+set_global_assignment -entity "altera_eth_packet_formatter" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_VERSION "11.1"
+set_global_assignment -entity "altera_eth_packet_formatter" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_ENV "mwpim"
+set_global_assignment -entity "altera_eth_10gmem_statistics_collector" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_NAME "altera_eth_10gmem_statistics_collector"
+set_global_assignment -entity "altera_eth_10gmem_statistics_collector" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_VERSION "11.1"
+set_global_assignment -entity "altera_eth_10gmem_statistics_collector" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_ENV "mwpim"
+set_global_assignment -entity "ip_stratixiv_mac_10g_tx_st_timing_adapter_splitter_status_output" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_NAME "timing_adapter"
+set_global_assignment -entity "ip_stratixiv_mac_10g_tx_st_timing_adapter_splitter_status_output" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_VERSION "11.1"
+set_global_assignment -entity "ip_stratixiv_mac_10g_tx_st_timing_adapter_splitter_status_output" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_ENV "mwpim"
+set_global_assignment -entity "ip_stratixiv_mac_10g_tx_st_timing_adapter_splitter_status_in" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_NAME "timing_adapter"
+set_global_assignment -entity "ip_stratixiv_mac_10g_tx_st_timing_adapter_splitter_status_in" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_VERSION "11.1"
+set_global_assignment -entity "ip_stratixiv_mac_10g_tx_st_timing_adapter_splitter_status_in" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_ENV "mwpim"
+set_global_assignment -entity "ip_stratixiv_mac_10g_tx_st_error_adapter_stat" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_NAME "error_adapter"
+set_global_assignment -entity "ip_stratixiv_mac_10g_tx_st_error_adapter_stat" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_VERSION "11.1"
+set_global_assignment -entity "ip_stratixiv_mac_10g_tx_st_error_adapter_stat" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_ENV "mwpim"
+set_global_assignment -entity "altera_eth_frame_decoder" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_NAME "altera_eth_frame_decoder"
+set_global_assignment -entity "altera_eth_frame_decoder" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_VERSION "11.1"
+set_global_assignment -entity "altera_eth_frame_decoder" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_ENV "mwpim"
+set_global_assignment -entity "ip_stratixiv_mac_10g_tx_st_timing_adapter_frame_decoder" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_NAME "timing_adapter"
+set_global_assignment -entity "ip_stratixiv_mac_10g_tx_st_timing_adapter_frame_decoder" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_VERSION "11.1"
+set_global_assignment -entity "ip_stratixiv_mac_10g_tx_st_timing_adapter_frame_decoder" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_ENV "mwpim"
+set_global_assignment -entity "altera_avalon_st_splitter" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_NAME "altera_avalon_st_splitter"
+set_global_assignment -entity "altera_avalon_st_splitter" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_VERSION "11.1"
+set_global_assignment -entity "altera_avalon_st_splitter" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_ENV "mwpim"
+set_global_assignment -entity "altera_avalon_st_pipeline_stage" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_NAME "altera_avalon_st_pipeline_stage"
+set_global_assignment -entity "altera_avalon_st_pipeline_stage" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_VERSION "11.1"
+set_global_assignment -entity "altera_avalon_st_pipeline_stage" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_ENV "mwpim"
+set_global_assignment -entity "altera_eth_crc" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_NAME "altera_eth_crc"
+set_global_assignment -entity "altera_eth_crc" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_VERSION "11.1"
+set_global_assignment -entity "altera_eth_crc" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_ENV "mwpim"
+set_global_assignment -entity "altera_eth_address_inserter" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_NAME "altera_eth_address_inserter"
+set_global_assignment -entity "altera_eth_address_inserter" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_VERSION "11.1"
+set_global_assignment -entity "altera_eth_address_inserter" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_ENV "mwpim"
+set_global_assignment -entity "ip_stratixiv_mac_10g_tx_st_mux_flow_control_user_frame" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_NAME "multiplexer"
+set_global_assignment -entity "ip_stratixiv_mac_10g_tx_st_mux_flow_control_user_frame" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_VERSION "11.1"
+set_global_assignment -entity "ip_stratixiv_mac_10g_tx_st_mux_flow_control_user_frame" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_ENV "mwpim"
+set_global_assignment -entity "ip_stratixiv_mac_10g_tx_st_pause_ctrl_error_adapter" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_NAME "error_adapter"
+set_global_assignment -entity "ip_stratixiv_mac_10g_tx_st_pause_ctrl_error_adapter" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_VERSION "11.1"
+set_global_assignment -entity "ip_stratixiv_mac_10g_tx_st_pause_ctrl_error_adapter" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_ENV "mwpim"
+set_global_assignment -entity "altera_eth_pause_ctrl_gen" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_NAME "altera_eth_pause_ctrl_gen"
+set_global_assignment -entity "altera_eth_pause_ctrl_gen" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_VERSION "11.1"
+set_global_assignment -entity "altera_eth_pause_ctrl_gen" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_ENV "mwpim"
+set_global_assignment -entity "altera_eth_pause_beat_conversion" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_NAME "altera_eth_pause_beat_conversion"
+set_global_assignment -entity "altera_eth_pause_beat_conversion" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_VERSION "11.1"
+set_global_assignment -entity "altera_eth_pause_beat_conversion" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_ENV "mwpim"
+set_global_assignment -entity "altera_eth_pkt_backpressure_control" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_NAME "altera_eth_pkt_backpressure_control"
+set_global_assignment -entity "altera_eth_pkt_backpressure_control" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_VERSION "11.1"
+set_global_assignment -entity "altera_eth_pkt_backpressure_control" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_ENV "mwpim"
+set_global_assignment -entity "altera_eth_pad_inserter" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_NAME "altera_eth_pad_inserter"
+set_global_assignment -entity "altera_eth_pad_inserter" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_VERSION "11.1"
+set_global_assignment -entity "altera_eth_pad_inserter" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_ENV "mwpim"
+set_global_assignment -entity "altera_eth_packet_underflow_control" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_NAME "altera_eth_packet_underflow_control"
+set_global_assignment -entity "altera_eth_packet_underflow_control" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_VERSION "11.1"
+set_global_assignment -entity "altera_eth_packet_underflow_control" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_ENV "mwpim"
+set_global_assignment -entity "altera_avalon_mm_bridge" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_NAME "altera_avalon_mm_bridge"
+set_global_assignment -entity "altera_avalon_mm_bridge" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_VERSION "11.1"
+set_global_assignment -entity "altera_avalon_mm_bridge" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_ENV "mwpim"
+set_global_assignment -entity "altera_merlin_master_translator" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_NAME "altera_merlin_master_translator"
+set_global_assignment -entity "altera_merlin_master_translator" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_VERSION "11.1"
+set_global_assignment -entity "altera_merlin_master_translator" -library "lib_ip_stratixiv_mac_10g" -name IP_TOOL_ENV "mwpim"
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g.vhd b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g.vhd
new file mode 100644
index 0000000000..a3731cccfb
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g.vhd
@@ -0,0 +1,175 @@
+-- megafunction wizard: %Ethernet 10G MAC v11.1%
+-- GENERATION: XML
+-- ip_stratixiv_mac_10g.vhd
+
+-- Generated using ACDS version 11.1sp2 259 at 2014.10.02.11:39:42
+
+library IEEE;
+use IEEE.std_logic_1164.all;
+use IEEE.numeric_std.all;
+
+entity ip_stratixiv_mac_10g is
+ port (
+ csr_clk_clk : in std_logic := '0'; -- csr_clk.clk
+ csr_reset_reset_n : in std_logic := '0'; -- csr_reset.reset_n
+ csr_address : in std_logic_vector(12 downto 0) := (others => '0'); -- csr.address
+ csr_waitrequest : out std_logic; -- .waitrequest
+ csr_read : in std_logic := '0'; -- .read
+ csr_readdata : out std_logic_vector(31 downto 0); -- .readdata
+ csr_write : in std_logic := '0'; -- .write
+ csr_writedata : in std_logic_vector(31 downto 0) := (others => '0'); -- .writedata
+ tx_clk_clk : in std_logic := '0'; -- tx_clk.clk
+ tx_reset_reset_n : in std_logic := '0'; -- tx_reset.reset_n
+ avalon_st_tx_startofpacket : in std_logic := '0'; -- avalon_st_tx.startofpacket
+ avalon_st_tx_valid : in std_logic := '0'; -- .valid
+ avalon_st_tx_data : in std_logic_vector(63 downto 0) := (others => '0'); -- .data
+ avalon_st_tx_empty : in std_logic_vector(2 downto 0) := (others => '0'); -- .empty
+ avalon_st_tx_ready : out std_logic; -- .ready
+ avalon_st_tx_error : in std_logic_vector(0 downto 0) := (others => '0'); -- .error
+ avalon_st_tx_endofpacket : in std_logic := '0'; -- .endofpacket
+ avalon_st_pause_data : in std_logic_vector(1 downto 0) := (others => '0'); -- avalon_st_pause.data
+ xgmii_tx_data : out std_logic_vector(71 downto 0); -- xgmii_tx.data
+ avalon_st_txstatus_valid : out std_logic; -- avalon_st_txstatus.valid
+ avalon_st_txstatus_data : out std_logic_vector(39 downto 0); -- .data
+ avalon_st_txstatus_error : out std_logic_vector(6 downto 0); -- .error
+ rx_clk_clk : in std_logic := '0'; -- rx_clk.clk
+ rx_reset_reset_n : in std_logic := '0'; -- rx_reset.reset_n
+ xgmii_rx_data : in std_logic_vector(71 downto 0) := (others => '0'); -- xgmii_rx.data
+ avalon_st_rx_startofpacket : out std_logic; -- avalon_st_rx.startofpacket
+ avalon_st_rx_endofpacket : out std_logic; -- .endofpacket
+ avalon_st_rx_valid : out std_logic; -- .valid
+ avalon_st_rx_ready : in std_logic := '0'; -- .ready
+ avalon_st_rx_data : out std_logic_vector(63 downto 0); -- .data
+ avalon_st_rx_empty : out std_logic_vector(2 downto 0); -- .empty
+ avalon_st_rx_error : out std_logic_vector(5 downto 0); -- .error
+ avalon_st_rxstatus_valid : out std_logic; -- avalon_st_rxstatus.valid
+ avalon_st_rxstatus_data : out std_logic_vector(39 downto 0); -- .data
+ avalon_st_rxstatus_error : out std_logic_vector(6 downto 0); -- .error
+ link_fault_status_xgmii_rx_data : out std_logic_vector(1 downto 0) -- link_fault_status_xgmii_rx.data
+ );
+end entity ip_stratixiv_mac_10g;
+
+architecture rtl of ip_stratixiv_mac_10g is
+ component ip_stratixiv_mac_10g_0002 is
+ port (
+ csr_clk_clk : in std_logic := 'X'; -- clk
+ csr_reset_reset_n : in std_logic := 'X'; -- reset_n
+ csr_address : in std_logic_vector(12 downto 0) := (others => 'X'); -- address
+ csr_waitrequest : out std_logic; -- waitrequest
+ csr_read : in std_logic := 'X'; -- read
+ csr_readdata : out std_logic_vector(31 downto 0); -- readdata
+ csr_write : in std_logic := 'X'; -- write
+ csr_writedata : in std_logic_vector(31 downto 0) := (others => 'X'); -- writedata
+ tx_clk_clk : in std_logic := 'X'; -- clk
+ tx_reset_reset_n : in std_logic := 'X'; -- reset_n
+ avalon_st_tx_startofpacket : in std_logic := 'X'; -- startofpacket
+ avalon_st_tx_valid : in std_logic := 'X'; -- valid
+ avalon_st_tx_data : in std_logic_vector(63 downto 0) := (others => 'X'); -- data
+ avalon_st_tx_empty : in std_logic_vector(2 downto 0) := (others => 'X'); -- empty
+ avalon_st_tx_ready : out std_logic; -- ready
+ avalon_st_tx_error : in std_logic_vector(0 downto 0) := (others => 'X'); -- error
+ avalon_st_tx_endofpacket : in std_logic := 'X'; -- endofpacket
+ avalon_st_pause_data : in std_logic_vector(1 downto 0) := (others => 'X'); -- data
+ xgmii_tx_data : out std_logic_vector(71 downto 0); -- data
+ avalon_st_txstatus_valid : out std_logic; -- valid
+ avalon_st_txstatus_data : out std_logic_vector(39 downto 0); -- data
+ avalon_st_txstatus_error : out std_logic_vector(6 downto 0); -- error
+ rx_clk_clk : in std_logic := 'X'; -- clk
+ rx_reset_reset_n : in std_logic := 'X'; -- reset_n
+ xgmii_rx_data : in std_logic_vector(71 downto 0) := (others => 'X'); -- data
+ avalon_st_rx_startofpacket : out std_logic; -- startofpacket
+ avalon_st_rx_endofpacket : out std_logic; -- endofpacket
+ avalon_st_rx_valid : out std_logic; -- valid
+ avalon_st_rx_ready : in std_logic := 'X'; -- ready
+ avalon_st_rx_data : out std_logic_vector(63 downto 0); -- data
+ avalon_st_rx_empty : out std_logic_vector(2 downto 0); -- empty
+ avalon_st_rx_error : out std_logic_vector(5 downto 0); -- error
+ avalon_st_rxstatus_valid : out std_logic; -- valid
+ avalon_st_rxstatus_data : out std_logic_vector(39 downto 0); -- data
+ avalon_st_rxstatus_error : out std_logic_vector(6 downto 0); -- error
+ link_fault_status_xgmii_rx_data : out std_logic_vector(1 downto 0) -- data
+ );
+ end component ip_stratixiv_mac_10g_0002;
+
+begin
+
+ ip_stratixiv_mac_10g_inst : component ip_stratixiv_mac_10g_0002
+ port map (
+ csr_clk_clk => csr_clk_clk, -- csr_clk.clk
+ csr_reset_reset_n => csr_reset_reset_n, -- csr_reset.reset_n
+ csr_address => csr_address, -- csr.address
+ csr_waitrequest => csr_waitrequest, -- .waitrequest
+ csr_read => csr_read, -- .read
+ csr_readdata => csr_readdata, -- .readdata
+ csr_write => csr_write, -- .write
+ csr_writedata => csr_writedata, -- .writedata
+ tx_clk_clk => tx_clk_clk, -- tx_clk.clk
+ tx_reset_reset_n => tx_reset_reset_n, -- tx_reset.reset_n
+ avalon_st_tx_startofpacket => avalon_st_tx_startofpacket, -- avalon_st_tx.startofpacket
+ avalon_st_tx_valid => avalon_st_tx_valid, -- .valid
+ avalon_st_tx_data => avalon_st_tx_data, -- .data
+ avalon_st_tx_empty => avalon_st_tx_empty, -- .empty
+ avalon_st_tx_ready => avalon_st_tx_ready, -- .ready
+ avalon_st_tx_error => avalon_st_tx_error, -- .error
+ avalon_st_tx_endofpacket => avalon_st_tx_endofpacket, -- .endofpacket
+ avalon_st_pause_data => avalon_st_pause_data, -- avalon_st_pause.data
+ xgmii_tx_data => xgmii_tx_data, -- xgmii_tx.data
+ avalon_st_txstatus_valid => avalon_st_txstatus_valid, -- avalon_st_txstatus.valid
+ avalon_st_txstatus_data => avalon_st_txstatus_data, -- .data
+ avalon_st_txstatus_error => avalon_st_txstatus_error, -- .error
+ rx_clk_clk => rx_clk_clk, -- rx_clk.clk
+ rx_reset_reset_n => rx_reset_reset_n, -- rx_reset.reset_n
+ xgmii_rx_data => xgmii_rx_data, -- xgmii_rx.data
+ avalon_st_rx_startofpacket => avalon_st_rx_startofpacket, -- avalon_st_rx.startofpacket
+ avalon_st_rx_endofpacket => avalon_st_rx_endofpacket, -- .endofpacket
+ avalon_st_rx_valid => avalon_st_rx_valid, -- .valid
+ avalon_st_rx_ready => avalon_st_rx_ready, -- .ready
+ avalon_st_rx_data => avalon_st_rx_data, -- .data
+ avalon_st_rx_empty => avalon_st_rx_empty, -- .empty
+ avalon_st_rx_error => avalon_st_rx_error, -- .error
+ avalon_st_rxstatus_valid => avalon_st_rxstatus_valid, -- avalon_st_rxstatus.valid
+ avalon_st_rxstatus_data => avalon_st_rxstatus_data, -- .data
+ avalon_st_rxstatus_error => avalon_st_rxstatus_error, -- .error
+ link_fault_status_xgmii_rx_data => link_fault_status_xgmii_rx_data -- link_fault_status_xgmii_rx.data
+ );
+
+end architecture rtl; -- of ip_stratixiv_mac_10g
+-- Retrieval info: <?xml version="1.0"?>
+--<!--
+-- Generated by Altera MegaWizard Launcher Utility version 1.0
+-- ************************************************************
+-- THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
+-- ************************************************************
+-- Copyright (C) 1991-2014 Altera Corporation
+-- Any megafunction design, and related net list (encrypted or decrypted),
+-- support information, device programming or simulation file, and any other
+-- associated documentation or information provided by Altera or a partner
+-- under Altera's Megafunction Partnership Program may be used only to
+-- program PLD devices (but not masked PLD devices) from Altera. Any other
+-- use of such megafunction design, net list, support information, device
+-- programming or simulation file, or any other related documentation or
+-- information is prohibited for any other purpose, including, but not
+-- limited to modification, reverse engineering, de-compiling, or use with
+-- any other silicon devices, unless such use is explicitly licensed under
+-- a separate agreement with Altera or a megafunction partner. Title to
+-- the intellectual property, including patents, copyrights, trademarks,
+-- trade secrets, or maskworks, embodied in any such megafunction design,
+-- net list, support information, device programming or simulation file, or
+-- any other related documentation or information provided by Altera or a
+-- megafunction partner, remains with Altera, the megafunction partner, or
+-- their respective licensors. No other licenses, including any licenses
+-- needed under any third party's intellectual property, are provided herein.
+---->
+-- Retrieval info: <instance entity-name="altera_eth_10g_mac" version="11.1" >
+-- Retrieval info: <generic name="PREAMBLE_PASSTHROUGH" value="0" />
+-- Retrieval info: <generic name="ENABLE_PFC" value="0" />
+-- Retrieval info: <generic name="PFC_PRIORITY_NUM" value="8" />
+-- Retrieval info: <generic name="DATAPATH_OPTION" value="3" />
+-- Retrieval info: <generic name="ENABLE_SUPP_ADDR" value="1" />
+-- Retrieval info: <generic name="INSTANTIATE_TX_CRC" value="1" />
+-- Retrieval info: <generic name="INSTANTIATE_STATISTICS" value="1" />
+-- Retrieval info: <generic name="REGISTER_BASED_STATISTICS" value="0" />
+-- Retrieval info: <generic name="DEVICE_FAMILY" value="Stratix IV" />
+-- Retrieval info: </instance>
+-- IPFS_FILES : ip_stratixiv_mac_10g.vho
+-- RELATED_FILES: ip_stratixiv_mac_10g.vhd, ip_stratixiv_mac_10g_0002.v, altera_merlin_master_translator.sv, altera_avalon_mm_bridge.v, altera_eth_packet_underflow_control.v, altera_eth_pad_inserter.v, altera_eth_pkt_backpressure_control.v, altera_eth_pause_beat_conversion.v, altera_eth_pause_controller.v, altera_eth_pause_ctrl_gen.v, altera_eth_pause_gen.v, ip_stratixiv_mac_10g_tx_st_pause_ctrl_error_adapter.v, ip_stratixiv_mac_10g_tx_st_mux_flow_control_user_frame.v, altera_eth_address_inserter.v, altera_eth_crc.v, crc32.v, gf_mult32_kc.v, altera_avalon_st_pipeline_stage.sv, altera_avalon_st_pipeline_base.v, altera_avalon_st_splitter.sv, ip_stratixiv_mac_10g_tx_st_timing_adapter_frame_decoder.v, altera_eth_frame_decoder.v, ip_stratixiv_mac_10g_tx_st_error_adapter_stat.v, ip_stratixiv_mac_10g_tx_st_timing_adapter_splitter_status_in.v, ip_stratixiv_mac_10g_tx_st_timing_adapter_splitter_status_output.v, altera_avalon_st_splitter.sv, ip_stratixiv_mac_10g_tx_st_timing_adapter_splitter_status_output.v, altera_eth_10gmem_statistics_collector.v, altera_eth_packet_formatter.v, altera_eth_xgmii_termination.v, altera_eth_link_fault_generation.v, altera_avalon_mm_bridge.v, ip_stratixiv_mac_10g_rx_st_timing_adapter_interface_conversion.v, altera_avalon_st_splitter.sv, ip_stratixiv_mac_10g_rx_st_timing_adapter_lane_decoder.v, ip_stratixiv_mac_10g_rx_st_timing_adapter_lane_decoder.v, altera_eth_link_fault_detection.v, altera_eth_lane_decoder.v, altera_eth_pkt_backpressure_control.v, ip_stratixiv_mac_10g_rx_st_timing_adapter_frame_status_in.v, altera_avalon_st_splitter.sv, altera_eth_frame_decoder.v, altera_avalon_st_pipeline_stage.sv, altera_avalon_st_pipeline_base.v, altera_eth_crc.v, crc32.v, gf_mult32_kc.v, ip_stratixiv_mac_10g_rx_timing_adapter_frame_status_out_frame_decoder.v, ip_stratixiv_mac_10g_rx_timing_adapter_frame_status_out_frame_decoder.v, altera_eth_frame_status_merger.v, altera_eth_crc_pad_rem.v, altera_eth_crc_rem.v, altera_packet_stripper.v, altera_eth_packet_overflow_control.v, altera_avalon_st_delay.sv, ip_stratixiv_mac_10g_rx_st_error_adapter_stat.v, ip_stratixiv_mac_10g_tx_st_timing_adapter_splitter_status_in.v, altera_avalon_st_splitter.sv, ip_stratixiv_mac_10g_tx_st_timing_adapter_splitter_status_output.v, ip_stratixiv_mac_10g_tx_st_timing_adapter_splitter_status_output.v, altera_avalon_st_delay.sv, altera_eth_10gmem_statistics_collector.v, ip_stratixiv_mac_10g_txrx_timing_adapter_link_fault_status_rx.v, altera_avalon_st_splitter.sv, ip_stratixiv_mac_10g_txrx_timing_adapter_link_fault_status_export.v, altera_avalon_dc_fifo.v, altera_dcfifo_synchronizer_bundle.v, ip_stratixiv_mac_10g_txrx_timing_adapter_link_fault_status_export.v, ip_stratixiv_mac_10g_rxtx_timing_adapter_pauselen_rx.v, altera_avalon_dc_fifo.v, altera_dcfifo_synchronizer_bundle.v, ip_stratixiv_mac_10g_rxtx_timing_adapter_pauselen_tx.v, altera_merlin_master_translator.sv, altera_merlin_slave_translator.sv, altera_merlin_slave_translator.sv, altera_merlin_master_translator.sv, altera_merlin_slave_translator.sv, altera_merlin_slave_translator.sv, altera_merlin_slave_translator.sv, altera_merlin_slave_translator.sv, altera_merlin_slave_translator.sv, altera_merlin_slave_translator.sv, altera_merlin_slave_translator.sv, altera_merlin_slave_translator.sv, altera_merlin_master_translator.sv, altera_merlin_slave_translator.sv, altera_merlin_slave_translator.sv, altera_merlin_slave_translator.sv, altera_merlin_slave_translator.sv, altera_merlin_slave_translator.sv, altera_merlin_slave_translator.sv, altera_merlin_slave_translator.sv, altera_merlin_slave_agent.sv, altera_merlin_burst_uncompressor.sv, altera_avalon_sc_fifo.v, altera_avalon_sc_fifo.v, altera_merlin_slave_agent.sv, altera_merlin_burst_uncompressor.sv, altera_avalon_sc_fifo.v, altera_avalon_sc_fifo.v, altera_merlin_master_agent.sv, altera_merlin_slave_agent.sv, altera_merlin_burst_uncompressor.sv, altera_avalon_sc_fifo.v, altera_merlin_slave_agent.sv, altera_merlin_burst_uncompressor.sv, altera_avalon_sc_fifo.v, altera_merlin_slave_agent.sv, altera_merlin_burst_uncompressor.sv, altera_avalon_sc_fifo.v, altera_merlin_slave_agent.sv, altera_merlin_burst_uncompressor.sv, altera_avalon_sc_fifo.v, altera_merlin_master_agent.sv, altera_merlin_slave_agent.sv, altera_merlin_burst_uncompressor.sv, altera_avalon_sc_fifo.v, altera_merlin_slave_agent.sv, altera_merlin_burst_uncompressor.sv, altera_avalon_sc_fifo.v, altera_merlin_slave_agent.sv, altera_merlin_burst_uncompressor.sv, altera_avalon_sc_fifo.v, altera_merlin_slave_agent.sv, altera_merlin_burst_uncompressor.sv, altera_avalon_sc_fifo.v, altera_merlin_slave_agent.sv, altera_merlin_burst_uncompressor.sv, altera_avalon_sc_fifo.v, altera_merlin_slave_agent.sv, altera_merlin_burst_uncompressor.sv, altera_avalon_sc_fifo.v, altera_merlin_slave_agent.sv, altera_merlin_burst_uncompressor.sv, altera_avalon_sc_fifo.v, altera_merlin_master_agent.sv, altera_merlin_slave_agent.sv, altera_merlin_burst_uncompressor.sv, altera_avalon_sc_fifo.v, altera_merlin_slave_agent.sv, altera_merlin_burst_uncompressor.sv, altera_avalon_sc_fifo.v, altera_merlin_slave_agent.sv, altera_merlin_burst_uncompressor.sv, altera_avalon_sc_fifo.v, altera_merlin_slave_agent.sv, altera_merlin_burst_uncompressor.sv, altera_avalon_sc_fifo.v, ip_stratixiv_mac_10g_addr_router.sv, ip_stratixiv_mac_10g_id_router.sv, ip_stratixiv_mac_10g_id_router.sv, ip_stratixiv_mac_10g_addr_router_001.sv, ip_stratixiv_mac_10g_id_router_002.sv, ip_stratixiv_mac_10g_id_router_002.sv, ip_stratixiv_mac_10g_id_router_002.sv, ip_stratixiv_mac_10g_id_router_002.sv, ip_stratixiv_mac_10g_id_router_002.sv, ip_stratixiv_mac_10g_id_router_002.sv, ip_stratixiv_mac_10g_id_router_002.sv, ip_stratixiv_mac_10g_id_router_002.sv, ip_stratixiv_mac_10g_addr_router_002.sv, ip_stratixiv_mac_10g_id_router_010.sv, ip_stratixiv_mac_10g_id_router_010.sv, ip_stratixiv_mac_10g_id_router_010.sv, ip_stratixiv_mac_10g_id_router_010.sv, ip_stratixiv_mac_10g_id_router_010.sv, ip_stratixiv_mac_10g_id_router_010.sv, ip_stratixiv_mac_10g_id_router_010.sv, altera_merlin_traffic_limiter.sv, altera_merlin_traffic_limiter.sv, altera_avalon_st_pipeline_base.v, altera_merlin_traffic_limiter.sv, altera_avalon_st_pipeline_base.v, altera_reset_controller.v, altera_reset_synchronizer.v, altera_reset_controller.v, altera_reset_synchronizer.v, altera_reset_controller.v, altera_reset_synchronizer.v, ip_stratixiv_mac_10g_cmd_xbar_demux.sv, ip_stratixiv_mac_10g_rsp_xbar_demux.sv, ip_stratixiv_mac_10g_rsp_xbar_demux.sv, altera_merlin_arbitrator.sv, ip_stratixiv_mac_10g_rsp_xbar_mux.sv, ip_stratixiv_mac_10g_cmd_xbar_demux_001.sv, ip_stratixiv_mac_10g_rsp_xbar_demux_002.sv, ip_stratixiv_mac_10g_rsp_xbar_demux_002.sv, ip_stratixiv_mac_10g_rsp_xbar_demux_002.sv, ip_stratixiv_mac_10g_rsp_xbar_demux_002.sv, ip_stratixiv_mac_10g_rsp_xbar_demux_002.sv, ip_stratixiv_mac_10g_rsp_xbar_demux_002.sv, ip_stratixiv_mac_10g_rsp_xbar_demux_002.sv, ip_stratixiv_mac_10g_rsp_xbar_demux_002.sv, ip_stratixiv_mac_10g_rsp_xbar_mux_001.sv, ip_stratixiv_mac_10g_cmd_xbar_demux_002.sv, ip_stratixiv_mac_10g_rsp_xbar_demux_010.sv, ip_stratixiv_mac_10g_rsp_xbar_demux_010.sv, ip_stratixiv_mac_10g_rsp_xbar_demux_010.sv, ip_stratixiv_mac_10g_rsp_xbar_demux_010.sv, ip_stratixiv_mac_10g_rsp_xbar_demux_010.sv, ip_stratixiv_mac_10g_rsp_xbar_demux_010.sv, ip_stratixiv_mac_10g_rsp_xbar_demux_010.sv, ip_stratixiv_mac_10g_rsp_xbar_mux_002.sv, altera_avalon_st_handshake_clock_crosser.v, altera_avalon_st_clock_crosser.v, altera_avalon_st_handshake_clock_crosser.v, altera_avalon_st_clock_crosser.v, altera_avalon_st_pipeline_base.v, altera_avalon_st_handshake_clock_crosser.v, altera_avalon_st_clock_crosser.v, altera_avalon_st_pipeline_base.v, altera_avalon_st_handshake_clock_crosser.v, altera_avalon_st_clock_crosser.v, altera_avalon_st_pipeline_base.v
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_avalon_dc_fifo.sdc b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_avalon_dc_fifo.sdc
new file mode 100644
index 0000000000..f9857f8af6
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_avalon_dc_fifo.sdc
@@ -0,0 +1,12 @@
+# $Id: //acds/rel/11.1sp2/ip/sopc/components/altera_avalon_dc_fifo/altera_avalon_dc_fifo.sdc#1 $
+# $Revision: #1 $
+# $Date: 2011/11/10 $
+#-------------------------------------------------------------------------------
+# TimeQuest constraints to cut all false timing paths across asynchronous
+# clock domains. The paths are from the Gray Code read and write pointers to
+# their respective synchronizer banks.
+
+set_false_path -from [get_registers {*|in_wr_ptr_gray[*]}] -to [get_registers {*|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[*].u|din_s1}]
+
+set_false_path -from [get_registers {*|out_rd_ptr_gray[*]}] -to [get_registers {*|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[*].u|din_s1}]
+
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_avalon_dc_fifo.v b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_avalon_dc_fifo.v
new file mode 100644
index 0000000000..b9883ca9b4
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_avalon_dc_fifo.v
@@ -0,0 +1,662 @@
+// ---------------------------------------------------------------------
+// Legal Notice: (C)2007 Altera Corporation. All rights reserved. Your
+// use of Altera Corporation's design tools, logic functions and other
+// software and tools, and its AMPP partner logic functions, and any
+// output files any of the foregoing (including device programming or
+// simulation files), and any associated documentation or information are
+// expressly subject to the terms and conditions of the Altera Program
+// License Subscription Agreement or other applicable license agreement,
+// including, without limitation, that your use is for the sole purpose
+// of programming logic devices manufactured by Altera and sold by Altera
+// or its authorized distributors. Please refer to the applicable
+// agreement for further details.
+//
+// Description: Dual clocked single channel FIFO with fill levels and status
+// information.
+// ---------------------------------------------------------------------
+
+`timescale 1 ns / 100 ps
+
+//altera message_off 10036 10858 10230 10030 10034
+module altera_avalon_dc_fifo (
+
+ in_clk,
+ in_reset_n,
+
+ out_clk,
+ out_reset_n,
+
+ // sink
+ in_data,
+ in_valid,
+ in_ready,
+ in_startofpacket,
+ in_endofpacket,
+ in_empty,
+ in_error,
+ in_channel,
+
+ // source
+ out_data,
+ out_valid,
+ out_ready,
+ out_startofpacket,
+ out_endofpacket,
+ out_empty,
+ out_error,
+ out_channel,
+
+ // in csr
+ in_csr_address,
+ in_csr_write,
+ in_csr_read,
+ in_csr_readdata,
+ in_csr_writedata,
+
+ // out csr
+ out_csr_address,
+ out_csr_write,
+ out_csr_read,
+ out_csr_readdata,
+ out_csr_writedata,
+
+ // streaming in status
+ almost_full_valid,
+ almost_full_data,
+
+ // streaming out status
+ almost_empty_valid,
+ almost_empty_data,
+
+ // (internal, experimental interface) space available st source
+ space_avail_data
+
+);
+
+ // ---------------------------------------------------------------------
+ // Parameters
+ // ---------------------------------------------------------------------
+ parameter SYMBOLS_PER_BEAT = 1;
+ parameter BITS_PER_SYMBOL = 8;
+ parameter FIFO_DEPTH = 16;
+ parameter CHANNEL_WIDTH = 0;
+ parameter ERROR_WIDTH = 0;
+ parameter USE_PACKETS = 0;
+
+ parameter USE_IN_FILL_LEVEL = 0;
+ parameter USE_OUT_FILL_LEVEL = 0;
+ parameter WR_SYNC_DEPTH = 2;
+ parameter RD_SYNC_DEPTH = 2;
+ parameter STREAM_ALMOST_FULL = 0;
+ parameter STREAM_ALMOST_EMPTY = 0;
+
+ // experimental, internal parameter
+ parameter USE_SPACE_AVAIL_IF = 0;
+
+ localparam ADDR_WIDTH = log2ceil(FIFO_DEPTH);
+ localparam DEPTH = 2 ** ADDR_WIDTH;
+ localparam DATA_WIDTH = SYMBOLS_PER_BEAT * BITS_PER_SYMBOL;
+ localparam EMPTY_WIDTH = log2ceil(SYMBOLS_PER_BEAT);
+ localparam PACKET_SIGNALS_WIDTH = 2 + EMPTY_WIDTH;
+ localparam PAYLOAD_WIDTH = (USE_PACKETS == 1) ?
+ 2 + EMPTY_WIDTH + DATA_WIDTH + ERROR_WIDTH + CHANNEL_WIDTH:
+ DATA_WIDTH + ERROR_WIDTH + CHANNEL_WIDTH;
+
+ // ---------------------------------------------------------------------
+ // Input/Output Signals
+ // ---------------------------------------------------------------------
+ input in_clk;
+ input in_reset_n;
+
+ input out_clk;
+ input out_reset_n;
+
+ input [DATA_WIDTH - 1 : 0] in_data;
+ input in_valid;
+ input in_startofpacket;
+ input in_endofpacket;
+ input [EMPTY_WIDTH - 1 : 0] in_empty;
+ input [ERROR_WIDTH - 1 : 0] in_error;
+ input [CHANNEL_WIDTH - 1: 0] in_channel;
+ output in_ready;
+
+ output [DATA_WIDTH - 1 : 0] out_data;
+ output reg out_valid;
+ output out_startofpacket;
+ output out_endofpacket;
+ output [EMPTY_WIDTH - 1 : 0] out_empty;
+ output [ERROR_WIDTH - 1 : 0] out_error;
+ output [CHANNEL_WIDTH - 1: 0] out_channel;
+ input out_ready;
+
+ input in_csr_address;
+ input in_csr_read;
+ input in_csr_write;
+ input [31 : 0] in_csr_writedata;
+ output reg [31 : 0] in_csr_readdata;
+
+ input out_csr_address;
+ input out_csr_read;
+ input out_csr_write;
+ input [31 : 0] out_csr_writedata;
+ output reg [31 : 0] out_csr_readdata;
+
+ output reg almost_full_valid;
+ output reg almost_full_data;
+ output reg almost_empty_valid;
+ output reg almost_empty_data;
+
+ output [ADDR_WIDTH : 0] space_avail_data;
+
+ // ---------------------------------------------------------------------
+ // Memory Pointers
+ // ---------------------------------------------------------------------
+ reg [PAYLOAD_WIDTH - 1 : 0] mem [DEPTH - 1 : 0];
+
+ wire [ADDR_WIDTH - 1 : 0] mem_wr_ptr;
+ wire [ADDR_WIDTH - 1 : 0] mem_rd_ptr;
+
+ reg [ADDR_WIDTH : 0] in_wr_ptr;
+ reg [ADDR_WIDTH : 0] out_rd_ptr;
+
+ // ---------------------------------------------------------------------
+ // Internal Signals
+ // ---------------------------------------------------------------------
+ wire [ADDR_WIDTH : 0] next_out_wr_ptr;
+ wire [ADDR_WIDTH : 0] next_in_wr_ptr;
+ wire [ADDR_WIDTH : 0] next_out_rd_ptr;
+ wire [ADDR_WIDTH : 0] next_in_rd_ptr;
+
+ reg [ADDR_WIDTH : 0] in_wr_ptr_gray /*synthesis ALTERA_ATTRIBUTE = "SUPPRESS_DA_RULE_INTERNAL=D102" */;
+ wire [ADDR_WIDTH : 0] out_wr_ptr_gray;
+
+ reg [ADDR_WIDTH : 0] out_rd_ptr_gray /*synthesis ALTERA_ATTRIBUTE = "SUPPRESS_DA_RULE_INTERNAL=D102" */;
+ wire [ADDR_WIDTH : 0] in_rd_ptr_gray;
+
+ reg full;
+ reg empty;
+
+ wire [PAYLOAD_WIDTH - 1 : 0] in_payload;
+ reg [PAYLOAD_WIDTH - 1 : 0] out_payload;
+ reg [PAYLOAD_WIDTH - 1 : 0] internal_out_payload;
+
+ wire [PACKET_SIGNALS_WIDTH - 1 : 0] in_packet_signals;
+ wire [PACKET_SIGNALS_WIDTH - 1 : 0] out_packet_signals;
+
+ wire internal_out_ready;
+ wire internal_out_valid;
+
+ wire [ADDR_WIDTH : 0] out_fill_level;
+ reg [ADDR_WIDTH : 0] out_fifo_fill_level;
+ reg [ADDR_WIDTH : 0] in_fill_level;
+ reg [ADDR_WIDTH : 0] in_space_avail;
+
+ reg [23 : 0] almost_empty_threshold;
+ reg [23 : 0] almost_full_threshold;
+
+ // --------------------------------------------------
+ // Define Payload
+ //
+ // Icky part where we decide which signals form the
+ // payload to the FIFO.
+ // --------------------------------------------------
+ generate
+ if (EMPTY_WIDTH > 0) begin
+ assign in_packet_signals = {in_startofpacket, in_endofpacket, in_empty};
+ assign {out_startofpacket, out_endofpacket, out_empty} = out_packet_signals;
+ end
+ else begin
+ assign in_packet_signals = {in_startofpacket, in_endofpacket};
+ assign {out_startofpacket, out_endofpacket} = out_packet_signals;
+ end
+ endgenerate
+
+ generate
+ if (USE_PACKETS) begin
+ if (ERROR_WIDTH > 0) begin
+ if (CHANNEL_WIDTH > 0) begin
+ assign in_payload = {in_packet_signals, in_data, in_error, in_channel};
+ assign {out_packet_signals, out_data, out_error, out_channel} = out_payload;
+ end
+ else begin
+ assign in_payload = {in_packet_signals, in_data, in_error};
+ assign {out_packet_signals, out_data, out_error} = out_payload;
+ end
+ end
+ else begin
+ if (CHANNEL_WIDTH > 0) begin
+ assign in_payload = {in_packet_signals, in_data, in_channel};
+ assign {out_packet_signals, out_data, out_channel} = out_payload;
+ end
+ else begin
+ assign in_payload = {in_packet_signals, in_data};
+ assign {out_packet_signals, out_data} = out_payload;
+ end
+ end
+ end
+ else begin
+ if (ERROR_WIDTH > 0) begin
+ if (CHANNEL_WIDTH > 0) begin
+ assign in_payload = {in_data, in_error, in_channel};
+ assign {out_data, out_error, out_channel} = out_payload;
+ end
+ else begin
+ assign in_payload = {in_data, in_error};
+ assign {out_data, out_error} = out_payload;
+ end
+ end
+ else begin
+ if (CHANNEL_WIDTH > 0) begin
+ assign in_payload = {in_data, in_channel};
+ assign {out_data, out_channel} = out_payload;
+ end
+ else begin
+ assign in_payload = in_data;
+ assign out_data = out_payload;
+ end
+ end
+ end
+ endgenerate
+
+ // ---------------------------------------------------------------------
+ // Memory
+ //
+ // Infers a simple dual clock memory with unregistered outputs
+ // ---------------------------------------------------------------------
+ always @(posedge in_clk) begin
+ if (in_valid && in_ready)
+ mem[mem_wr_ptr] <= in_payload;
+ end
+
+ always @(posedge out_clk) begin
+ internal_out_payload <= mem[mem_rd_ptr];
+ end
+
+ assign mem_rd_ptr = next_out_rd_ptr;
+ assign mem_wr_ptr = in_wr_ptr;
+
+
+ // ---------------------------------------------------------------------
+ // Pointer Management
+ //
+ // Increment our good old read and write pointers on their native
+ // clock domains.
+ // ---------------------------------------------------------------------
+ always @(posedge in_clk or negedge in_reset_n) begin
+ if (!in_reset_n)
+ in_wr_ptr <= 0;
+ else
+ in_wr_ptr <= next_in_wr_ptr;
+ end
+
+ always @(posedge out_clk or negedge out_reset_n) begin
+ if (!out_reset_n)
+ out_rd_ptr <= 0;
+ else
+ out_rd_ptr <= next_out_rd_ptr;
+ end
+
+ assign next_in_wr_ptr = (in_ready && in_valid) ? in_wr_ptr + 1'b1 : in_wr_ptr;
+ assign next_out_rd_ptr = (internal_out_ready && internal_out_valid) ? out_rd_ptr + 1'b1 : out_rd_ptr;
+
+
+ // ---------------------------------------------------------------------
+ // Empty/Full Signal Generation
+ //
+ // We keep read and write pointers that are one bit wider than
+ // required, and use that additional bit to figure out if we're
+ // full or empty.
+ // ---------------------------------------------------------------------
+ always @(posedge out_clk or negedge out_reset_n) begin
+ if(!out_reset_n)
+ empty <= 1;
+ else
+ empty <= (next_out_rd_ptr == next_out_wr_ptr);
+ end
+
+ always @(posedge in_clk or negedge in_reset_n) begin
+ if (!in_reset_n)
+ full <= 0;
+ else
+ full <= (next_in_rd_ptr[ADDR_WIDTH - 1 : 0] == next_in_wr_ptr[ADDR_WIDTH - 1 : 0]) && (next_in_rd_ptr[ADDR_WIDTH] != next_in_wr_ptr[ADDR_WIDTH]);
+ end
+
+
+ // ---------------------------------------------------------------------
+ // Write Pointer Clock Crossing
+ //
+ // Clock crossing is done with gray encoding of the pointers. What? You
+ // want to know more? We ensure a one bit change at sampling time,
+ // and then metastable harden the sampled gray pointer.
+ // ---------------------------------------------------------------------
+ always @(posedge in_clk or negedge in_reset_n) begin
+ if (!in_reset_n)
+ in_wr_ptr_gray <= 0;
+ else
+ in_wr_ptr_gray <= bin2gray(in_wr_ptr);
+ end
+
+ altera_dcfifo_synchronizer_bundle write_crosser (
+ .clk(out_clk),
+ .reset_n(out_reset_n),
+ .din(in_wr_ptr_gray),
+ .dout(out_wr_ptr_gray)
+ );
+
+ defparam write_crosser.WIDTH = ADDR_WIDTH + 1;
+ defparam write_crosser.DEPTH = WR_SYNC_DEPTH;
+
+ assign next_out_wr_ptr = gray2bin(out_wr_ptr_gray);
+
+ // ---------------------------------------------------------------------
+ // Read Pointer Clock Crossing
+ //
+ // Go the other way, go the other way...
+ // ---------------------------------------------------------------------
+ always @(posedge out_clk or negedge out_reset_n) begin
+ if (!out_reset_n)
+ out_rd_ptr_gray <= 0;
+ else
+ out_rd_ptr_gray <= bin2gray(out_rd_ptr);
+ end
+
+ altera_dcfifo_synchronizer_bundle read_crosser (
+ .clk(in_clk),
+ .reset_n(in_reset_n),
+ .din(out_rd_ptr_gray),
+ .dout(in_rd_ptr_gray)
+ );
+
+ defparam read_crosser.WIDTH = ADDR_WIDTH + 1;
+ defparam read_crosser.DEPTH = RD_SYNC_DEPTH;
+
+ assign next_in_rd_ptr = gray2bin(in_rd_ptr_gray);
+
+ // ---------------------------------------------------------------------
+ // Avalon ST Signals
+ // ---------------------------------------------------------------------
+ assign in_ready = !full;
+ assign internal_out_valid = !empty;
+
+ // --------------------------------------------------
+ // Output Pipeline Stage
+ //
+ // We do this on the single clock FIFO to keep fmax
+ // up because the memory outputs are kind of slow.
+ // Therefore, this stage is even more critical on a dual clock
+ // FIFO, wouldn't you say? No one wants a slow dcfifo.
+ // --------------------------------------------------
+ assign internal_out_ready = out_ready || !out_valid;
+
+ always @(posedge out_clk or negedge out_reset_n) begin
+ if (!out_reset_n) begin
+ out_valid <= 0;
+ out_payload <= 0;
+ end
+ else begin
+ if (internal_out_ready) begin
+ out_valid <= internal_out_valid;
+ out_payload <= internal_out_payload;
+ end
+ end
+ end
+
+ // ---------------------------------------------------------------------
+ // Out Fill Level
+ //
+ // As in the SCFIFO, we account for the output stage as well in the
+ // fill level calculations. This means that the out fill level always
+ // gives the most accurate fill level report.
+ //
+ // On a full 16-deep FIFO, the out fill level will read 17. Funny, but
+ // accurate.
+ //
+ // That's essential on the output side, because a downstream component
+ // might want to know the exact amount of data in the FIFO at any time.
+ // ---------------------------------------------------------------------
+ generate
+ if (USE_OUT_FILL_LEVEL || STREAM_ALMOST_EMPTY) begin
+
+ always @(posedge out_clk or negedge out_reset_n) begin
+ if (!out_reset_n) begin
+ out_fifo_fill_level <= 0;
+ end
+ else begin
+ out_fifo_fill_level <= next_out_wr_ptr - next_out_rd_ptr;
+ end
+ end
+
+ assign out_fill_level = out_fifo_fill_level + {{ADDR_WIDTH{1'b0}}, out_valid};
+ end
+ endgenerate
+
+ // ---------------------------------------------------------------------
+ // Almost Empty Streaming Status & Out CSR
+ //
+ // This is banal by now, but where's the empty signal? The output side.
+ // Where's the almost empty status? The output side.
+ //
+ // The almost empty signal is asserted when the output fill level
+ // in the FIFO falls below the user-specified threshold.
+ //
+ // Output CSR address map:
+ //
+ // | Addr | RW | 31 - 24 | 23 - 0 |
+ // | 0 | R | Reserved | Out fill level |
+ // | 1 | RW | Reserved | Almost empty threshold |
+ // ---------------------------------------------------------------------
+ generate
+ if (USE_OUT_FILL_LEVEL || STREAM_ALMOST_EMPTY) begin
+
+ always @(posedge out_clk or negedge out_reset_n) begin
+ if (!out_reset_n) begin
+ out_csr_readdata <= 0;
+ if (STREAM_ALMOST_EMPTY)
+ almost_empty_threshold <= 0;
+ end
+ else begin
+ if (out_csr_write) begin
+ if (STREAM_ALMOST_EMPTY && (out_csr_address == 1))
+ almost_empty_threshold <= out_csr_writedata[23 : 0];
+ end
+ else if (out_csr_read) begin
+ out_csr_readdata <= 0;
+
+ if (out_csr_address == 0)
+ out_csr_readdata[23 : 0] <= out_fill_level;
+ else if (STREAM_ALMOST_EMPTY && (out_csr_address == 1))
+ out_csr_readdata[23 : 0] <= almost_empty_threshold;
+ end
+ end
+ end
+
+ end
+
+ if (STREAM_ALMOST_EMPTY) begin
+
+ always @(posedge out_clk or negedge out_reset_n) begin
+ if (!out_reset_n) begin
+ almost_empty_valid <= 0;
+ almost_empty_data <= 0;
+ end
+ else begin
+ almost_empty_valid <= 1'b1;
+ almost_empty_data <= (out_fill_level <= almost_empty_threshold);
+ end
+ end
+
+ end
+ endgenerate
+
+ // ---------------------------------------------------------------------
+ // In Fill Level & In Status Connection Point
+ //
+ // Note that the input fill level does not account for the output
+ // stage i.e it is only the fifo fill level.
+ //
+ // Is this a problem? No, because the input fill is usually used to
+ // see how much data can still be pushed into this FIFO. The FIFO
+ // fill level gives exactly this information, and there's no need to
+ // make our lives more difficult by including the output stage here.
+ //
+ // One might ask: why not just report a space available level on the
+ // input side? Well, I'd like to make this FIFO be as similar as possible
+ // to its single clock cousin, and that uses fill levels and
+ // fill thresholds with nary a mention of space available.
+ // ---------------------------------------------------------------------
+ generate
+ if (USE_IN_FILL_LEVEL || STREAM_ALMOST_FULL) begin
+
+ always @(posedge in_clk or negedge in_reset_n) begin
+ if (!in_reset_n) begin
+ in_fill_level <= 0;
+ end
+ else begin
+ in_fill_level <= next_in_wr_ptr - next_in_rd_ptr;
+ end
+ end
+
+ end
+ endgenerate
+
+ generate
+ if (USE_SPACE_AVAIL_IF) begin
+
+ always @(posedge in_clk or negedge in_reset_n) begin
+ if (!in_reset_n) begin
+ in_space_avail <= FIFO_DEPTH;
+ end
+ else begin
+ // -------------------------------------
+ // space = DEPTH-fill = DEPTH-(wr-rd) = DEPTH+rd-wr
+ // Conveniently, DEPTH requires the same number of bits
+ // as the pointers, e.g. a dcfifo with depth = 8
+ // requires 4-bit pointers.
+ //
+ // Adding 8 to a 4-bit pointer is simply negating the
+ // first bit... as is done below.
+ // -------------------------------------
+
+ in_space_avail <= {~next_in_rd_ptr[ADDR_WIDTH],
+ next_in_rd_ptr[ADDR_WIDTH-1:0]} -
+ next_in_wr_ptr;
+ end
+ end
+ end
+
+ assign space_avail_data = in_space_avail;
+ endgenerate
+
+ // ---------------------------------------------------------------------
+ // Almost Full Streaming Status & In CSR
+ //
+ // Where's the full signal? The input side.
+ // Where's the almost full status? The input side.
+ //
+ // The almost full data bit is asserted when the input fill level
+ // in the FIFO goes above the user-specified threshold.
+ //
+ // Input csr port address map:
+ //
+ // | Addr | RW | 31 - 24 | 23 - 0 |
+ // | 0 | R | Reserved | In fill level |
+ // | 1 | RW | Reserved | Almost full threshold |
+ // ---------------------------------------------------------------------
+ generate
+ if (USE_IN_FILL_LEVEL || STREAM_ALMOST_FULL) begin
+
+ always @(posedge in_clk or negedge in_reset_n) begin
+ if (!in_reset_n) begin
+ in_csr_readdata <= 0;
+ if (STREAM_ALMOST_FULL)
+ almost_full_threshold <= 0;
+ end
+ else begin
+ if (in_csr_write) begin
+ if (STREAM_ALMOST_FULL && (in_csr_address == 1))
+ almost_full_threshold <= in_csr_writedata[23 : 0];
+ end
+ else if (in_csr_read) begin
+ in_csr_readdata <= 0;
+
+ if (in_csr_address == 0)
+ in_csr_readdata[23 : 0] <= in_fill_level;
+ else if (STREAM_ALMOST_FULL && (in_csr_address == 1))
+ in_csr_readdata[23 : 0] <= almost_full_threshold;
+ end
+ end
+ end
+
+ end
+
+ if (STREAM_ALMOST_FULL) begin
+
+ always @(posedge in_clk or negedge in_reset_n) begin
+ if (!in_reset_n) begin
+ almost_full_valid <= 0;
+ almost_full_data <= 0;
+ end
+ else begin
+ almost_full_valid <= 1'b1;
+ almost_full_data <= (in_fill_level >= almost_full_threshold);
+ end
+ end
+
+ end
+
+ endgenerate
+
+ // ---------------------------------------------------------------------
+ // Gray Functions
+ //
+ // These are real beasts when you look at them. But they'll be
+ // tested thoroughly.
+ // ---------------------------------------------------------------------
+ function [ADDR_WIDTH : 0] bin2gray;
+ input [ADDR_WIDTH : 0] bin_val;
+ integer i;
+
+ for (i = 0; i <= ADDR_WIDTH; i = i + 1)
+ begin
+ if (i == ADDR_WIDTH)
+ bin2gray[i] = bin_val[i];
+ else
+ bin2gray[i] = bin_val[i+1] ^ bin_val[i];
+ end
+ endfunction
+
+ function [ADDR_WIDTH : 0] gray2bin;
+ input [ADDR_WIDTH : 0] gray_val;
+ integer i;
+ integer j;
+
+ for (i = 0; i <= ADDR_WIDTH; i = i + 1) begin
+
+ gray2bin[i] = gray_val[i];
+
+ for (j = ADDR_WIDTH; j > i; j = j - 1) begin
+ gray2bin[i] = gray2bin[i] ^ gray_val[j];
+ end
+
+ end
+ endfunction
+
+ // --------------------------------------------------
+ // Calculates the log2ceil of the input value
+ // --------------------------------------------------
+ function integer log2ceil;
+ input integer val;
+ integer i;
+
+ begin
+ i = 1;
+ log2ceil = 0;
+
+ while (i < val) begin
+ log2ceil = log2ceil + 1;
+ i = i << 1;
+ end
+ end
+ endfunction
+
+endmodule
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_avalon_mm_bridge.v b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_avalon_mm_bridge.v
new file mode 100644
index 0000000000..57bda33657
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_avalon_mm_bridge.v
@@ -0,0 +1,291 @@
+// (C) 2001-2012 Altera Corporation. All rights reserved.
+// Your use of Altera Corporation's design tools, logic functions and other
+// software and tools, and its AMPP partner logic functions, and any output
+// files any of the foregoing (including device programming or simulation
+// files), and any associated documentation or information are expressly subject
+// to the terms and conditions of the Altera Program License Subscription
+// Agreement, Altera MegaCore Function License Agreement, or other applicable
+// license agreement, including, without limitation, that your use is for the
+// sole purpose of programming logic devices manufactured by Altera and sold by
+// Altera or its authorized distributors. Please refer to the applicable
+// agreement for further details.
+
+
+// $Id: //acds/rel/11.1sp2/ip/merlin/altera_avalon_mm_bridge/altera_avalon_mm_bridge.v#1 $
+// $Revision: #1 $
+// $Date: 2011/11/10 $
+// $Author: max $
+// --------------------------------------
+// Avalon-MM pipeline bridge
+//
+// Optionally registers Avalon-MM command and response signals
+// --------------------------------------
+
+`timescale 1 ns / 1 ns
+module altera_avalon_mm_bridge
+#(
+ parameter DATA_WIDTH = 32,
+ parameter SYMBOL_WIDTH = 8,
+ parameter ADDRESS_WIDTH = 10,
+ parameter BURSTCOUNT_WIDTH = 1,
+
+ parameter PIPELINE_COMMAND = 1,
+ parameter PIPELINE_RESPONSE = 1,
+
+ // --------------------------------------
+ // Derived parameters
+ // --------------------------------------
+ parameter BYTEEN_WIDTH = DATA_WIDTH / SYMBOL_WIDTH
+)
+(
+ input clk,
+ input reset,
+
+ output s0_waitrequest,
+ output [DATA_WIDTH-1:0] s0_readdata,
+ output s0_readdatavalid,
+ input [BURSTCOUNT_WIDTH-1:0] s0_burstcount,
+ input [DATA_WIDTH-1:0] s0_writedata,
+ input [ADDRESS_WIDTH-1:0] s0_address,
+ input s0_write,
+ input s0_read,
+ input [BYTEEN_WIDTH-1:0] s0_byteenable,
+ input s0_debugaccess,
+
+ input m0_waitrequest,
+ input [DATA_WIDTH-1:0] m0_readdata,
+ input m0_readdatavalid,
+ output [BURSTCOUNT_WIDTH-1:0] m0_burstcount,
+ output [DATA_WIDTH-1:0] m0_writedata,
+ output [ADDRESS_WIDTH-1:0] m0_address,
+ output m0_write,
+ output m0_read,
+ output [BYTEEN_WIDTH-1:0] m0_byteenable,
+ output m0_debugaccess
+);
+ // --------------------------------------
+ // Registers & signals
+ // --------------------------------------
+ reg [BURSTCOUNT_WIDTH-1:0] cmd_burstcount;
+ reg [DATA_WIDTH-1:0] cmd_writedata;
+ reg [ADDRESS_WIDTH-1:0] cmd_address;
+ reg cmd_write;
+ reg cmd_read;
+ reg [BYTEEN_WIDTH-1:0] cmd_byteenable;
+ wire cmd_waitrequest;
+ reg cmd_debugaccess;
+
+ reg [BURSTCOUNT_WIDTH-1:0] wr_burstcount;
+ reg [DATA_WIDTH-1:0] wr_writedata;
+ reg [ADDRESS_WIDTH-1:0] wr_address;
+ reg wr_write;
+ reg wr_read;
+ reg [BYTEEN_WIDTH-1:0] wr_byteenable;
+ reg wr_debugaccess;
+
+ reg [BURSTCOUNT_WIDTH-1:0] wr_reg_burstcount;
+ reg [DATA_WIDTH-1:0] wr_reg_writedata;
+ reg [ADDRESS_WIDTH-1:0] wr_reg_address;
+ reg wr_reg_write;
+ reg wr_reg_read;
+ reg [BYTEEN_WIDTH-1:0] wr_reg_byteenable;
+ reg wr_reg_waitrequest;
+ reg wr_reg_debugaccess;
+
+ reg use_reg;
+ wire wait_rise;
+
+ reg [DATA_WIDTH-1:0] rsp_readdata;
+ reg rsp_readdatavalid;
+
+ // --------------------------------------
+ // Command pipeline
+ //
+ // Registers all command signals, including waitrequest
+ // --------------------------------------
+ generate if (PIPELINE_COMMAND == 1) begin
+
+ // --------------------------------------
+ // Waitrequest Pipeline Stage
+ //
+ // Output waitrequest is delayed by one cycle, which means
+ // that a master will see waitrequest assertions one cycle
+ // too late.
+ //
+ // Solution: buffer the command when waitrequest transitions
+ // from low->high. As an optimization, we can safely assume
+ // waitrequest is low by default because downstream logic
+ // in the bridge ensures this.
+ //
+ // Note: this implementation buffers idle cycles should
+ // waitrequest transition on such cycles. This is a potential
+ // cause for throughput loss, but ye olde pipeline bridge did
+ // the same for years and no one complained. Not buffering idle
+ // cycles costs logic on the waitrequest path.
+ // --------------------------------------
+ assign s0_waitrequest = wr_reg_waitrequest;
+ assign wait_rise = ~wr_reg_waitrequest & cmd_waitrequest;
+
+ always @(posedge clk, posedge reset) begin
+ if (reset) begin
+ wr_reg_waitrequest <= 1'b1;
+ // --------------------------------------
+ // Bit of trickiness here, deserving of a long comment.
+ //
+ // On the first cycle after reset, the pass-through
+ // must not be used or downstream logic may sample
+ // the same command twice because of the delay in
+ // transmitting a falling waitrequest.
+ //
+ // Using the registered command works on the condition
+ // that downstream logic deasserts waitrequest
+ // immediately after reset, which is true of the
+ // next stage in this bridge.
+ // --------------------------------------
+ use_reg <= 1'b1;
+
+ wr_reg_burstcount <= 1'b1;
+ wr_reg_writedata <= 0;
+ wr_reg_byteenable <= {BYTEEN_WIDTH{1'b1}};
+ wr_reg_address <= 0;
+ wr_reg_write <= 1'b0;
+ wr_reg_read <= 1'b0;
+ wr_reg_debugaccess <= 1'b0;
+ end else begin
+ wr_reg_waitrequest <= cmd_waitrequest;
+
+ if (wait_rise) begin
+ use_reg <= 1'b1;
+
+ wr_reg_writedata <= s0_writedata;
+ wr_reg_byteenable <= s0_byteenable;
+ wr_reg_address <= s0_address;
+ wr_reg_write <= s0_write;
+ wr_reg_read <= s0_read;
+ wr_reg_burstcount <= s0_burstcount;
+ wr_reg_debugaccess <= s0_debugaccess;
+ end
+
+ // stop using the buffer when waitrequest is low
+ if (~cmd_waitrequest)
+ use_reg <= 1'b0;
+ end
+ end
+
+ always @* begin
+ wr_burstcount = s0_burstcount;
+ wr_writedata = s0_writedata;
+ wr_address = s0_address;
+ wr_write = s0_write;
+ wr_read = s0_read;
+ wr_byteenable = s0_byteenable;
+ wr_debugaccess = s0_debugaccess;
+
+ if (use_reg) begin
+ wr_burstcount = wr_reg_burstcount;
+ wr_writedata = wr_reg_writedata;
+ wr_address = wr_reg_address;
+ wr_write = wr_reg_write;
+ wr_read = wr_reg_read;
+ wr_byteenable = wr_reg_byteenable;
+ wr_debugaccess = wr_reg_debugaccess;
+ end
+ end
+
+ // --------------------------------------
+ // Master-Slave Signal Pipeline Stage
+ //
+ // One notable detail is that cmd_waitrequest is deasserted
+ // when this stage is idle. This allows us to make logic
+ // optimizations in the waitrequest pipeline stage.
+ //
+ // Also note that cmd_waitrequest is deasserted during reset,
+ // which is not spec-compliant, but is ok for an internal
+ // signal.
+ // --------------------------------------
+ wire no_command;
+ assign no_command = ~(cmd_read || cmd_write);
+ assign cmd_waitrequest = m0_waitrequest & ~no_command;
+
+ always @(posedge clk, posedge reset) begin
+ if (reset) begin
+ cmd_burstcount <= 1'b1;
+ cmd_writedata <= 0;
+ cmd_byteenable <= {BYTEEN_WIDTH{1'b1}};
+ cmd_address <= 0;
+ cmd_write <= 1'b0;
+ cmd_read <= 1'b0;
+ cmd_debugaccess <= 1'b0;
+ end
+ else begin
+ if (~cmd_waitrequest) begin
+ cmd_writedata <= wr_writedata;
+ cmd_byteenable <= wr_byteenable;
+ cmd_address <= wr_address;
+ cmd_write <= wr_write;
+ cmd_read <= wr_read;
+ cmd_burstcount <= wr_burstcount;
+ cmd_debugaccess <= wr_debugaccess;
+ end
+ end
+ end
+
+ end // conditional command pipeline
+ else begin
+
+ assign s0_waitrequest = m0_waitrequest;
+
+ always @* begin
+ cmd_burstcount = s0_burstcount;
+ cmd_writedata = s0_writedata;
+ cmd_address = s0_address;
+ cmd_write = s0_write;
+ cmd_read = s0_read;
+ cmd_byteenable = s0_byteenable;
+ cmd_debugaccess = s0_debugaccess;
+ end
+
+ end
+ endgenerate
+
+ assign m0_burstcount = cmd_burstcount;
+ assign m0_writedata = cmd_writedata;
+ assign m0_address = cmd_address;
+ assign m0_write = cmd_write;
+ assign m0_read = cmd_read;
+ assign m0_byteenable = cmd_byteenable;
+ assign m0_debugaccess = cmd_debugaccess;
+
+ // --------------------------------------
+ // Response pipeline
+ //
+ // Registers all response signals
+ // --------------------------------------
+ generate if (PIPELINE_RESPONSE == 1) begin
+
+ always @(posedge clk, posedge reset) begin
+ if (reset) begin
+ rsp_readdatavalid <= 1'b0;
+ rsp_readdata <= 0;
+ end
+ else begin
+ rsp_readdatavalid <= m0_readdatavalid;
+ rsp_readdata <= m0_readdata;
+ end
+ end
+
+ end // conditional response pipeline
+ else begin
+
+ always @* begin
+ rsp_readdatavalid = m0_readdatavalid;
+ rsp_readdata = m0_readdata;
+ end
+
+ end
+ endgenerate
+
+ assign s0_readdatavalid = rsp_readdatavalid;
+ assign s0_readdata = rsp_readdata;
+
+endmodule
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_avalon_sc_fifo.v b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_avalon_sc_fifo.v
new file mode 100644
index 0000000000..32d01214bc
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_avalon_sc_fifo.v
@@ -0,0 +1,879 @@
+// -----------------------------------------------------------
+// Legal Notice: (C)2007 Altera Corporation. All rights reserved. Your
+// use of Altera Corporation's design tools, logic functions and other
+// software and tools, and its AMPP partner logic functions, and any
+// output files any of the foregoing (including device programming or
+// simulation files), and any associated documentation or information are
+// expressly subject to the terms and conditions of the Altera Program
+// License Subscription Agreement or other applicable license agreement,
+// including, without limitation, that your use is for the sole purpose
+// of programming logic devices manufactured by Altera and sold by Altera
+// or its authorized distributors. Please refer to the applicable
+// agreement for further details.
+//
+// Description: Single clock Avalon-ST FIFO.
+// -----------------------------------------------------------
+
+`timescale 1 ns / 1 ns
+
+
+//altera message_off 10036
+module altera_avalon_sc_fifo
+#(
+ // --------------------------------------------------
+ // Parameters
+ // --------------------------------------------------
+ parameter SYMBOLS_PER_BEAT = 1,
+ parameter BITS_PER_SYMBOL = 8,
+ parameter FIFO_DEPTH = 16,
+ parameter CHANNEL_WIDTH = 0,
+ parameter ERROR_WIDTH = 0,
+ parameter USE_PACKETS = 0,
+ parameter USE_FILL_LEVEL = 0,
+ parameter USE_STORE_FORWARD = 0,
+ parameter USE_ALMOST_FULL_IF = 0,
+ parameter USE_ALMOST_EMPTY_IF = 0,
+
+ // --------------------------------------------------
+ // Empty latency is defined as the number of cycles
+ // required for a write to deassert the empty flag.
+ // For example, a latency of 1 means that the empty
+ // flag is deasserted on the cycle after a write.
+ //
+ // Another way to think of it is the latency for a
+ // write to propagate to the output.
+ //
+ // An empty latency of 0 implies lookahead, which is
+ // only implemented for the register-based FIFO.
+ // --------------------------------------------------
+ parameter EMPTY_LATENCY = 3,
+ parameter USE_MEMORY_BLOCKS = 1,
+
+ // --------------------------------------------------
+ // Internal Parameters
+ // --------------------------------------------------
+ parameter DATA_WIDTH = SYMBOLS_PER_BEAT * BITS_PER_SYMBOL,
+ parameter EMPTY_WIDTH = log2ceil(SYMBOLS_PER_BEAT)
+)
+(
+ // --------------------------------------------------
+ // Ports
+ // --------------------------------------------------
+ input clk,
+ input reset,
+
+ input [DATA_WIDTH-1: 0] in_data,
+ input in_valid,
+ input in_startofpacket,
+ input in_endofpacket,
+ input [((EMPTY_WIDTH>0) ? (EMPTY_WIDTH-1):0) : 0] in_empty,
+ input [((ERROR_WIDTH>0) ? (ERROR_WIDTH-1):0) : 0] in_error,
+ input [((CHANNEL_WIDTH>0) ? (CHANNEL_WIDTH-1):0): 0] in_channel,
+ output in_ready,
+
+ output [DATA_WIDTH-1 : 0] out_data,
+ output reg out_valid,
+ output out_startofpacket,
+ output out_endofpacket,
+ output [((EMPTY_WIDTH>0) ? (EMPTY_WIDTH-1):0) : 0] out_empty,
+ output [((ERROR_WIDTH>0) ? (ERROR_WIDTH-1):0) : 0] out_error,
+ output [((CHANNEL_WIDTH>0) ? (CHANNEL_WIDTH-1):0): 0] out_channel,
+ input out_ready,
+
+ input [(USE_STORE_FORWARD ? 2 : 1) : 0] csr_address,
+ input csr_write,
+ input csr_read,
+ input [31 : 0] csr_writedata,
+ output reg [31 : 0] csr_readdata,
+
+ output wire almost_full_data,
+ output wire almost_empty_data
+);
+
+ // --------------------------------------------------
+ // Local Parameters
+ // --------------------------------------------------
+ localparam ADDR_WIDTH = log2ceil(FIFO_DEPTH);
+ localparam DEPTH = FIFO_DEPTH;
+ localparam PKT_SIGNALS_WIDTH = 2 + EMPTY_WIDTH;
+ localparam PAYLOAD_WIDTH = (USE_PACKETS == 1) ?
+ 2 + EMPTY_WIDTH + DATA_WIDTH + ERROR_WIDTH + CHANNEL_WIDTH:
+ DATA_WIDTH + ERROR_WIDTH + CHANNEL_WIDTH;
+
+ // --------------------------------------------------
+ // Internal Signals
+ // --------------------------------------------------
+ genvar i;
+
+ reg [PAYLOAD_WIDTH-1 : 0] mem [DEPTH-1 : 0];
+ reg [ADDR_WIDTH-1 : 0] wr_ptr;
+ reg [ADDR_WIDTH-1 : 0] rd_ptr;
+ reg [DEPTH-1 : 0] mem_used;
+
+ wire [ADDR_WIDTH-1 : 0] next_wr_ptr;
+ wire [ADDR_WIDTH-1 : 0] next_rd_ptr;
+ wire [ADDR_WIDTH-1 : 0] incremented_wr_ptr;
+ wire [ADDR_WIDTH-1 : 0] incremented_rd_ptr;
+
+ wire [ADDR_WIDTH-1 : 0] mem_rd_ptr;
+
+ wire read;
+ wire write;
+
+ reg empty;
+ reg next_empty;
+ reg full;
+ reg next_full;
+
+ wire [PKT_SIGNALS_WIDTH-1 : 0] in_packet_signals;
+ wire [PKT_SIGNALS_WIDTH-1 : 0] out_packet_signals;
+ wire [PAYLOAD_WIDTH-1 : 0] in_payload;
+ reg [PAYLOAD_WIDTH-1 : 0] internal_out_payload;
+ reg [PAYLOAD_WIDTH-1 : 0] out_payload;
+
+ reg internal_out_valid;
+ wire internal_out_ready;
+
+ reg [ADDR_WIDTH : 0] fifo_fill_level;
+ reg [ADDR_WIDTH : 0] fill_level;
+
+ reg [ADDR_WIDTH-1 : 0] sop_ptr = 0;
+ reg [23:0] almost_full_threshold;
+ reg [23:0] almost_empty_threshold;
+ reg [23:0] cut_through_threshold;
+ reg [15:0] pkt_cnt;
+ reg [15:0] pkt_cnt_r;
+ reg [15:0] pkt_cnt_plusone;
+ reg [15:0] pkt_cnt_minusone;
+ reg drop_on_error_en;
+ reg error_in_pkt;
+ reg pkt_has_started;
+ reg sop_has_left_fifo;
+ reg fifo_too_small_r;
+ reg pkt_cnt_eq_zero;
+ reg pkt_cnt_eq_one;
+ reg pkt_cnt_changed;
+
+ wire wait_for_threshold;
+ reg pkt_mode;
+ wire wait_for_pkt;
+ wire ok_to_forward;
+ wire in_pkt_eop_arrive;
+ wire out_pkt_leave;
+ wire in_pkt_start;
+ wire in_pkt_error;
+ wire drop_on_error;
+ wire fifo_too_small;
+ wire out_pkt_sop_leave;
+ wire [31:0] max_fifo_size;
+ reg fifo_fill_level_lt_cut_through_threshold;
+
+ // --------------------------------------------------
+ // Define Payload
+ //
+ // Icky part where we decide which signals form the
+ // payload to the FIFO with generate blocks.
+ // --------------------------------------------------
+ generate
+ if (EMPTY_WIDTH > 0) begin
+ assign in_packet_signals = {in_startofpacket, in_endofpacket, in_empty};
+ assign {out_startofpacket, out_endofpacket, out_empty} = out_packet_signals;
+ end
+ else begin
+ assign out_empty = in_error;
+ assign in_packet_signals = {in_startofpacket, in_endofpacket};
+ assign {out_startofpacket, out_endofpacket} = out_packet_signals;
+ end
+ endgenerate
+
+ generate
+ if (USE_PACKETS) begin
+ if (ERROR_WIDTH > 0) begin
+ if (CHANNEL_WIDTH > 0) begin
+ assign in_payload = {in_packet_signals, in_data, in_error, in_channel};
+ assign {out_packet_signals, out_data, out_error, out_channel} = out_payload;
+ end
+ else begin
+ assign out_channel = in_channel;
+ assign in_payload = {in_packet_signals, in_data, in_error};
+ assign {out_packet_signals, out_data, out_error} = out_payload;
+ end
+ end
+ else begin
+ assign out_error = in_error;
+ if (CHANNEL_WIDTH > 0) begin
+ assign in_payload = {in_packet_signals, in_data, in_channel};
+ assign {out_packet_signals, out_data, out_channel} = out_payload;
+ end
+ else begin
+ assign out_channel = in_channel;
+ assign in_payload = {in_packet_signals, in_data};
+ assign {out_packet_signals, out_data} = out_payload;
+ end
+ end
+ end
+ else begin
+ assign out_packet_signals = 0;
+ if (ERROR_WIDTH > 0) begin
+ if (CHANNEL_WIDTH > 0) begin
+ assign in_payload = {in_data, in_error, in_channel};
+ assign {out_data, out_error, out_channel} = out_payload;
+ end
+ else begin
+ assign out_channel = in_channel;
+ assign in_payload = {in_data, in_error};
+ assign {out_data, out_error} = out_payload;
+ end
+ end
+ else begin
+ assign out_error = in_error;
+ if (CHANNEL_WIDTH > 0) begin
+ assign in_payload = {in_data, in_channel};
+ assign {out_data, out_channel} = out_payload;
+ end
+ else begin
+ assign out_channel = in_channel;
+ assign in_payload = in_data;
+ assign out_data = out_payload;
+ end
+ end
+ end
+ endgenerate
+
+ // --------------------------------------------------
+ // Memory-based FIFO storage
+ //
+ // To allow a ready latency of 0, the read index is
+ // obtained from the next read pointer and memory
+ // outputs are unregistered.
+ //
+ // If the empty latency is 1, we infer bypass logic
+ // around the memory so writes propagate to the
+ // outputs on the next cycle.
+ //
+ // Do not change the way this is coded: Quartus needs
+ // a perfect match to the template, and any attempt to
+ // refactor the two always blocks into one will break
+ // memory inference.
+ // --------------------------------------------------
+ generate if (USE_MEMORY_BLOCKS == 1) begin
+
+ if (EMPTY_LATENCY == 1) begin
+
+ always @(posedge clk) begin
+ if (in_valid && in_ready)
+ mem[wr_ptr] = in_payload;
+
+ internal_out_payload = mem[mem_rd_ptr];
+ end
+
+ end else begin
+
+ always @(posedge clk) begin
+ if (in_valid && in_ready)
+ mem[wr_ptr] <= in_payload;
+
+ internal_out_payload <= mem[mem_rd_ptr];
+ end
+
+ end
+
+ assign mem_rd_ptr = next_rd_ptr;
+
+ end else begin
+
+ // --------------------------------------------------
+ // Register-based FIFO storage
+ //
+ // Uses a shift register as the storage element. Each
+ // shift register slot has a bit which indicates if
+ // the slot is occupied (credit to Sam H for the idea).
+ // The occupancy bits are contiguous and start from the
+ // lsb, so 0000, 0001, 0011, 0111, 1111 for a 4-deep
+ // FIFO.
+ //
+ // Each slot is enabled during a read or when it
+ // is unoccupied. New data is always written to every
+ // going-to-be-empty slot (we keep track of which ones
+ // are actually useful with the occupancy bits). On a
+ // read we shift occupied slots.
+ //
+ // The exception is the last slot, which always gets
+ // new data when it is unoccupied.
+ // --------------------------------------------------
+ for (i = 0; i < DEPTH-1; i = i + 1) begin : shift_reg
+ always @(posedge clk or posedge reset) begin
+ if (reset) begin
+ mem[i] <= 0;
+ end
+ else if (read || !mem_used[i]) begin
+ if (!mem_used[i+1])
+ mem[i] <= in_payload;
+ else
+ mem[i] <= mem[i+1];
+ end
+ end
+ end
+
+ always @(posedge clk, posedge reset) begin
+ if (reset) begin
+ mem[DEPTH-1] <= 0;
+ end
+ else begin
+ if (!mem_used[DEPTH-1])
+ mem[DEPTH-1] <= in_payload;
+
+ if (DEPTH == 1) begin
+ if (write)
+ mem[DEPTH-1] <= in_payload;
+ end
+ end
+ end
+
+ end
+ endgenerate
+
+ assign read = internal_out_ready && internal_out_valid && ok_to_forward;
+ assign write = in_ready && in_valid;
+
+ // --------------------------------------------------
+ // Pointer Management
+ // --------------------------------------------------
+ generate if (USE_MEMORY_BLOCKS == 1) begin
+
+ assign incremented_wr_ptr = wr_ptr + 1'b1;
+ assign incremented_rd_ptr = rd_ptr + 1'b1;
+ assign next_wr_ptr = drop_on_error ? sop_ptr : write ? incremented_wr_ptr : wr_ptr;
+ assign next_rd_ptr = (read) ? incremented_rd_ptr : rd_ptr;
+
+ always @(posedge clk or posedge reset) begin
+ if (reset) begin
+ wr_ptr <= 0;
+ rd_ptr <= 0;
+ end
+ else begin
+ wr_ptr <= next_wr_ptr;
+ rd_ptr <= next_rd_ptr;
+ end
+ end
+
+ end else begin
+
+ // --------------------------------------------------
+ // Shift Register Occupancy Bits
+ //
+ // Consider a 4-deep FIFO with 2 entries: 0011
+ // On a read and write, do not modify the bits.
+ // On a write, left-shift the bits to get 0111.
+ // On a read, right-shift the bits to get 0001.
+ //
+ // Also, on a write we set bit0 (the head), while
+ // clearing the tail on a read.
+ // --------------------------------------------------
+ always @(posedge clk or posedge reset) begin
+ if (reset) begin
+ mem_used[0] <= 0;
+ end
+ else begin
+ if (write ^ read) begin
+ if (read) begin
+ if (DEPTH > 1)
+ mem_used[0] <= mem_used[1];
+ else
+ mem_used[0] <= 0;
+ end
+ if (write)
+ mem_used[0] <= 1;
+ end
+ end
+ end
+
+ if (DEPTH > 1) begin
+ always @(posedge clk or posedge reset) begin
+ if (reset) begin
+ mem_used[DEPTH-1] <= 0;
+ end
+ else begin
+ if (write ^ read) begin
+ mem_used[DEPTH-1] <= 0;
+ if (write)
+ mem_used[DEPTH-1] <= mem_used[DEPTH-2];
+ end
+ end
+ end
+ end
+
+ for (i = 1; i < DEPTH-1; i = i + 1) begin : storage_logic
+ always @(posedge clk, posedge reset) begin
+ if (reset) begin
+ mem_used[i] <= 0;
+ end
+ else begin
+ if (write ^ read) begin
+ if (read)
+ mem_used[i] <= mem_used[i+1];
+ if (write)
+ mem_used[i] <= mem_used[i-1];
+ end
+ end
+ end
+ end
+
+ end
+ endgenerate
+
+
+ // --------------------------------------------------
+ // Memory FIFO Status Management
+ //
+ // Generates the full and empty signals from the
+ // pointers. The FIFO is full when the next write
+ // pointer will be equal to the read pointer after
+ // a write. Reading from a FIFO clears full.
+ //
+ // The FIFO is empty when the next read pointer will
+ // be equal to the write pointer after a read. Writing
+ // to a FIFO clears empty.
+ //
+ // A simultaneous read and write must not change any of
+ // the empty or full flags unless there is a drop on error event.
+ // --------------------------------------------------
+ generate if (USE_MEMORY_BLOCKS == 1) begin
+
+ always @* begin
+ next_full = full;
+ next_empty = empty;
+
+ if (read && !write) begin
+ next_full = 1'b0;
+
+ if (incremented_rd_ptr == wr_ptr)
+ next_empty = 1'b1;
+ end
+
+ if (write && !read) begin
+ if (!drop_on_error)
+ next_empty = 1'b0;
+ else if (sop_ptr == rd_ptr) // drop on error and only 1 pkt in fifo
+ next_empty = 1'b1;
+
+ if (incremented_wr_ptr == rd_ptr && !drop_on_error)
+ next_full = 1'b1;
+ end
+
+ if (write && read && drop_on_error) begin
+ if (sop_ptr == next_rd_ptr)
+ next_empty = 1'b1;
+ end
+ end
+
+ always @(posedge clk or posedge reset) begin
+ if (reset) begin
+ empty <= 1;
+ full <= 0;
+ end
+ else begin
+ empty <= next_empty;
+ full <= next_full;
+ end
+ end
+
+ end else begin
+ // --------------------------------------------------
+ // Register FIFO Status Management
+ //
+ // Full when the tail occupancy bit is 1. Empty when
+ // the head occupancy bit is 0.
+ // --------------------------------------------------
+ always @* begin
+ full = mem_used[DEPTH-1];
+ empty = !mem_used[0];
+
+ // ------------------------------------------
+ // For a single slot FIFO, reading clears the
+ // full status immediately.
+ // ------------------------------------------
+ if (DEPTH == 1)
+ full = mem_used[0] && !read;
+
+ internal_out_payload = mem[0];
+
+ // ------------------------------------------
+ // Writes clear empty immediately for lookahead modes.
+ // Note that we use in_valid instead of write to avoid
+ // combinational loops (in lookahead mode, qualifying
+ // with in_ready is meaningless).
+ //
+ // In a 1-deep FIFO, a possible combinational loop runs
+ // from write -> out_valid -> out_ready -> write
+ // ------------------------------------------
+ if (EMPTY_LATENCY == 0) begin
+ empty = !mem_used[0] && !in_valid;
+
+ if (!mem_used[0] && in_valid)
+ internal_out_payload = in_payload;
+ end
+ end
+
+ end
+ endgenerate
+
+ // --------------------------------------------------
+ // Avalon-ST Signals
+ //
+ // The in_ready signal is straightforward.
+ //
+ // To match memory latency when empty latency > 1,
+ // out_valid assertions must be delayed by one clock
+ // cycle.
+ //
+ // Note: out_valid deassertions must not be delayed or
+ // the FIFO will underflow.
+ // --------------------------------------------------
+ assign in_ready = !full;
+ assign internal_out_ready = out_ready || !out_valid;
+
+ generate if (EMPTY_LATENCY > 1) begin
+ always @(posedge clk or posedge reset) begin
+ if (reset)
+ internal_out_valid <= 0;
+ else begin
+ internal_out_valid <= !empty & ok_to_forward & ~drop_on_error;
+
+ if (read) begin
+ if (incremented_rd_ptr == wr_ptr)
+ internal_out_valid <= 1'b0;
+ end
+ end
+ end
+ end else begin
+ always @* begin
+ internal_out_valid = !empty & ok_to_forward;
+ end
+ end
+ endgenerate
+
+ // --------------------------------------------------
+ // Single Output Pipeline Stage
+ //
+ // This output pipeline stage is enabled if the FIFO's
+ // empty latency is set to 3 (default). It is disabled
+ // for all other allowed latencies.
+ //
+ // Reason: The memory outputs are unregistered, so we have to
+ // register the output or fmax will drop if combinatorial
+ // logic is present on the output datapath.
+ //
+ // Q: The Avalon-ST spec says that I have to register my outputs
+ // But isn't the memory counted as a register?
+ // A: The path from the address lookup to the memory output is
+ // slow. Registering the memory outputs is a good idea.
+ //
+ // The registers get packed into the memory by the fitter
+ // which means minimal resources are consumed (the result
+ // is a altsyncram with registered outputs, available on
+ // all modern Altera devices).
+ //
+ // This output stage acts as an extra slot in the FIFO,
+ // and complicates the fill level.
+ // --------------------------------------------------
+ generate if (EMPTY_LATENCY == 3) begin
+ always @(posedge clk or posedge reset) begin
+ if (reset) begin
+ out_valid <= 0;
+ out_payload <= 0;
+ end
+ else begin
+ if (internal_out_ready) begin
+ out_valid <= internal_out_valid & ok_to_forward;
+ out_payload <= internal_out_payload;
+ end
+ end
+ end
+ end
+ else begin
+ always @* begin
+ out_valid = internal_out_valid;
+ out_payload = internal_out_payload;
+ end
+ end
+ endgenerate
+
+ // --------------------------------------------------
+ // Fill Level
+ //
+ // The fill level is calculated from the next write
+ // and read pointers to avoid unnecessary latency.
+ //
+ // If the output pipeline is enabled, the fill level
+ // must account for it, or we'll always be off by one.
+ // This may, or may not be important depending on the
+ // application.
+ //
+ // For now, we'll always calculate the exact fill level
+ // at the cost of an extra adder when the output stage
+ // is enabled.
+ // --------------------------------------------------
+ generate if (USE_FILL_LEVEL) begin
+ wire [31:0] depth32;
+ assign depth32 = DEPTH;
+ always @(posedge clk or posedge reset) begin
+ if (reset)
+ fifo_fill_level <= 0;
+ else if (next_full & !drop_on_error)
+ fifo_fill_level <= depth32[ADDR_WIDTH:0];
+ else begin
+ fifo_fill_level[ADDR_WIDTH] <= 1'b0;
+ fifo_fill_level[ADDR_WIDTH-1 : 0] <= next_wr_ptr - next_rd_ptr;
+ end
+ end
+
+ always @* begin
+ fill_level = fifo_fill_level;
+
+ if (EMPTY_LATENCY == 3)
+ fill_level = fifo_fill_level + {{ADDR_WIDTH{1'b0}}, out_valid};
+ end
+ end
+ else begin
+ always @* begin
+ fill_level = 0;
+ end
+ end
+ endgenerate
+
+ generate if (USE_ALMOST_FULL_IF) begin
+ assign almost_full_data = (fill_level >= almost_full_threshold);
+ end
+ else
+ assign almost_full_data = 0;
+ endgenerate
+
+ generate if (USE_ALMOST_EMPTY_IF) begin
+ assign almost_empty_data = (fill_level <= almost_empty_threshold);
+ end
+ else
+ assign almost_empty_data = 0;
+ endgenerate
+
+ // --------------------------------------------------
+ // Avalon-MM Status & Control Connection Point
+ //
+ // Register map:
+ //
+ // | Addr | RW | 31 - 0 |
+ // | 0 | R | Fill level |
+ //
+ // The registering of this connection point means
+ // that there is a cycle of latency between
+ // reads/writes and the updating of the fill level.
+ // --------------------------------------------------
+ generate if (USE_STORE_FORWARD) begin
+ assign max_fifo_size = FIFO_DEPTH - 1;
+ always @(posedge clk or posedge reset) begin
+ if (reset) begin
+ almost_full_threshold <= max_fifo_size[23 : 0];
+ almost_empty_threshold <= 0;
+ cut_through_threshold <= 0;
+ drop_on_error_en <= 0;
+ csr_readdata <= 0;
+ pkt_mode <= 1'b1;
+ end
+ else begin
+ if (csr_write) begin
+ if(csr_address == 3'b010)
+ almost_full_threshold <= csr_writedata[23:0];
+ if(csr_address == 3'b011)
+ almost_empty_threshold <= csr_writedata[23:0];
+ if(csr_address == 3'b100) begin
+ cut_through_threshold <= csr_writedata[23:0];
+ pkt_mode <= (csr_writedata[23:0] == 0);
+ end
+ if(csr_address == 3'b101)
+ drop_on_error_en <= csr_writedata[0];
+ end
+
+ if (csr_read) begin
+ csr_readdata <= 32'b0;
+ if (csr_address == 0)
+ csr_readdata <= {{(31 - ADDR_WIDTH){1'b0}}, fill_level};
+ if (csr_address == 2)
+ csr_readdata <= {8'b0, almost_full_threshold};
+ if (csr_address == 3)
+ csr_readdata <= {8'b0, almost_empty_threshold};
+ if (csr_address == 4)
+ csr_readdata <= {8'b0, cut_through_threshold};
+ if (csr_address == 5)
+ csr_readdata <= {31'b0, drop_on_error_en};
+ end
+ end
+ end
+ end
+ else if (USE_ALMOST_FULL_IF || USE_ALMOST_EMPTY_IF) begin
+ assign max_fifo_size = FIFO_DEPTH - 1;
+ always @(posedge clk or posedge reset) begin
+ if (reset) begin
+ almost_full_threshold <= max_fifo_size[23 : 0];
+ almost_empty_threshold <= 0;
+ csr_readdata <= 0;
+ end
+ else begin
+ if (csr_write) begin
+ if(csr_address == 3'b010)
+ almost_full_threshold <= csr_writedata[23:0];
+ if(csr_address == 3'b011)
+ almost_empty_threshold <= csr_writedata[23:0];
+ end
+
+ if (csr_read) begin
+ csr_readdata <= 32'b0;
+ if (csr_address == 0)
+ csr_readdata <= {{(31 - ADDR_WIDTH){1'b0}}, fill_level};
+ if (csr_address == 2)
+ csr_readdata <= {8'b0, almost_full_threshold};
+ if (csr_address == 3)
+ csr_readdata <= {8'b0, almost_empty_threshold};
+ end
+ end
+ end
+ end
+ else begin
+ always @(posedge clk or posedge reset) begin
+ if (reset) begin
+ csr_readdata <= 0;
+ end
+ else if (csr_read) begin
+ csr_readdata <= 0;
+
+ if (csr_address == 0)
+ csr_readdata <= fill_level;
+ end
+ end
+ end
+ endgenerate
+
+ // --------------------------------------------------
+ // Store and forward logic
+ // --------------------------------------------------
+ // if the fifo gets full before the entire packet or the
+ // cut-threshold condition is met then start sending out
+ // data in order to avoid dead-lock situation
+
+ generate if (USE_STORE_FORWARD) begin
+ assign wait_for_threshold = (fifo_fill_level_lt_cut_through_threshold) & wait_for_pkt ;
+ assign wait_for_pkt = pkt_cnt_eq_zero | (pkt_cnt_eq_one & out_pkt_leave);
+ assign ok_to_forward = (pkt_mode ? (~wait_for_pkt | ~pkt_has_started) :
+ ~wait_for_threshold) | fifo_too_small_r;
+ assign in_pkt_eop_arrive = in_valid & in_ready & in_endofpacket;
+ assign in_pkt_start = in_valid & in_ready & in_startofpacket;
+ assign in_pkt_error = in_valid & in_ready & |in_error;
+ assign out_pkt_sop_leave = out_valid & out_ready & out_startofpacket;
+ assign out_pkt_leave = out_valid & out_ready & out_endofpacket;
+ assign fifo_too_small = (pkt_mode ? wait_for_pkt : wait_for_threshold) & full & out_ready;
+
+ // count packets coming and going into the fifo
+ always @(posedge clk or posedge reset) begin
+ if (reset) begin
+ pkt_cnt <= 0;
+ pkt_cnt_r <= 0;
+ pkt_cnt_plusone <= 1;
+ pkt_cnt_minusone <= 0;
+ pkt_cnt_changed <= 0;
+ pkt_has_started <= 0;
+ sop_has_left_fifo <= 0;
+ fifo_too_small_r <= 0;
+ pkt_cnt_eq_zero <= 1'b1;
+ pkt_cnt_eq_one <= 1'b0;
+ fifo_fill_level_lt_cut_through_threshold <= 1'b1;
+ end
+ else begin
+ fifo_fill_level_lt_cut_through_threshold <= fifo_fill_level < cut_through_threshold;
+ fifo_too_small_r <= fifo_too_small;
+ pkt_cnt_plusone <= pkt_cnt + 1'b1;
+ pkt_cnt_minusone <= pkt_cnt - 1'b1;
+ pkt_cnt_r <= pkt_cnt;
+ pkt_cnt_changed <= 1'b0;
+
+ if( in_pkt_eop_arrive )
+ sop_has_left_fifo <= 1'b0;
+ else if (out_pkt_sop_leave & pkt_cnt_eq_zero )
+ sop_has_left_fifo <= 1'b1;
+
+ if (in_pkt_eop_arrive & ~out_pkt_leave & ~drop_on_error ) begin
+ pkt_cnt_changed <= 1'b1;
+ pkt_cnt <= pkt_cnt_changed ? pkt_cnt_r : pkt_cnt_plusone;
+ pkt_cnt_eq_zero <= 0;
+ if (pkt_cnt == 0)
+ pkt_cnt_eq_one <= 1'b1;
+ else
+ pkt_cnt_eq_one <= 1'b0;
+ end
+ else if((~in_pkt_eop_arrive | drop_on_error) & out_pkt_leave) begin
+ pkt_cnt_changed <= 1'b1;
+ pkt_cnt <= pkt_cnt_changed ? pkt_cnt_r : pkt_cnt_minusone;
+ if (pkt_cnt == 1)
+ pkt_cnt_eq_zero <= 1'b1;
+ else
+ pkt_cnt_eq_zero <= 1'b0;
+ if (pkt_cnt == 2)
+ pkt_cnt_eq_one <= 1'b1;
+ else
+ pkt_cnt_eq_one <= 1'b0;
+ end
+
+ if (in_pkt_start)
+ pkt_has_started <= 1'b1;
+ else if (in_pkt_eop_arrive)
+ pkt_has_started <= 1'b0;
+ end
+ end
+
+ // drop on error logic
+ always @(posedge clk or posedge reset) begin
+ if (reset) begin
+ sop_ptr <= 0;
+ error_in_pkt <= 0;
+ end
+ else begin
+ // save the location of the SOP
+ if ( in_pkt_start )
+ sop_ptr <= wr_ptr;
+
+ // remember if error in pkt
+ // log error only if packet has already started
+ if (in_pkt_eop_arrive)
+ error_in_pkt <= 1'b0;
+ else if ( in_pkt_error & (pkt_has_started | in_pkt_start))
+ error_in_pkt <= 1'b1;
+ end
+ end
+ assign drop_on_error = drop_on_error_en & (error_in_pkt | in_pkt_error) & in_pkt_eop_arrive &
+ ~sop_has_left_fifo & ~(out_pkt_sop_leave & pkt_cnt_eq_zero);
+
+ end
+ else begin
+ assign ok_to_forward = 1'b1;
+ assign drop_on_error = 1'b0;
+ end
+ endgenerate
+
+
+ // --------------------------------------------------
+ // Calculates the log2ceil of the input value
+ // --------------------------------------------------
+ function integer log2ceil;
+ input integer val;
+ integer i;
+
+ begin
+ i = 1;
+ log2ceil = 0;
+
+ while (i < val) begin
+ log2ceil = log2ceil + 1;
+ i = i << 1;
+ end
+ end
+ endfunction
+
+endmodule
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_avalon_st_clock_crosser.v b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_avalon_st_clock_crosser.v
new file mode 100644
index 0000000000..91805b13d6
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_avalon_st_clock_crosser.v
@@ -0,0 +1,135 @@
+// (C) 2001-2012 Altera Corporation. All rights reserved.
+// Your use of Altera Corporation's design tools, logic functions and other
+// software and tools, and its AMPP partner logic functions, and any output
+// files any of the foregoing (including device programming or simulation
+// files), and any associated documentation or information are expressly subject
+// to the terms and conditions of the Altera Program License Subscription
+// Agreement, Altera MegaCore Function License Agreement, or other applicable
+// license agreement, including, without limitation, that your use is for the
+// sole purpose of programming logic devices manufactured by Altera and sold by
+// Altera or its authorized distributors. Please refer to the applicable
+// agreement for further details.
+
+
+`timescale 1ns / 1ns
+
+module altera_avalon_st_clock_crosser(
+ in_clk,
+ in_reset,
+ in_ready,
+ in_valid,
+ in_data,
+ out_clk,
+ out_reset,
+ out_ready,
+ out_valid,
+ out_data
+ );
+
+ parameter SYMBOLS_PER_BEAT = 1;
+ parameter BITS_PER_SYMBOL = 8;
+ parameter FORWARD_SYNC_DEPTH = 2;
+ parameter BACKWARD_SYNC_DEPTH = 2;
+ parameter USE_OUTPUT_PIPELINE = 1;
+
+ localparam DATA_WIDTH = SYMBOLS_PER_BEAT * BITS_PER_SYMBOL;
+
+ input in_clk;
+ input in_reset;
+ output in_ready;
+ input in_valid;
+ input [DATA_WIDTH-1:0] in_data;
+
+ input out_clk;
+ input out_reset;
+ input out_ready;
+ output out_valid;
+ output [DATA_WIDTH-1:0] out_data;
+
+ // Data is guaranteed valid by control signal clock crossing. Cut data
+ // buffer false path.
+ (* altera_attribute = {"-name SUPPRESS_DA_RULE_INTERNAL \"D101,D102\" ; -name SDC_STATEMENT \"set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]\""} *) reg [DATA_WIDTH-1:0] in_data_buffer;
+ reg [DATA_WIDTH-1:0] out_data_buffer;
+
+ reg in_data_toggle;
+ wire in_data_toggle_returned;
+ wire out_data_toggle;
+ reg out_data_toggle_flopped;
+
+ wire take_in_data;
+ wire out_data_taken;
+
+ wire out_valid_internal;
+ wire out_ready_internal;
+
+ assign in_ready = ~(in_data_toggle_returned ^ in_data_toggle);
+ assign take_in_data = in_valid & in_ready;
+ assign out_valid_internal = out_data_toggle ^ out_data_toggle_flopped;
+ assign out_data_taken = out_ready_internal & out_valid_internal;
+
+ always @(posedge in_clk or posedge in_reset) begin
+ if (in_reset) begin
+ in_data_buffer <= 'b0;
+ in_data_toggle <= 1'b0;
+ end else begin
+ if (take_in_data) begin
+ in_data_toggle <= ~in_data_toggle;
+ in_data_buffer <= in_data;
+ end
+ end //in_reset
+ end //in_clk always block
+
+ always @(posedge out_clk or posedge out_reset) begin
+ if (out_reset) begin
+ out_data_toggle_flopped <= 1'b0;
+ out_data_buffer <= 'b0;
+ end else begin
+ out_data_buffer <= in_data_buffer;
+ if (out_data_taken) begin
+ out_data_toggle_flopped <= out_data_toggle;
+ end
+ end //end if
+ end //out_clk always block
+
+ altera_std_synchronizer #(.depth(FORWARD_SYNC_DEPTH)) in_to_out_synchronizer (
+ .clk(out_clk),
+ .reset_n(~out_reset),
+ .din(in_data_toggle),
+ .dout(out_data_toggle)
+ );
+
+ altera_std_synchronizer #(.depth(BACKWARD_SYNC_DEPTH)) out_to_in_synchronizer (
+ .clk(in_clk),
+ .reset_n(~in_reset),
+ .din(out_data_toggle_flopped),
+ .dout(in_data_toggle_returned)
+ );
+
+ generate if (USE_OUTPUT_PIPELINE == 1) begin
+
+ altera_avalon_st_pipeline_base
+ #(
+ .BITS_PER_SYMBOL(BITS_PER_SYMBOL),
+ .SYMBOLS_PER_BEAT(SYMBOLS_PER_BEAT)
+ ) output_stage (
+ .clk(out_clk),
+ .reset(out_reset),
+ .in_ready(out_ready_internal),
+ .in_valid(out_valid_internal),
+ .in_data(out_data_buffer),
+ .out_ready(out_ready),
+ .out_valid(out_valid),
+ .out_data(out_data)
+ );
+
+ end else begin
+
+ assign out_valid = out_valid_internal;
+ assign out_ready_internal = out_ready;
+ assign out_data = out_data_buffer;
+
+ end
+
+ endgenerate
+
+endmodule
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_avalon_st_delay.sv b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_avalon_st_delay.sv
new file mode 100644
index 0000000000..2a0832dbb1
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_avalon_st_delay.sv
@@ -0,0 +1,174 @@
+// (C) 2001-2012 Altera Corporation. All rights reserved.
+// Your use of Altera Corporation's design tools, logic functions and other
+// software and tools, and its AMPP partner logic functions, and any output
+// files any of the foregoing (including device programming or simulation
+// files), and any associated documentation or information are expressly subject
+// to the terms and conditions of the Altera Program License Subscription
+// Agreement, Altera MegaCore Function License Agreement, or other applicable
+// license agreement, including, without limitation, that your use is for the
+// sole purpose of programming logic devices manufactured by Altera and sold by
+// Altera or its authorized distributors. Please refer to the applicable
+// agreement for further details.
+
+
+`timescale 1ns / 1ns
+
+module altera_avalon_st_delay #(
+ parameter
+ NUMBER_OF_DELAY_CLOCKS = 1,
+
+ DATA_WIDTH = 8,
+ BITS_PER_SYMBOL = 8,
+
+ USE_PACKETS = 0,
+
+ USE_CHANNEL = 0,
+ CHANNEL_WIDTH = 1,
+
+ USE_ERROR = 0,
+ ERROR_WIDTH = 1,
+
+ // Derived parameters
+ SYMBOLS_PER_BEAT = DATA_WIDTH / BITS_PER_SYMBOL,
+ EMPTY_WV = USE_PACKETS ? (
+ (SYMBOLS_PER_BEAT > 128) ? 8 :
+ (SYMBOLS_PER_BEAT > 64) ? 7 :
+ (SYMBOLS_PER_BEAT > 32) ? 6 :
+ (SYMBOLS_PER_BEAT > 16) ? 5 :
+ (SYMBOLS_PER_BEAT > 8) ? 4 :
+ (SYMBOLS_PER_BEAT > 4) ? 3 :
+ (SYMBOLS_PER_BEAT > 2) ? 2 :
+ (SYMBOLS_PER_BEAT > 1) ? 1 :
+ 1) : 1,
+
+ CHANNEL_WV = USE_CHANNEL ? CHANNEL_WIDTH : 1,
+
+ ERROR_WV = USE_ERROR ? ERROR_WIDTH : 1
+ )
+(
+ input wire in0_valid,
+ input wire [DATA_WIDTH-1 :0] in0_data,
+ input wire [CHANNEL_WV-1 :0] in0_channel,
+ input wire [ERROR_WV-1 :0] in0_error,
+ input wire in0_startofpacket,
+ input wire in0_endofpacket,
+ input wire [EMPTY_WV-1 :0] in0_empty,
+
+ output wire out0_valid,
+ output wire [DATA_WIDTH-1 :0] out0_data,
+ output wire [CHANNEL_WV-1 :0] out0_channel,
+ output wire [ERROR_WV-1 :0] out0_error,
+ output wire out0_startofpacket,
+ output wire out0_endofpacket,
+ output wire [EMPTY_WV-1 :0] out0_empty,
+
+ input wire reset_n,
+ input wire clk
+);
+
+
+// ********************************************************************
+// Module Wiring
+
+wire [16:0] OutValid;
+wire [DATA_WIDTH-1 :0] OutData [16:0];
+wire [CHANNEL_WV-1 :0] OutChannel [16:0];
+wire [ERROR_WV-1 :0] OutError [16:0];
+wire [16:0] OutSOP;
+wire [16:0] OutEOP;
+wire [EMPTY_WV-1 :0] OutEmpty [16:0];
+
+genvar i;
+
+
+// ********************************************************************
+// Module Logic
+
+assign OutValid[0] = in0_valid;
+assign OutData[0] = in0_data;
+assign OutChannel[0] = in0_channel;
+assign OutError[0] = in0_error;
+assign OutSOP[0] = in0_startofpacket;
+assign OutEOP[0] = in0_endofpacket;
+assign OutEmpty[0] = in0_empty;
+
+
+generate
+ for (i=0; i < NUMBER_OF_DELAY_CLOCKS; i=i+1) begin : DELAY_PORT
+ altera_st_delay_reg #(DATA_WIDTH, CHANNEL_WV, ERROR_WV, EMPTY_WV) U
+ (OutValid[i],
+ OutData[i],
+ OutChannel[i],
+ OutError[i],
+ OutSOP[i],
+ OutEOP[i],
+ OutEmpty[i],
+ OutValid[i+1],
+ OutData[i+1],
+ OutChannel[i+1],
+ OutError[i+1],
+ OutSOP[i+1],
+ OutEOP[i+1],
+ OutEmpty[i+1],
+ reset_n,
+ clk);
+ end
+endgenerate
+
+
+assign out0_valid = OutValid[NUMBER_OF_DELAY_CLOCKS];
+assign out0_data = OutData[NUMBER_OF_DELAY_CLOCKS];
+assign out0_channel = OutChannel[NUMBER_OF_DELAY_CLOCKS];
+assign out0_error = OutError[NUMBER_OF_DELAY_CLOCKS];
+assign out0_startofpacket = OutSOP[NUMBER_OF_DELAY_CLOCKS];
+assign out0_endofpacket = OutEOP[NUMBER_OF_DELAY_CLOCKS];
+assign out0_empty = OutEmpty[NUMBER_OF_DELAY_CLOCKS];
+
+
+endmodule
+
+
+module altera_st_delay_reg #(
+ parameter DATA_WIDTH = 8, CHANNEL_WV = 1, ERROR_WV = 1, EMPTY_WV = 1)
+(
+ input wire in_valid,
+ input wire [DATA_WIDTH-1 :0] in_data,
+ input wire [CHANNEL_WV-1 :0] in_channel,
+ input wire [ERROR_WV-1 :0] in_error,
+ input wire in_startofpacket,
+ input wire in_endofpacket,
+ input wire [EMPTY_WV-1 :0] in_empty,
+
+ output reg out_valid,
+ output reg [DATA_WIDTH-1 :0] out_data,
+ output reg [CHANNEL_WV-1 :0] out_channel,
+ output reg [ERROR_WV-1 :0] out_error,
+ output reg out_startofpacket,
+ output reg out_endofpacket,
+ output reg [EMPTY_WV-1 :0] out_empty,
+
+ input wire reset_n,
+ input wire clk
+);
+
+
+always @(posedge clk) begin
+ if (!reset_n)
+ out_valid <= 1'b0;
+ else
+ out_valid <= in_valid;
+end
+
+
+always @(posedge clk) begin
+ out_data <= in_data;
+ out_channel <= in_channel;
+ out_error <= in_error;
+ out_startofpacket <= in_startofpacket;
+ out_endofpacket <= in_endofpacket;
+ out_empty <= in_empty;
+end
+
+
+endmodule
+
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_avalon_st_handshake_clock_crosser.v b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_avalon_st_handshake_clock_crosser.v
new file mode 100644
index 0000000000..6ab493fa82
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_avalon_st_handshake_clock_crosser.v
@@ -0,0 +1,212 @@
+// (C) 2001-2012 Altera Corporation. All rights reserved.
+// Your use of Altera Corporation's design tools, logic functions and other
+// software and tools, and its AMPP partner logic functions, and any output
+// files any of the foregoing (including device programming or simulation
+// files), and any associated documentation or information are expressly subject
+// to the terms and conditions of the Altera Program License Subscription
+// Agreement, Altera MegaCore Function License Agreement, or other applicable
+// license agreement, including, without limitation, that your use is for the
+// sole purpose of programming logic devices manufactured by Altera and sold by
+// Altera or its authorized distributors. Please refer to the applicable
+// agreement for further details.
+
+
+// -----------------------------------------------
+// Clock crosser module with handshaking mechanism
+// -----------------------------------------------
+
+module altera_avalon_st_handshake_clock_crosser
+#(
+ parameter DATA_WIDTH = 8,
+ BITS_PER_SYMBOL = 8,
+ USE_PACKETS = 0,
+
+ // ------------------------------
+ // Optional signal widths
+ // ------------------------------
+ USE_CHANNEL = 0,
+ CHANNEL_WIDTH = 1,
+ USE_ERROR = 0,
+ ERROR_WIDTH = 1,
+
+ VALID_SYNC_DEPTH = 2,
+ READY_SYNC_DEPTH = 2,
+
+ USE_OUTPUT_PIPELINE = 1,
+
+ // ------------------------------
+ // Derived parameters
+ // ------------------------------
+ SYMBOLS_PER_BEAT = DATA_WIDTH / BITS_PER_SYMBOL,
+ EMPTY_WIDTH = log2ceil(SYMBOLS_PER_BEAT)
+)
+(
+ input in_clk,
+ input in_reset,
+ input out_clk,
+ input out_reset,
+
+ output in_ready,
+ input in_valid,
+ input [DATA_WIDTH - 1 : 0] in_data,
+ input [CHANNEL_WIDTH - 1 : 0] in_channel,
+ input [ERROR_WIDTH - 1 : 0] in_error,
+ input in_startofpacket,
+ input in_endofpacket,
+ input [(EMPTY_WIDTH ? (EMPTY_WIDTH - 1) : 0) : 0] in_empty,
+
+ input out_ready,
+ output out_valid,
+ output [DATA_WIDTH - 1 : 0] out_data,
+ output [CHANNEL_WIDTH - 1 : 0] out_channel,
+ output [ERROR_WIDTH - 1 : 0] out_error,
+ output out_startofpacket,
+ output out_endofpacket,
+ output [(EMPTY_WIDTH ? (EMPTY_WIDTH - 1) : 0) : 0] out_empty
+);
+
+ // ------------------------------
+ // Payload-specific widths
+ // ------------------------------
+ localparam PACKET_WIDTH = (USE_PACKETS) ? 2 + EMPTY_WIDTH : 0;
+ localparam PCHANNEL_W = (USE_CHANNEL) ? CHANNEL_WIDTH : 0;
+ localparam PERROR_W = (USE_ERROR) ? ERROR_WIDTH : 0;
+
+ localparam PAYLOAD_WIDTH = DATA_WIDTH +
+ PACKET_WIDTH +
+ PCHANNEL_W +
+ EMPTY_WIDTH +
+ PERROR_W;
+
+
+ wire [PAYLOAD_WIDTH - 1: 0] in_payload;
+ wire [PAYLOAD_WIDTH - 1: 0] out_payload;
+
+ // ------------------------------
+ // Assign in_data and other optional sink interface
+ // signals to in_payload.
+ // ------------------------------
+ assign in_payload[DATA_WIDTH - 1 : 0] = in_data;
+ generate
+ // optional packet inputs
+ if (PACKET_WIDTH) begin
+ assign in_payload[
+ DATA_WIDTH + PACKET_WIDTH - 1 :
+ DATA_WIDTH
+ ] = {in_startofpacket, in_endofpacket};
+ end
+ // optional channel input
+ if (USE_CHANNEL) begin
+ assign in_payload[
+ DATA_WIDTH + PACKET_WIDTH + PCHANNEL_W - 1 :
+ DATA_WIDTH + PACKET_WIDTH
+ ] = in_channel;
+ end
+ // optional empty input
+ if (EMPTY_WIDTH) begin
+ assign in_payload[
+ DATA_WIDTH + PACKET_WIDTH + PCHANNEL_W + EMPTY_WIDTH - 1 :
+ DATA_WIDTH + PACKET_WIDTH + PCHANNEL_W
+ ] = in_empty;
+ end
+ // optional error input
+ if (USE_ERROR) begin
+ assign in_payload[
+ DATA_WIDTH + PACKET_WIDTH + PCHANNEL_W + EMPTY_WIDTH + PERROR_W - 1 :
+ DATA_WIDTH + PACKET_WIDTH + PCHANNEL_W + EMPTY_WIDTH
+ ] = in_error;
+ end
+ endgenerate
+
+ // --------------------------------------------------
+ // Pipe the input payload to our inner module which handles the
+ // actual clock crossing
+ // --------------------------------------------------
+ altera_avalon_st_clock_crosser
+ #(
+ .SYMBOLS_PER_BEAT (1),
+ .BITS_PER_SYMBOL (PAYLOAD_WIDTH),
+ .FORWARD_SYNC_DEPTH (VALID_SYNC_DEPTH),
+ .BACKWARD_SYNC_DEPTH (READY_SYNC_DEPTH),
+ .USE_OUTPUT_PIPELINE (USE_OUTPUT_PIPELINE)
+ ) clock_xer (
+ .in_clk (in_clk ),
+ .in_reset (in_reset ),
+ .in_ready (in_ready ),
+ .in_valid (in_valid ),
+ .in_data (in_payload ),
+ .out_clk (out_clk ),
+ .out_reset (out_reset ),
+ .out_ready (out_ready ),
+ .out_valid (out_valid ),
+ .out_data (out_payload )
+ );
+
+ // --------------------------------------------------
+ // Split out_payload into the output signals.
+ // --------------------------------------------------
+ assign out_data = out_payload[DATA_WIDTH - 1 : 0];
+
+ generate
+ // optional packet outputs
+ if (USE_PACKETS) begin
+ assign {out_startofpacket, out_endofpacket} =
+ out_payload[DATA_WIDTH + PACKET_WIDTH - 1 : DATA_WIDTH];
+ end else begin
+ // avoid a "has no driver" warning.
+ assign {out_startofpacket, out_endofpacket} = 2'b0;
+ end
+
+ // optional channel output
+ if (USE_CHANNEL) begin
+ assign out_channel = out_payload[
+ DATA_WIDTH + PACKET_WIDTH + PCHANNEL_W - 1 :
+ DATA_WIDTH + PACKET_WIDTH
+ ];
+ end else begin
+ // avoid a "has no driver" warning.
+ assign out_channel = 1'b0;
+ end
+
+ // optional empty output
+ if (EMPTY_WIDTH) begin
+ assign out_empty = out_payload[
+ DATA_WIDTH + PACKET_WIDTH + PCHANNEL_W + EMPTY_WIDTH - 1 :
+ DATA_WIDTH + PACKET_WIDTH + PCHANNEL_W
+ ];
+ end else begin
+ // avoid a "has no driver" warning.
+ assign out_empty = 1'b0;
+ end
+
+ // optional error output
+ if (USE_ERROR) begin
+ assign out_error = out_payload[
+ DATA_WIDTH + PACKET_WIDTH + PCHANNEL_W + EMPTY_WIDTH + PERROR_W - 1 :
+ DATA_WIDTH + PACKET_WIDTH + PCHANNEL_W + EMPTY_WIDTH
+ ];
+ end else begin
+ // avoid a "has no driver" warning.
+ assign out_error = 1'b0;
+ end
+ endgenerate
+
+ // --------------------------------------------------
+ // Calculates the log2ceil of the input value.
+ // --------------------------------------------------
+ function integer log2ceil;
+ input integer val;
+ integer i;
+
+ begin
+ i = 1;
+ log2ceil = 0;
+
+ while (i < val) begin
+ log2ceil = log2ceil + 1;
+ i = i << 1;
+ end
+ end
+ endfunction
+
+endmodule
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_avalon_st_pipeline_base.v b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_avalon_st_pipeline_base.v
new file mode 100644
index 0000000000..d4edf57386
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_avalon_st_pipeline_base.v
@@ -0,0 +1,136 @@
+// (C) 2001-2012 Altera Corporation. All rights reserved.
+// Your use of Altera Corporation's design tools, logic functions and other
+// software and tools, and its AMPP partner logic functions, and any output
+// files any of the foregoing (including device programming or simulation
+// files), and any associated documentation or information are expressly subject
+// to the terms and conditions of the Altera Program License Subscription
+// Agreement, Altera MegaCore Function License Agreement, or other applicable
+// license agreement, including, without limitation, that your use is for the
+// sole purpose of programming logic devices manufactured by Altera and sold by
+// Altera or its authorized distributors. Please refer to the applicable
+// agreement for further details.
+
+
+`timescale 1ns / 1ns
+
+module altera_avalon_st_pipeline_base (
+ clk,
+ reset,
+ in_ready,
+ in_valid,
+ in_data,
+ out_ready,
+ out_valid,
+ out_data
+ );
+
+ parameter SYMBOLS_PER_BEAT = 1;
+ parameter BITS_PER_SYMBOL = 8;
+ parameter PIPELINE_READY = 1;
+ localparam DATA_WIDTH = SYMBOLS_PER_BEAT * BITS_PER_SYMBOL;
+
+ input clk;
+ input reset;
+
+ output in_ready;
+ input in_valid;
+ input [DATA_WIDTH-1:0] in_data;
+
+ input out_ready;
+ output out_valid;
+ output [DATA_WIDTH-1:0] out_data;
+
+ reg full0;
+ reg full1;
+ reg [DATA_WIDTH-1:0] data0;
+ reg [DATA_WIDTH-1:0] data1;
+
+ assign out_valid = full1;
+ assign out_data = data1;
+
+ generate if (PIPELINE_READY == 1)
+ begin : REGISTERED_READY_PLINE
+
+ assign in_ready = !full0;
+
+ always @(posedge clk, posedge reset) begin
+ if (reset) begin
+ data0 <= 1'b0;
+ data1 <= 1'b0;
+ end else begin
+ // ----------------------------
+ // always load the second slot if we can
+ // ----------------------------
+ if (~full0)
+ data0 <= in_data;
+ // ----------------------------
+ // first slot is loaded either from the second,
+ // or with new data
+ // ----------------------------
+ if (~full1 || (out_ready && out_valid)) begin
+ if (full0)
+ data1 <= data0;
+ else
+ data1 <= in_data;
+ end
+ end
+ end
+
+ always @(posedge clk or posedge reset) begin
+ if (reset) begin
+ full0 <= 1'b0;
+ full1 <= 1'b0;
+ end else begin
+ // no data in pipeline
+ if (~full0 & ~full1) begin
+ if (in_valid) begin
+ full1 <= 1'b1;
+ end
+ end // ~f1 & ~f0
+
+ // one datum in pipeline
+ if (full1 & ~full0) begin
+ if (in_valid & ~out_ready) begin
+ full0 <= 1'b1;
+ end
+ // back to empty
+ if (~in_valid & out_ready) begin
+ full1 <= 1'b0;
+ end
+ end // f1 & ~f0
+
+ // two data in pipeline
+ if (full1 & full0) begin
+ // go back to one datum state
+ if (out_ready) begin
+ full0 <= 1'b0;
+ end
+ end // end go back to one datum stage
+ end
+ end
+
+ end
+ else
+ begin : UNREGISTERED_READY_PLINE
+
+ // in_ready will be a pass through of the out_ready signal as it is not registered
+ assign in_ready = (~full1) | out_ready;
+
+ always @(posedge clk or posedge reset) begin
+ if (reset) begin
+ data1 <= 'b0;
+ full1 <= 1'b0;
+ end
+ else begin
+ if (in_ready) begin
+ data1 <= in_data;
+ full1 <= in_valid;
+ end
+ end
+ end
+
+ end
+ endgenerate
+
+
+endmodule
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_avalon_st_pipeline_stage.sv b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_avalon_st_pipeline_stage.sv
new file mode 100644
index 0000000000..1d22052c07
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_avalon_st_pipeline_stage.sv
@@ -0,0 +1,160 @@
+// (C) 2001-2012 Altera Corporation. All rights reserved.
+// Your use of Altera Corporation's design tools, logic functions and other
+// software and tools, and its AMPP partner logic functions, and any output
+// files any of the foregoing (including device programming or simulation
+// files), and any associated documentation or information are expressly subject
+// to the terms and conditions of the Altera Program License Subscription
+// Agreement, Altera MegaCore Function License Agreement, or other applicable
+// license agreement, including, without limitation, that your use is for the
+// sole purpose of programming logic devices manufactured by Altera and sold by
+// Altera or its authorized distributors. Please refer to the applicable
+// agreement for further details.
+
+
+`timescale 1ns / 1ns
+
+module altera_avalon_st_pipeline_stage #(
+ parameter
+ SYMBOLS_PER_BEAT = 1,
+ BITS_PER_SYMBOL = 8,
+ USE_PACKETS = 0,
+ USE_EMPTY = 0,
+ PIPELINE_READY = 1,
+
+ // Optional ST signal widths. Value "0" means no such port.
+ CHANNEL_WIDTH = 0,
+ ERROR_WIDTH = 0,
+
+ // Derived parameters
+ DATA_WIDTH = SYMBOLS_PER_BEAT * BITS_PER_SYMBOL,
+ PACKET_WIDTH = 0,
+ EMPTY_WIDTH = 0
+ )
+ (
+ input clk,
+ input reset,
+
+ output in_ready,
+ input in_valid,
+ input [DATA_WIDTH - 1 : 0] in_data,
+ input [(CHANNEL_WIDTH ? (CHANNEL_WIDTH - 1) : 0) : 0] in_channel,
+ input [(ERROR_WIDTH ? (ERROR_WIDTH - 1) : 0) : 0] in_error,
+ input in_startofpacket,
+ input in_endofpacket,
+ input [(EMPTY_WIDTH ? (EMPTY_WIDTH - 1) : 0) : 0] in_empty,
+
+ input out_ready,
+ output out_valid,
+ output [DATA_WIDTH - 1 : 0] out_data,
+ output [(CHANNEL_WIDTH ? (CHANNEL_WIDTH - 1) : 0) : 0] out_channel,
+ output [(ERROR_WIDTH ? (ERROR_WIDTH - 1) : 0) : 0] out_error,
+ output out_startofpacket,
+ output out_endofpacket,
+ output [(EMPTY_WIDTH ? (EMPTY_WIDTH - 1) : 0) : 0] out_empty
+);
+ localparam
+ PAYLOAD_WIDTH =
+ DATA_WIDTH +
+ PACKET_WIDTH +
+ CHANNEL_WIDTH +
+ EMPTY_WIDTH +
+ ERROR_WIDTH;
+
+ wire [PAYLOAD_WIDTH - 1: 0] in_payload;
+ wire [PAYLOAD_WIDTH - 1: 0] out_payload;
+
+ // Assign in_data and other optional in_* interface signals to in_payload.
+ assign in_payload[DATA_WIDTH - 1 : 0] = in_data;
+ generate
+ // optional packet inputs
+ if (PACKET_WIDTH) begin
+ assign in_payload[
+ DATA_WIDTH + PACKET_WIDTH - 1 :
+ DATA_WIDTH
+ ] = {in_startofpacket, in_endofpacket};
+ end
+ // optional channel input
+ if (CHANNEL_WIDTH) begin
+ assign in_payload[
+ DATA_WIDTH + PACKET_WIDTH + CHANNEL_WIDTH - 1 :
+ DATA_WIDTH + PACKET_WIDTH
+ ] = in_channel;
+ end
+ // optional empty input
+ if (EMPTY_WIDTH) begin
+ assign in_payload[
+ DATA_WIDTH + PACKET_WIDTH + CHANNEL_WIDTH + EMPTY_WIDTH - 1 :
+ DATA_WIDTH + PACKET_WIDTH + CHANNEL_WIDTH
+ ] = in_empty;
+ end
+ // optional error input
+ if (ERROR_WIDTH) begin
+ assign in_payload[
+ DATA_WIDTH + PACKET_WIDTH + CHANNEL_WIDTH + EMPTY_WIDTH + ERROR_WIDTH - 1 :
+ DATA_WIDTH + PACKET_WIDTH + CHANNEL_WIDTH + EMPTY_WIDTH
+ ] = in_error;
+ end
+ endgenerate
+
+ altera_avalon_st_pipeline_base #(
+ .SYMBOLS_PER_BEAT (PAYLOAD_WIDTH),
+ .BITS_PER_SYMBOL (1),
+ .PIPELINE_READY (PIPELINE_READY)
+ ) core (
+ .clk (clk),
+ .reset (reset),
+ .in_ready (in_ready),
+ .in_valid (in_valid),
+ .in_data (in_payload),
+ .out_ready (out_ready),
+ .out_valid (out_valid),
+ .out_data (out_payload)
+ );
+
+ // Assign out_data and other optional out_* interface signals from out_payload.
+ assign out_data = out_payload[DATA_WIDTH - 1 : 0];
+ generate
+ // optional packet outputs
+ if (PACKET_WIDTH) begin
+ assign {out_startofpacket, out_endofpacket} =
+ out_payload[DATA_WIDTH + PACKET_WIDTH - 1 : DATA_WIDTH];
+ end else begin
+ // Avoid a "has no driver" warning.
+ assign {out_startofpacket, out_endofpacket} = '0;
+ end
+
+ // optional channel output
+ if (CHANNEL_WIDTH) begin
+ assign out_channel = out_payload[
+ DATA_WIDTH + PACKET_WIDTH + CHANNEL_WIDTH - 1 :
+ DATA_WIDTH + PACKET_WIDTH
+ ];
+ end else begin
+ // Avoid a "has no driver" warning.
+ assign out_channel = '0;
+ end
+ // optional empty output
+ if (EMPTY_WIDTH) begin
+ assign out_empty = out_payload[
+ DATA_WIDTH + PACKET_WIDTH + CHANNEL_WIDTH + EMPTY_WIDTH - 1 :
+ DATA_WIDTH + PACKET_WIDTH + CHANNEL_WIDTH
+ ];
+ end else begin
+ // Avoid a "has no driver" warning.
+ assign out_empty = '0;
+ end
+ // optional error output
+ if (ERROR_WIDTH) begin
+ assign out_error = out_payload[
+ DATA_WIDTH + PACKET_WIDTH + CHANNEL_WIDTH + EMPTY_WIDTH + ERROR_WIDTH - 1 :
+ DATA_WIDTH + PACKET_WIDTH + CHANNEL_WIDTH + EMPTY_WIDTH
+ ];
+ end else begin
+ // Avoid a "has no driver" warning.
+ assign out_error = '0;
+ end
+ endgenerate
+
+endmodule
+
+
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_avalon_st_splitter.sv b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_avalon_st_splitter.sv
new file mode 100644
index 0000000000..316cae6a69
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_avalon_st_splitter.sv
@@ -0,0 +1,415 @@
+// (C) 2001-2012 Altera Corporation. All rights reserved.
+// Your use of Altera Corporation's design tools, logic functions and other
+// software and tools, and its AMPP partner logic functions, and any output
+// files any of the foregoing (including device programming or simulation
+// files), and any associated documentation or information are expressly subject
+// to the terms and conditions of the Altera Program License Subscription
+// Agreement, Altera MegaCore Function License Agreement, or other applicable
+// license agreement, including, without limitation, that your use is for the
+// sole purpose of programming logic devices manufactured by Altera and sold by
+// Altera or its authorized distributors. Please refer to the applicable
+// agreement for further details.
+
+
+`timescale 1ns / 1ns
+
+module altera_avalon_st_splitter #(
+ parameter
+ NUMBER_OF_OUTPUTS = 2,
+ QUALIFY_VALID_OUT = 1,
+ DATA_WIDTH = 8,
+ BITS_PER_SYMBOL = 8,
+ USE_PACKETS = 0,
+ CHANNEL_WIDTH = 1,
+ ERROR_WIDTH = 1,
+ EMPTY_WIDTH = 1
+ )
+(
+ output wire in0_ready,
+ input wire in0_valid,
+ input wire [DATA_WIDTH-1 :0] in0_data,
+ input wire [CHANNEL_WIDTH-1 :0] in0_channel,
+ input wire [ERROR_WIDTH-1 :0] in0_error,
+ input wire in0_startofpacket,
+ input wire in0_endofpacket,
+ input wire [EMPTY_WIDTH-1 :0] in0_empty,
+
+ input wire out0_ready,
+ output wire out0_valid,
+ output wire [DATA_WIDTH-1 :0] out0_data,
+ output wire [CHANNEL_WIDTH-1 :0] out0_channel,
+ output wire [ERROR_WIDTH-1 :0] out0_error,
+ output wire out0_startofpacket,
+ output wire out0_endofpacket,
+ output wire [EMPTY_WIDTH-1 :0] out0_empty,
+
+ input wire out1_ready,
+ output wire out1_valid,
+ output wire [DATA_WIDTH-1 :0] out1_data,
+ output wire [CHANNEL_WIDTH-1 :0] out1_channel,
+ output wire [ERROR_WIDTH-1 :0] out1_error,
+ output wire out1_startofpacket,
+ output wire out1_endofpacket,
+ output wire [EMPTY_WIDTH-1 :0] out1_empty,
+
+ input wire out2_ready,
+ output wire out2_valid,
+ output wire [DATA_WIDTH-1 :0] out2_data,
+ output wire [CHANNEL_WIDTH-1 :0] out2_channel,
+ output wire [ERROR_WIDTH-1 :0] out2_error,
+ output wire out2_startofpacket,
+ output wire out2_endofpacket,
+ output wire [EMPTY_WIDTH-1 :0] out2_empty,
+
+ input wire out3_ready,
+ output wire out3_valid,
+ output wire [DATA_WIDTH-1 :0] out3_data,
+ output wire [CHANNEL_WIDTH-1 :0] out3_channel,
+ output wire [ERROR_WIDTH-1 :0] out3_error,
+ output wire out3_startofpacket,
+ output wire out3_endofpacket,
+ output wire [EMPTY_WIDTH-1 :0] out3_empty,
+
+ input wire out4_ready,
+ output wire out4_valid,
+ output wire [DATA_WIDTH-1 :0] out4_data,
+ output wire [CHANNEL_WIDTH-1 :0] out4_channel,
+ output wire [ERROR_WIDTH-1 :0] out4_error,
+ output wire out4_startofpacket,
+ output wire out4_endofpacket,
+ output wire [EMPTY_WIDTH-1 :0] out4_empty,
+
+ input wire out5_ready,
+ output wire out5_valid,
+ output wire [DATA_WIDTH-1 :0] out5_data,
+ output wire [CHANNEL_WIDTH-1 :0] out5_channel,
+ output wire [ERROR_WIDTH-1 :0] out5_error,
+ output wire out5_startofpacket,
+ output wire out5_endofpacket,
+ output wire [EMPTY_WIDTH-1 :0] out5_empty,
+
+ input wire out6_ready,
+ output wire out6_valid,
+ output wire [DATA_WIDTH-1 :0] out6_data,
+ output wire [CHANNEL_WIDTH-1 :0] out6_channel,
+ output wire [ERROR_WIDTH-1 :0] out6_error,
+ output wire out6_startofpacket,
+ output wire out6_endofpacket,
+ output wire [EMPTY_WIDTH-1 :0] out6_empty,
+
+ input wire out7_ready,
+ output wire out7_valid,
+ output wire [DATA_WIDTH-1 :0] out7_data,
+ output wire [CHANNEL_WIDTH-1 :0] out7_channel,
+ output wire [ERROR_WIDTH-1 :0] out7_error,
+ output wire out7_startofpacket,
+ output wire out7_endofpacket,
+ output wire [EMPTY_WIDTH-1 :0] out7_empty,
+
+ input wire out8_ready,
+ output wire out8_valid,
+ output wire [DATA_WIDTH-1 :0] out8_data,
+ output wire [CHANNEL_WIDTH-1 :0] out8_channel,
+ output wire [ERROR_WIDTH-1 :0] out8_error,
+ output wire out8_startofpacket,
+ output wire out8_endofpacket,
+ output wire [EMPTY_WIDTH-1 :0] out8_empty,
+
+ input wire out9_ready,
+ output wire out9_valid,
+ output wire [DATA_WIDTH-1 :0] out9_data,
+ output wire [CHANNEL_WIDTH-1 :0] out9_channel,
+ output wire [ERROR_WIDTH-1 :0] out9_error,
+ output wire out9_startofpacket,
+ output wire out9_endofpacket,
+ output wire [EMPTY_WIDTH-1 :0] out9_empty,
+
+ input wire out10_ready,
+ output wire out10_valid,
+ output wire [DATA_WIDTH-1 :0] out10_data,
+ output wire [CHANNEL_WIDTH-1 :0] out10_channel,
+ output wire [ERROR_WIDTH-1 :0] out10_error,
+ output wire out10_startofpacket,
+ output wire out10_endofpacket,
+ output wire [EMPTY_WIDTH-1 :0] out10_empty,
+
+ input wire out11_ready,
+ output wire out11_valid,
+ output wire [DATA_WIDTH-1 :0] out11_data,
+ output wire [CHANNEL_WIDTH-1 :0] out11_channel,
+ output wire [ERROR_WIDTH-1 :0] out11_error,
+ output wire out11_startofpacket,
+ output wire out11_endofpacket,
+ output wire [EMPTY_WIDTH-1 :0] out11_empty,
+
+ input wire out12_ready,
+ output wire out12_valid,
+ output wire [DATA_WIDTH-1 :0] out12_data,
+ output wire [CHANNEL_WIDTH-1 :0] out12_channel,
+ output wire [ERROR_WIDTH-1 :0] out12_error,
+ output wire out12_startofpacket,
+ output wire out12_endofpacket,
+ output wire [EMPTY_WIDTH-1 :0] out12_empty,
+
+ input wire out13_ready,
+ output wire out13_valid,
+ output wire [DATA_WIDTH-1 :0] out13_data,
+ output wire [CHANNEL_WIDTH-1 :0] out13_channel,
+ output wire [ERROR_WIDTH-1 :0] out13_error,
+ output wire out13_startofpacket,
+ output wire out13_endofpacket,
+ output wire [EMPTY_WIDTH-1 :0] out13_empty,
+
+ input wire out14_ready,
+ output wire out14_valid,
+ output wire [DATA_WIDTH-1 :0] out14_data,
+ output wire [CHANNEL_WIDTH-1 :0] out14_channel,
+ output wire [ERROR_WIDTH-1 :0] out14_error,
+ output wire out14_startofpacket,
+ output wire out14_endofpacket,
+ output wire [EMPTY_WIDTH-1 :0] out14_empty,
+
+ input wire out15_ready,
+ output wire out15_valid,
+ output wire [DATA_WIDTH-1 :0] out15_data,
+ output wire [CHANNEL_WIDTH-1 :0] out15_channel,
+ output wire [ERROR_WIDTH-1 :0] out15_error,
+ output wire out15_startofpacket,
+ output wire out15_endofpacket,
+ output wire [EMPTY_WIDTH-1 :0] out15_empty,
+
+ input wire clk
+);
+
+
+// ********************************************************************
+// Module Wiring
+
+wire [15:0] OutReady;
+wire [15:0] OutValid;
+wire [DATA_WIDTH-1 :0] OutData [15:0];
+wire [CHANNEL_WIDTH-1 :0] OutChannel [15:0];
+wire [ERROR_WIDTH-1 :0] OutError [15:0];
+wire [15:0] OutSOP;
+wire [15:0] OutEOP;
+wire [EMPTY_WIDTH-1 :0] OutEmpty [15:0];
+
+genvar i, j;
+
+
+// ********************************************************************
+// Module Logic
+
+assign in0_ready = &(OutReady[NUMBER_OF_OUTPUTS-1:0]);
+
+
+generate
+ for (i=0; i < NUMBER_OF_OUTPUTS; i=i+1) begin : SPLIT_PORT
+ assign OutData[i] = in0_data;
+ assign OutChannel[i] = in0_channel;
+ assign OutError[i] = in0_error;
+ assign OutSOP[i] = in0_startofpacket;
+ assign OutEOP[i] = in0_endofpacket;
+ assign OutEmpty[i] = in0_empty;
+ end
+endgenerate
+
+
+generate
+ for (j=NUMBER_OF_OUTPUTS; j <16; j=j+1) begin : NULL_PORT
+ assign OutData[j] = {DATA_WIDTH{1'b0}};
+ assign OutChannel[j] = {CHANNEL_WIDTH{1'b0}};
+ assign OutError[j] = {ERROR_WIDTH{1'b0}};
+ assign OutSOP[j] = 1'b0;
+ assign OutEOP[j] = 1'b0;
+ assign OutEmpty[j] = {EMPTY_WIDTH{1'b0}};
+ end
+endgenerate
+
+
+generate
+ if (QUALIFY_VALID_OUT) begin
+ assign OutValid[0] = &{in0_valid, OutReady[15:1]};
+ assign OutValid[1] = &{in0_valid, OutReady[15:2], OutReady[0]};
+ assign OutValid[2] = &{in0_valid, OutReady[15:3], OutReady[1:0]};
+ assign OutValid[3] = &{in0_valid, OutReady[15:4], OutReady[2:0]};
+ assign OutValid[4] = &{in0_valid, OutReady[15:5], OutReady[3:0]};
+ assign OutValid[5] = &{in0_valid, OutReady[15:6], OutReady[4:0]};
+ assign OutValid[6] = &{in0_valid, OutReady[15:7], OutReady[5:0]};
+ assign OutValid[7] = &{in0_valid, OutReady[15:8], OutReady[6:0]};
+ assign OutValid[8] = &{in0_valid, OutReady[15:9], OutReady[7:0]};
+ assign OutValid[9] = &{in0_valid, OutReady[15:10], OutReady[8:0]};
+ assign OutValid[10] = &{in0_valid, OutReady[15:11], OutReady[9:0]};
+ assign OutValid[11] = &{in0_valid, OutReady[15:12], OutReady[10:0]};
+ assign OutValid[12] = &{in0_valid, OutReady[15:13], OutReady[11:0]};
+ assign OutValid[13] = &{in0_valid, OutReady[15:14], OutReady[12:0]};
+ assign OutValid[14] = &{in0_valid, OutReady[15], OutReady[13:0]};
+ assign OutValid[15] = &{in0_valid, OutReady[14:0]};
+ end
+ else begin
+ assign OutValid[0] = in0_valid;
+ assign OutValid[1] = in0_valid;
+ assign OutValid[2] = in0_valid;
+ assign OutValid[3] = in0_valid;
+ assign OutValid[4] = in0_valid;
+ assign OutValid[5] = in0_valid;
+ assign OutValid[6] = in0_valid;
+ assign OutValid[7] = in0_valid;
+ assign OutValid[8] = in0_valid;
+ assign OutValid[9] = in0_valid;
+ assign OutValid[10] = in0_valid;
+ assign OutValid[11] = in0_valid;
+ assign OutValid[12] = in0_valid;
+ assign OutValid[13] = in0_valid;
+ assign OutValid[14] = in0_valid;
+ assign OutValid[15] = in0_valid;
+ end
+endgenerate
+
+
+assign OutReady[0] = out0_ready;
+assign out0_valid = OutValid[0];
+assign out0_data = OutData[0];
+assign out0_channel = OutChannel[0];
+assign out0_error = OutError[0];
+assign out0_startofpacket = OutSOP[0];
+assign out0_endofpacket = OutEOP[0];
+assign out0_empty = OutEmpty[0];
+
+assign OutReady[1] = out1_ready;
+assign out1_valid = OutValid[1];
+assign out1_data = OutData[1];
+assign out1_channel = OutChannel[1];
+assign out1_error = OutError[1];
+assign out1_startofpacket = OutSOP[1];
+assign out1_endofpacket = OutEOP[1];
+assign out1_empty = OutEmpty[1];
+
+assign OutReady[2] = out2_ready;
+assign out2_valid = OutValid[2];
+assign out2_data = OutData[2];
+assign out2_channel = OutChannel[2];
+assign out2_error = OutError[2];
+assign out2_startofpacket = OutSOP[2];
+assign out2_endofpacket = OutEOP[2];
+assign out2_empty = OutEmpty[2];
+
+assign OutReady[3] = out3_ready;
+assign out3_valid = OutValid[3];
+assign out3_data = OutData[3];
+assign out3_channel = OutChannel[3];
+assign out3_error = OutError[3];
+assign out3_startofpacket = OutSOP[3];
+assign out3_endofpacket = OutEOP[3];
+assign out3_empty = OutEmpty[3];
+
+assign OutReady[4] = out4_ready;
+assign out4_valid = OutValid[4];
+assign out4_data = OutData[4];
+assign out4_channel = OutChannel[4];
+assign out4_error = OutError[4];
+assign out4_startofpacket = OutSOP[4];
+assign out4_endofpacket = OutEOP[4];
+assign out4_empty = OutEmpty[4];
+
+assign OutReady[5] = out5_ready;
+assign out5_valid = OutValid[5];
+assign out5_data = OutData[5];
+assign out5_channel = OutChannel[5];
+assign out5_error = OutError[5];
+assign out5_startofpacket = OutSOP[5];
+assign out5_endofpacket = OutEOP[5];
+assign out5_empty = OutEmpty[5];
+
+assign OutReady[6] = out6_ready;
+assign out6_valid = OutValid[6];
+assign out6_data = OutData[6];
+assign out6_channel = OutChannel[6];
+assign out6_error = OutError[6];
+assign out6_startofpacket = OutSOP[6];
+assign out6_endofpacket = OutEOP[6];
+assign out6_empty = OutEmpty[6];
+
+assign OutReady[7] = out7_ready;
+assign out7_valid = OutValid[7];
+assign out7_data = OutData[7];
+assign out7_channel = OutChannel[7];
+assign out7_error = OutError[7];
+assign out7_startofpacket = OutSOP[7];
+assign out7_endofpacket = OutEOP[7];
+assign out7_empty = OutEmpty[7];
+
+assign OutReady[8] = out8_ready;
+assign out8_valid = OutValid[8];
+assign out8_data = OutData[8];
+assign out8_channel = OutChannel[8];
+assign out8_error = OutError[8];
+assign out8_startofpacket = OutSOP[8];
+assign out8_endofpacket = OutEOP[8];
+assign out8_empty = OutEmpty[8];
+
+assign OutReady[9] = out9_ready;
+assign out9_valid = OutValid[9];
+assign out9_data = OutData[9];
+assign out9_channel = OutChannel[9];
+assign out9_error = OutError[9];
+assign out9_startofpacket = OutSOP[9];
+assign out9_endofpacket = OutEOP[9];
+assign out9_empty = OutEmpty[9];
+
+assign OutReady[10] = out10_ready;
+assign out10_valid = OutValid[10];
+assign out10_data = OutData[10];
+assign out10_channel = OutChannel[10];
+assign out10_error = OutError[10];
+assign out10_startofpacket = OutSOP[10];
+assign out10_endofpacket = OutEOP[10];
+assign out10_empty = OutEmpty[10];
+
+assign OutReady[11] = out11_ready;
+assign out11_valid = OutValid[11];
+assign out11_data = OutData[11];
+assign out11_channel = OutChannel[11];
+assign out11_error = OutError[11];
+assign out11_startofpacket = OutSOP[11];
+assign out11_endofpacket = OutEOP[11];
+assign out11_empty = OutEmpty[11];
+
+assign OutReady[12] = out12_ready;
+assign out12_valid = OutValid[12];
+assign out12_data = OutData[12];
+assign out12_channel = OutChannel[12];
+assign out12_error = OutError[12];
+assign out12_startofpacket = OutSOP[12];
+assign out12_endofpacket = OutEOP[12];
+assign out12_empty = OutEmpty[12];
+
+assign OutReady[13] = out13_ready;
+assign out13_valid = OutValid[13];
+assign out13_data = OutData[13];
+assign out13_channel = OutChannel[13];
+assign out13_error = OutError[13];
+assign out13_startofpacket = OutSOP[13];
+assign out13_endofpacket = OutEOP[13];
+assign out13_empty = OutEmpty[13];
+
+assign OutReady[14] = out14_ready;
+assign out14_valid = OutValid[14];
+assign out14_data = OutData[14];
+assign out14_channel = OutChannel[14];
+assign out14_error = OutError[14];
+assign out14_startofpacket = OutSOP[14];
+assign out14_endofpacket = OutEOP[14];
+assign out14_empty = OutEmpty[14];
+
+assign OutReady[15] = out15_ready;
+assign out15_valid = OutValid[15];
+assign out15_data = OutData[15];
+assign out15_channel = OutChannel[15];
+assign out15_error = OutError[15];
+assign out15_startofpacket = OutSOP[15];
+assign out15_endofpacket = OutEOP[15];
+assign out15_empty = OutEmpty[15];
+
+
+endmodule
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_dcfifo_synchronizer_bundle.v b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_dcfifo_synchronizer_bundle.v
new file mode 100644
index 0000000000..e2f1490f97
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_dcfifo_synchronizer_bundle.v
@@ -0,0 +1,50 @@
+// $Id: //acds/main/ip/sopc/components/primitives/altera_std_synchronizer/altera_std_synchronizer_bundle.v#1 $
+// $Revision: #1 $
+// $Date: 2008/09/23 $
+//----------------------------------------------------------------
+//
+// File: altera_dcfifo_synchronizer_bundle.v
+//
+// Abstract: Bundle of bit synchronizers.
+// WARNING: only use this to synchronize a bundle of
+// *independent* single bit signals or a Gray encoded
+// bus of signals. Also remember that pulses entering
+// the synchronizer will be swallowed upon a metastable
+// condition if the pulse width is shorter than twice
+// the synchronizing clock period.
+//
+// Copyright (C) Altera Corporation 2008, All Rights Reserved
+//----------------------------------------------------------------
+
+`timescale 1 ns / 1 ns
+module altera_dcfifo_synchronizer_bundle(
+ clk,
+ reset_n,
+ din,
+ dout
+ );
+ parameter WIDTH = 1;
+ parameter DEPTH = 3;
+
+ input clk;
+ input reset_n;
+ input [WIDTH-1:0] din;
+ output [WIDTH-1:0] dout;
+
+ genvar i;
+
+ generate
+ for (i=0; i<WIDTH; i=i+1)
+ begin : sync
+ altera_std_synchronizer #(.depth(DEPTH))
+ u (
+ .clk(clk),
+ .reset_n(reset_n),
+ .din(din[i]),
+ .dout(dout[i])
+ );
+ end
+ endgenerate
+
+endmodule
+
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_eth_10gmem_statistics_collector.ocp b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_eth_10gmem_statistics_collector.ocp
new file mode 100644
index 0000000000000000000000000000000000000000..8dda2991d0028c080889c9ae006a7a535b39596b
GIT binary patch
literal 1088
zcmeAco}<skz`{`0pCTyFZ)<agLI2s~|DP|$F1J}fgSpQ#|6Px#_=dI3iThZ%9QNK^
zzweXlyuUB9{tB+z!(t<{&e`wRdmfJ>t#1p>IqV;)?%(A(tL#nUg}Ikj7hQegu;O8U
z>LD>x+i2xuS0B%8TJksfgpQYR<FTfR$BV_EoVj;SEW^)lswnUI36^u8hqP4ppSq|s
z>+eq)sYJEHChuMuHKvf%)sho8ttl`)ydYkL<1MS|PT{-Ldfv>c_}6{Rlv!Tq71yDR
z<I;EcGcw&yIkR+&OJ?Hn4XbDFjhn?5`D5{Q|BDrx&mzj@PtU9WVp-d(wAd<6$<6Y_
z$zNyRxNJOPFY;y5mFDMvqwfWGRi`@#q<wjFv1_Y}R*7%=?<t(3Gv;wr_dQIxv;AK%
z&*MA$b<IjPa;r-oU-)$E*RETsqO~Er8vZ?>D!uxum|a7f)VUSU0`D-tTJiVV&#dW{
z)(%(o&KpK@T}f4&yRecmh35%J4d;)2LJQ9?+dlWP@j}(r94%cNqpk=Q=p>ynvRZR&
zoBOXv0oz+`s_lPle(+@#_nLifrYCaF{rM{Ob5)P5*lM?CRr##^bnSe(9m+cMR;^v*
z6vOvr|Cd9T{W5OtWj&#ulzlH_rs_MkBF+{OGvktD(n`0JZi!F5ru4)kM~kiQ;3w@J
zJN}ACoLcf}e!0qtjlNSquJzy1ApWXUGIY-errf8jQ%YOvZa;Gnw4BJ9=J;Lojq%2y
zEBwE|ZJm(&`!nzTQjXg<48F%SHO;*BCEjt{-%WB#E`KLJar{^PlvnLbs+^(2hpK?Z
z)4Sbg^97t+s^i^!=;7zQBePUYw>F(lv}kX#WXQj0nU&3@p6$2M^iQ#7u{`g){o>z!
zzWt1yX%(-<TjT#wBOqJhSX<q(BhR!~rA3(P_)U~xSQy;;fd9Mi%vmK@mS3!un)WVu
zW{Tzkeai`@ib~7YUb9<NTYa>6^HkfmBVVLe<{s}AlzkI*L}*UZo?gf9fH(1N_Z_Y*
zw5e(^S2(ZYa8~|YL9v*&b@7F%<@=4E)iRu(=(U>X_~a)BJWc)?RR;QzDHVTzsUF#S
ze3#L|XA#S@dro~!-ukp%b<^rw%NIVLKVhOwed48bZnv)+VqV?JUc0oBbL-b-fvpPW
zS+}n$c&>OeZBv4<d1&x5p^L7pDob+Zz8&6wFfo<A^`z^UeoX^;Mjfv;r)_ucTk2fb
z*|<FT;<I0lr@|)IZ7p#To-;LKVSniM?@2Q%j$Kol>tb+SiIquX{x4M<zcg#xut_c4
zn-6<``z-nYn#Jnr6-K!mqfK_lzMY{yQ{Vl15T{y+N$aT-mfWvip4#SVK2NC5%bek}
z^I3!VyGs_%`_Ib$xbJGvyhmxQ(s>6sE5&mC5=&$zO*xw_C17tX-^^K&vwQCTIXU)|
zVl;hY&Rg!T`o1eoBRY7J=|3?=c5jE75ALO8>K6QMWxKcLti8}h>uWMkH_zXA!EE}z
K^~S=QQ3U|e_ZQdz
literal 0
HcmV?d00001
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_eth_10gmem_statistics_collector.v b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_eth_10gmem_statistics_collector.v
new file mode 100644
index 0000000000000000000000000000000000000000..d8963b8ce585730801f552584dcf87f3b3878ecd
GIT binary patch
literal 33720
zcmeAco}<skz`{`0pCTyFZ)<agLI2s~|DP|$F1J}fgSpQ#|6Px#_=dI3iThZ%9QNK^
zzweXlyuUB9{tB+z!(t<{&e`wRdmfJ>t#1p>IqV;)?%(A(tL#nUg}Ikj7hQegu;O8U
z>LD>x+i2xuS0B%8TJksfgpQYR<FTfR$BV_EoVj;SEW^)lswnUI36^u8hqP4ppSq|s
z>+eq)sYJEHChuMuHKvf%)sho8ttl`)ydYkL<1MS|PT{-Ldfv>c*!zUhW&WdCA2*5|
zVEo-Gxca)!cc(|TCu*;2>|Y(n%6p%A>$Ew=&9>V@<k+IVoe*)_s{hY$wX!oKt6yjj
z`@C6E*5ay<8828pWRU-NZ0@pvU}=~5#@s8qPt%`W_kQwe>YZ6H)@fxPn91S1YTXfa
zV<EqdyO;f&_C{5YX+@2F(-IYn<GVb~nC>5V$5A(V|CP7v^?omt-^p#Xf@509Wdmt_
z7KwcmwbhrG?vpOqTvK>UxRGi41i4>%{#Q4iiQ*Bo`|lSiaad79IHVvw;^&8h+jail
zwqGnTMcUQw;Au`C+w{e6XZ`tibi%Q;KIOXm*;x-1HBWG-{Sw@^!;+V40{2R`*wbPG
zF(;k1oEy}hocpR2tp4B8ctXU)-7$=EY?pJkiSHBDlXv{z@XF?Jkz$gRwRYcXmZwJ(
zrxhm~l+Bu$pa0fLrO9;%!_k@B?`HJbd|7#|eh*j1Hw~4eN14>_etZ40R&m>$H>pB(
zDQ#;07VKwu7suE9{hx8G`SA|6qFrV;uT4nkG^~1VCF^FzFOpT%y=y1$jLPzJ(laHP
zt|u}dSdy#zyzZm#GU>SI7rFUVO%itBxMMM8&(^o8LR*@{Y;U?<>R9xBmr|I_S*-<P
zd-gU2E4J)E|H(5=R!OAmhTs1ShOhP%)cPkRPxNZ^m=?(0P#5v|evZOK9f>o((fiC?
zEL@h_cgeJ!z5cTzU7;dYFFUnN`am1M(Bc2nj`&X8B*q|h@~`Rc;@wlyPvpLN(cg1)
zRg&70tB>v7)+>veRn^zd+f;JXGm}koo8arY_a9B&CG$6UD$jrByqw4{UB}H*CM(Tu
z(f;u3uoG8Cy!anEb%A4Trux#kcg}qI!}nxiWqr)l+?UHXeqGjom`U%y3^#vr--A7(
zhtmX>DnB#w*VK~|6G*tE8K5YjV0v87CiI|&)mMiX+Zqmc*QqAd3yA;N@JS%*k+RvA
zYyTQMKHt_m)YKE>?YosVb@!QxuM#eptu38DYt11Ulfqxl3hS?2GfPkPnBw3TuC?TZ
z&DL9Tt5;+uKbZe*+0L5HS6QCESSc&^=DWBJOM;|iV~04CiN^HLJN|CBRa+Tfd+Me|
zy~LlS-ql@a_Nu0x&SOlES#!JJtVUqJRh*GSzrKa;ysnM)55COPZTXq8{myg8XHygo
zFS40(?`(Wf^`*N>3fuoL=XxQvsLiystW!pCi_G;(`6nfYn{%I@5Na3P6>0h9?!PCV
zG53D`-T1Rx^ZMMpgZd1c!mXN8R;nG5{&%WaV=I%RkTpYddAUL&@2pu5gftYCl^g_~
zdhB`dxtCwsE$U^!tF=~|i!LeiezYj6_YO{Bd(g4oC!=V_rWENCmK@^%(RNj*>!;H_
zT7Dm>5374);FDZeD7s`~&2G;Yr+30jYTYH~vy|)<>AH4;xy{V+d7)RJ+?21soST)*
zEO!2{Shc*g|8?bF2eGG8>ypYGS=4LIrq~sx``ieO{}`AM{Kf8m>x=@s>xP#i#7ryh
z<o$BGZdUf({`*l?H@~y`O8%OuOJDt%Z?CuG>|!|u^A9Wh=iHp}&CK}ZL6!5XGV;Cz
zCH~!NG2L`l-0uH1YyoAgM)jJX6}>{FH4cew+<b7>@=MFlid!05m(G@mkUtq5%XD?)
zW1SmIHr1XmUO8(5`);q8+o~JN{}lF{B%gF=e*E!)TZ(As^PSU=czU$$Hwl|(_agOx
zj$hjr@0>_!ksZrQihe2U-YGInI(i_1=dIogl@60V$xN<%?+mo6s*m3jbyJ!3>_*)j
ziJZqg_oJgU4i*Tkb}4!xvgzQwXPaDXLSC+(%>Lt|%nI&mjf#&u1@@(fb-yrA3oCBF
zwAC+n%N2u|qUNW2&OW?0ZPU45ud{at>pa|fsqnCBlkJOh#fE-fj(5xLU!0I#!fBVb
zW8vCd5hG!~8$JQk;}^evd}Hp-S!~<XoWv&WS$1E{RxUU;e7)+~RV{O!6w-Q+ZjRa{
zoHft6CYa^Cm4Lx(O_8Vb4pr}pIJaJ%&18o0OZy6IwLi@2&d(C95-%Mo4_%i2ER6T<
z_wbKRZy(<MY0oRGQ`(Zt9~={zcSY`C!wp~WpWE|FFRWE?k`8%uB|aoIDbM>>fR;#a
z>6#mRTyAP49NONc*xKQ!ZMJ{Ok>0@6rvjh$y~xQ|_6|*QRuJ3byOnu+_``o+;|lk0
za%<hPisAI{S9eR;tR6OBQ~q`E&_4EKw}Shuruv)=?+q5%^ksU()u`LaE`N)yb;5ET
zQZ-LpV@Pff*H~&Rq_z8N#hwj{JDo#xEAL)CaC`2ROH~dEolkjf&n(=wr)r+n%SxYP
zQ|FwBm?-MrvUs0R+|0g;6H@w1fB)`(pZ|ID-Afj;;%}SEsA}1`P5=FkX~A0O^?fnV
zoDa0s>AR*VeX&n`Jg4RP8{^XR(snbR`{wNz&;NYr=eDCUEn>+B+ZjXs?c*;z>32OY
z72F(pG+9<=Hlxu6qo7=c>e>#UkiCo>)r3yX3j8(o$g<1#N|-p@=Iz_OsP#*R4lBdq
z(8>cVxU1)%_@9z`$$&{QDE`8y2kn9C8O4HsUh$-DVY&Q|op;0en+N`;MXqD^|HHVp
zKgmxfo?qK*LeqO=E5`1;zZv^kXS{#DM`UWp*WlQur)sKF@eG+;`a(+%91eW+BT@gD
z*276tm^Y?%n+7lCk~B4p30ukG6>?DM(x*@A##OVD_gs1ZWNMMK!P0k&XHF6jD=zl*
z@m;=l>bp-*U0kB_=jPA3kT>t5`0m0fnP(c7+}?1_FT+hIFOpqG`sUKTM>FnQ{1p3Y
z&i~uh%S|xiZGg_ZxOEL*UT-_LTm9V|EhD{+Gi2Q4Zry%vwu<5Pk5^I_|DSjtlI7J8
zHTbSFg^|Ioq9UwK`QDe;x2rR!%4<FsKRV~izDc|<y{AaLpOYB4<#f-^h`UnGaw@yL
zrZ4+@;96Fm($^iA4V_mwANnX&@#fn`5$Qsc6+Qn$57#ivo4cp`iSd6q;m8#?t{rS!
zx{YVMo&D24EeS^!CAha_e0!QRThzXABlCK1rTW(wev22`SblnAmw2|qDDvPBt{wJU
zE@}rH=Hn{t*uk$qwWr29MCtpXK2PQsKOV{pef*aGb;XWJe`=gNzu#NYKfmvuj>>PF
zt}FJhZM$uz?bqCJ(Nf@Jg<tdf-|dRpf=tsokLMhlbM(*V<AHTSi#Hkt%nDRFa5<p-
z;crKWGkt3we7{=yDsZbzf{wtV#nHk!`&u0zJy7`hyiDZmDaFT|7cJN~Yv$L!jZ;rQ
zoMSqF;{vxg&rTk;3$=aiez_>{*8Bo-li(mZ=X$LJyv1ve%l)Zx^!qaHp+Xw7_@}vs
z>i^zZpFXkcfi6SzVU6a?j!K2*w$)V)u4dnSd|c<Q-+6Ij;be)vNqPF8k5&X8^W4=v
zc|*vL524a80_E%H<t;S*V|pWGiKy6}<~W8Ai!b_KyIginz*CK{kMm-~fpsb;Rt5w(
zw1_pFZP}T#D`ZEj<~5yN;-~k@Dl^t<T>fT$OW_(@$>wfp+32c({Hv|c4*v3d?*B-9
z{d{JVhaV<R{<%lg_0`>6lM2_Pi^L0F9eg1sn|z_!-&W(%es`Z5_pbtsJ5IfJ-5MTx
zQ2HCggw=2Ac3#n4yyn)-AhvLm_YHMbul`wN`9^HrRM%^(?P|;GdPah|L}B;q2n(^9
zM;E-RocQ$gWhS<>7g^UN$?+TS*cF!Wux&eg2kSABd4J1T_&)7n^bol8CN9hHuU5Ii
zlZEZ~qPQP!FHmLNu;_-!Ou=bi@2eFRGyi0$KP6Mpf9bwq`=KeTw~M|`)49!kjI-2*
zzhbt~yrQd}EUUi8tk}pJ%Hps;<V%N?*1u=*b7cCes#8)M5B)i5>>wnzkpD#ZEl>Wr
ztX-UGHXD{)7K-h6uJnrDC!+XtO1RY_)tNhM#8=(e-ghZ=aZpL_O6@s^5A!oFJgApb
z_1QYUH>+nY%g4`mKU_Sv`f2`}r8>SnY&XlkD2Wue>$s@IXr0NtWS_U@q_2#Bk)QB}
zld`T~7rw7GyBlzFFX!C93r;<An)AN+$}=;5_6FlFR)>PKTs*S^Sgt886ztTCvb^iz
zuCS)X-p4LUVnzP~j;Gh!1?I~c1T1M1=$6?i*x@;AKmS+e%el(8G=H4E{$t&mwT|pT
z+fOrZSQeFeGh-S5!LP5jI|q2=^W9JHblm6^e!fXqxbEnN*T*VtTu)~lPx$FS`LVI^
zuGSxGgndg`^w}-h_W5lR_~oX#R_*b2Cf*OBf0dujnk2aUW=D~Oj_Ci7t1Tp=S1eC>
zGx?{2lIXezhs8ymJy$btU*T-D{fh9GS%>+X`}IxD!$tne>rAo!d?;wC>beCzRnG-)
z2+dH8+k1lT_c^hsw?Do|nah1M=()Ul#*udal~a-#PDoaKJ*3OK?&S58b*Ddj22XNI
zT&!f+p!9w66>$y~*3uL0`CBSaiyjilwHM_|WphpXP*T{E+`(%4EN|yZ_xW0f43Dl_
zbH_6A=+xWV2RNT*uc%;duYS_?|Ga99r^@S8|DXR?T#$*X|0!5<<4o1(Y3JBC-d9)i
zOy<9m^Qz?KiW7_(RkLoLl5n3aT3f}~6LI?+_v^W4t2gSjtx1l$dGK_c+|NTTPnGVR
zjy#m9=4W%G<F?cKQ=3z-7@8E<glvB0?w1(;HhFchj_+NzgYQ0YozXIzpeATJtF|`2
z>rMCt*F;Mno&%rUydOyaO<G!RbUx;{ecaJUm4712)5`)^XxnCY+;&wjPx|`l?6iBD
zN>h?u55Hi3+V;Wv`MDPho<;d+pEp@{(@1*7^9>w_4qxP$vAUYOcYDB;#ZN<$4lJ6S
zyGi6=PvrDXcN@N$rR6wiJ=*T!a7=NUME$CkMWGLmpL=NJdturB)!ira_g2Pw&gK6Q
z#dPePliW0B>w*i1JQ+QnJO4SyXgT>?n^Kp?!%1qVj)=eRIAPBJGO_O4B*Uv&zmj+^
zuo_tiC%oG6Z>G0f0|$q)*OG;`H~nVLN%#;QF_9rYT(Z6J*!Q(7E;}1Xid!B(GWGu@
z^G(0r?O~02%T#gd{;iYe1BH@OKiC~MS=^PGxa!>e$)|0r9_^8MYZ|IGp?Y!u#S<JS
zO&2&O@3!7?QG_k`RJ`o!E58>`4{u;!Z!<Gvwe7#pbBjIg)HdmVaoDls-%dxDjr+8j
zx+nisj&yL`EUKWeK8t^bNAHvmfyw*j_DZBFcbT?d@yMy4$|SW&vSnIP$o73-{K8X&
z?yuyUxY)j8-Tnn<GJ`~4Dkq%Ub~)2Jyz-Xxkw3+Aujy81>mB;TmVEiY$v?@p?xm+)
zHplGV<Y~rhXR1-5bjmSF?BeW6bt?lVKc8$Tty#`?WG(**#RaZzzKLtRzRYjlP@TV-
z<GxkEZpm-_9V@2&77${(v)=E%+Du!<`5A(T-iOYaw<6O2+kw}m`A+-Ut&KQlbzCb9
zah2DYyGvr;`}$pynWx!qtT-@tsR#QT<N0^<lMVlLB;;J2@U^9~XZ16;v@g3k7oPdA
z;dkr*w!kxahonCI>OZuHSI>5JG*5iw_e~Zm>fH%*{b$^`^7dxk`VR}#tFOALZd&}W
zbVH(XkC*HFgr@di)fc}hGtCv+bmiyKfAYpVi$o`13~?~H^rQS>x<;mT#O{kfJVL74
zx0^kF>9IW4>|E1zC)tNxXFeEv$e2G=&2n={I_y08&%c6L)+HO?FWLQN^B(TS|L6Yt
zb+~jV_XVrX?X|Cbr<UyE`@Dj8is`)F!Lqm0Z}d-g_%k{F^V`CJ&LBQki^VLG-*1SU
zWQkh8IW*Jp{SDn25BBmsJ?LBWS8U0lY3@gAZhZL5z312q^L2`Af>tp3p4)E0B9^DI
zWmedQ4@EyNdANMeeG&eK{n6wWnLVE;*Y;k@Rf|~^t8ih_v#D0E5)N#+>$zA?@|>)e
z?)ts+-aj_J^<itiV~BGtZ`_6Nha7e>DQ>h~5%OD_SA)q`_ZQ<IwcoS6l76lFbH>tn
zN%h5V-{(#{o#B1s+RU_xQ#kL%w13z#adKW4pRnrdT$O)@WgJUA^!R=xa=UzcrF{JN
z!38bf_T>s3@o~#N_1;@2(&FbTLAj;hv*)j7Dvd}!v;GC|$EfZ`zKN3+cZ%5j>{Pq6
z?bWL9tL!9I_eq@CxsS&*;<l?`bNKyv-0Low&5quZ&^SF({T<_rZ?bzf+ke*hb>vXE
z<5MNeHs_|_-{qyRuD)Fparfo3uPMccmn?JL;%$9m#{FG~J9K!Ty*FI?X7V9jrF|K8
zM!(E*AC}6+7%@ArvU=ZROcIpuVm`>bwE5d-ecjO3SEuw|>^-W{zA;ViWn|`!YwT(_
zv+}y`Ua-<NU+eWtr+1&hi@io&Z_<7TL?4Ymn4=~v9DZ+cU0(XCTP=kh>l`GzzLkh9
zjo{fIkZqB~d0+7Djfa0OhV>asKH`kyy;>2J_5K<Io7mOYrull8A2e;%Fuw69``bMY
z<8Q}}d^dkmY*7$*kGkS`(Ch0wt<C-Mb+e^z6e_oiJUi2O@y0Ee+fQOupZ8BVx#tAy
zn~8@GZ*OqVUG-{$lkeeO9471j`Zdjc&k<AE^Wgq%&OGbad)y~vFkZQ6c|6^3#flf_
zzhoI+oOb@SS>Oq+d)#l%#X8LYQM+A(#rDUi%@Nu0yE+QEZ*r9XJvZrBN3rs@;QbG~
z?X86?G7axnH%^{VT3|Cr^Gek6FV1>@E-tdF`}Hj0K)=r6fR8>ckq!I5C_mNwJ!6hs
zH^XVeZQEZwh$)>iE%`=F#qH}}tF9X+7Aai}i@GMEZgMkeS?sSw%~gAryDs1KROhkt
zzbhGCLRBUmQ_jyjemCFzap;yLz8g`?7Ffwka!pvbL!8CysE_<<wz+F^<X5PA{kY2D
z=E?HtT2AH6&Q}Y++9Vskd*!Vme=w_K(~Onr*P2q?!<EGH<e2~6Vt*{8KV7y_{8wMi
zwcGQ)zcz1`HTrbV`tP&e(oVK_8+Z6V>WHb~tecqY<eXBuH}QR#|18Pe<8Ae?AHTD4
z`M0I;|HNB2TD6s~&K3(7%uaoLcTGxc_owgw8A^++nGV}Iv-(WAdVc4GJ9$a>k3RAB
zzjXb&_O{&4cgvOM+_+J&WxrbY<%+nndM(MQwQcW98z)NgzIfE}e6G+E_4>sb9->`)
zpKdG?J*a%lvdKSr(KLlUR}OBvnU-nfx3b~Vq_eBODgN_6?^WKH+R5;`;Xs)|@REDy
zWw_)U9+*j-Uv)XOr$Hrbx9QsBRXG9XAJx`8S$@b#+wk6pjW^q0Mh5igEw>M5t_o){
zNw2n<_&2+-yL;EHMy6k_!Fx{jbM&Z9WOFYO_&#CUGly@pyY<$m&Z~TPevxoxR9}{6
z)QL-Nx0hPqcsxb=|F3%=mab)xS2oK&5&7ewr@iUH#H!E!Mf%EJZBC*3TMnF<<gh9$
zbXCOG4QuatgswT^x8`qP)tN~`5$^*04LM|7xf3Sd{X9i=7W;;6CtkZev(D?#*S)P;
z*Y!h2A<4S@WbPY2@t-D}?#vQh^YZzFwdZr(cW&jh*;yRAs*JIG{{i{Lv~L9#`>YM;
z7H)q0^T?LMuw4Jg2YB^QDhV*B2xzN@+4smcw?#a%tDC*Qu+CGv=98iN1N}d}a(8wo
zX6(AhcX0pTi#2azj`#gyZC|eBFUPyGsO|F=(`n^0bw}<l&$FC8)l2O5)e|L+SDn27
zw;7Aw&99ihHc(YsZ@tC^Hf`op+y1i&E|%C?cjMwbw+tUq3$G37x#~u1gD0+d_3d&*
zaOAF!#>cjX8g1THtR87q9H*4NT%c~L-;perrL3InzOA?7685ZGF6t=x++#}Yoa(X{
z?JHmE{Z!6xm>*hSyz|+u756UB-G5?Mh)~D1%ho&RF)FrAot+sce2rhDL5s=mSk*_J
z!p_#Yski4|{g77gQ`v9%oR>>&S)lTNFRugT2@Pc(9ku?t=7&yQ7qkvr?D{6?uxJWL
za^A<M>qRXs%EErfPATM5|DIMUoIlArB<l00m@0MlZ*A}9$0xa3e|dL0dw($BC+GJX
z#}o2nUYM3QZfxCsdjFE*J<MPGpBT%jt}ryuWc>Ma%I2I;CL45G|0j2*e7hR8FKqX_
z?-%|C@GUovII_4)Zy|5C-23WDTTax@&0A|NW@Da`?XdLm={+?YUkUg>ee~&fgYC;8
zBenMOj+w6fGRqIG$Tj%(eCzSaM$5fId_U(X^|F>1Gu@W*JO5E6HFaH?*O?UaENA75
z(oCUe#d$v~O^;Q!y_f#_?cR+lY^^`G#IBU~GAs?$kQD8GuA-Zzm|;F?aXs_g+UiYT
zL(Y2Klb_z=(vY<N{8OfDX}1EdNoa<i{=)cbquZz8C5#4}bQ`2!|6n;RCs1R2^@Vzc
zlk&RD*EUwX6%OF{(7L$G`pSyds=WomKg-W=t>qArDls}P?D#4AeU0~Qo?yP*530Po
z|Gxje`HWdk&eEUa;Rd^z__^;b);!>QNA%{th<3?xX9vgX$#D!e*F4ra-+XgtejwMb
z9e3VFPrBqIwSpn2^XD`F(C2HsT&MBZnSOF>Of~=dVBLHBlG5@OQC()Oy^eEyLvIRK
zXMY!)*x(rQaJz^7#ShaqnCZN&obPZ=_S-Xaj!<QNuVj$|8P3Q~O=~?Du7dN&L#wuJ
z32yql<E+D-Jxa&CPbhS3;yNH>TXT5Inl)+*?`%*#?{^^LNXpVl_RUA$-OpWApO~0c
zFy-Kz7d32_7yH&8Q4PJk&$QBY$`w7EzKPrWSa!@lcQ`Nas9;IJbKc1tPqArT-?Efr
zqio!(sjJG@|B4fq{Bd&$Z;SD|=X=y%?z!8vU+j=}hHs6?hslmk3nuvG#a?=`YVDiP
zj=@$tdUf4pm>8_i%=TFI_FUA2OTJQ$8m-S~>zf^xbKn+zCgl)n@n-Fc5|+#_53j%b
za<kwqe@f7S(C^h8&nKGyZi<rE(KcHDmHD%->gLp-^9GJjkN)D?fBQ+S?V1I%9_gjT
zr>dRfynOuCx?bh9NZuO1XCfJ;45w2j|KQV}$B-c4+O>YqZ<Cms$0@wV`#zMUC$wJc
zKbGxtb}38YrZ+0j_D=oH9Q1j?{?gBX_H%kZ-xJKmlzBbI$bH)BztX{~tKCBFA1nOs
zUnjNvKv&W38Br5kPrT80i}AfbV|60;wbVwF>5IRy#?5LqQ)(4mt)U)we)2)-eR=Cj
zRR#Q}8Fqbh)79;H*}X#N@{Mg1PTae$VEtg`wR>0ZvYY*y<SwxF+D+|**ez{~CEgvp
z|8vWVr*7G`TR#@s-`AOW$o{~w-{EHEx-%Sl-_Gd0`RGW+yhC@{{&&tibE#F<Ifi$A
z^`diZ`)-TsOIqHpn<}+$kHM|4uKi&iaSao4+4^KxluSwc`CoWxk=>E$|6ML$I?HyU
zdE<=PYqv~Tw{fYj_wS8Q)n47*|AQlnUHEuqrc0`*%-v0;fkuxdg#yK-w*@SaQ?jai
zw>x`{Qn1ZUi(vbiuO~2Xi@3Ga_Qt~dHO4;vdv-2b|20R#V&BGvPJ*wxm$Et^<jy!@
zIH}|ohwj~pyZ@E&MEoc}(DT_?*R<Eq<I9JYwpKP$OImI*?{|+;t*R2-^@rut&EqyL
z(hLh<UX-)gJ?WK1^8e4z>b*AoXm>7`{Jmn&flUfsKOgCSiT~C)p+j!btTrp=J)-O`
z0{2?mf5@Evu;Fn{hXvof%bw0nlBcY$7p>HoCDxN&?!S}m;(}ZT!As|EZoK_O@SI-6
z*Bjq0iyoX2NSYdKsPv?$yQ8Y7h;8wo|Bqg<wdfeH`V}*;`p@Ne$CMT<Kb?5zw%g0k
z+qb`(*J*cN>Ec?$Expg8FL__8XUN*ARHWzS%4_}e(D{vv%O9!C*|_STktg5J#UjfB
zdBmCS{BK<_S6u6l?bNINauahxi*~vz@n!C3o)}ZNfoq1@{EP@j%bFd}r$5fiJu<6x
zeMCgCNQP+8(OHLCf>PBT7HshU@%;RzT)XM--U~h6z_H)t!jaoj%QScY+A6K$ce?A&
zwhQwc`=X{z?eeI*`{nuDuv=&NGM6a*Q@!y1GjmCS=R6&o^P$pu7ny_pSH>;u+joWM
zT}kw^iPQGT$WMM%`QX2u>buG=j>-Se#4NSGxx!IKmXqOFWvKLGi=%O8^-u7#2fkYu
z7Q4P~qNm5_RuBEN=i6*=vFT3yzMa=v{YTth@#)2UuU^jKeDW^LY?t<Z;lpjbQ{3N7
z(1`yUDZMoBRok_?<Ke-AyK**gZ#)?;xXdlKDEUj!mc1vv3T_+x-hOL^jn4Wn{O&$#
zTvzjdIhgHYX2|ZIc7Wq&i>cddHcggm2bVY=T(yep;s>VK)c+Za<f>oqO?H=BKHpP)
z!j}IBE!T&+Ty0yqDdAc{RM$%B;6=HD+~-&fI_~6si8yZ^x_eLld&cM2|4DtU+*a?M
z#npOy>4Il=+p|q`SBmKG{e6OOhZRGo#=56%s+?i&nMsF!s7-pqYx!m8D$Z9jY`1w<
zetDZw|3aQOtae9Ch}%-*rs*LOU3aQ;Ukl7z5%BEum**M`m*!uS*W5Jk-Vc7=mO%He
zeaT(3A`D*~l@OaX<)l#eN7dp3%Kz6$&v_?w>evg3H{z?kT=fp0{><`uz3ZeG&Vl7F
zw%IW{dk;+GaJ(`<{lO-)pTSnoWQ0mwcUoOl6F+^)X#WbqWmmW|j$O_Pnlx!UrzGbG
zS-lOfFWvQZ;jFQ}+JEz*ByWIWa-ZEdH81h05f(uiuT6h9?0MX~vPnr-(93nxx&@B6
zvo=XDS^Os`oxxLl#&tChjqNww*Eas1S7@{>_CEVhyQ1sD;t#ejZRlF&o%lQ2b#CZ}
z&O*D!c?KcRMffIO)@hGdH@Vl`dwAs=<KrBTMt>cQQnuO6k3GtiAuhj9M6K}3C$7jk
zg=1HK+Al9`FlnE(ckkOhbKk38*O-5{uGp|*rgX!@kb~9pc6{()pJ1LJ_&VsTeYR>!
zkIfv>Ij4L3*zYWC7oQ%)_hnkx-{c;ZH-ENVz9AF&`<uEIzg>8SjT!6w4d>@POt`SY
z^|n&TthbjBJ#5bTzm4JbgHX4?DMH;*^D?@oWXjveTN*uXObS@~@A^-JoXJ7E5BzlA
z$@zgptZkQ2f=lkluM^JiPA?UAh!y?FoT~f$N$-3e9qpyh`qFPbX4b9lda?Auv1b{n
zz3c^o6O$Zc=Wd*T<dy8IVuyF1-m!)p;drzye}`z~F^Nw<{LIgE8=R~R_PezDoWqX)
zef_nuURNijYWrnu(|B~aF8r37=FIIGD(4O54>o3qUFP@}^nAL-4Alfdp{>*Yny)$W
z-Yio+EK_H3yWrv%=l}d|?6lN6n6<k=>CT_Mx5Yo5=VR^*2}xwk&b~Z*QuMjEj@|4o
zIueR6GfV$FW}N=XtoG`i_;2?@zsa*iSA@r%+p;5NyQgn;joTjGA8D5~R5!BePt5Ck
zn0j=-SJTw_f)BVa9b9(f^)klyUTJH8PQRwBZrE`*Ozi5FH$}7mYNhQn5BaRIcyr_=
zCW-0iPv&KsoIJqSbG5toifdfi$<_0JFW>pB>M76Cv{SQIN@_G~3cLNwa9t7-zPe|p
z=cK0*MfzXms!ufcPxMw(kJ%k~k@@~>#YKxhUC7Si;on-#xa!u4ddpRE!S1a|Yu<#O
z5U*EssZjAO`(eg(C;x=R@*bo2Q>R{C`&U0(aN>$>Ec+ik5A0t3-~C?lttt~{k+#KC
zY*)*rdaEqH<azdjF)Q<lt)cHDUT&Opdyeq-4U&KL8E2}?)!(afSk2%6BVqQ*iFKE&
z-d|_>d2f%S&Xx+rNk&Xtxp%zjNO<jAP;&99y#KokeCEbBxAdm$D7qG%aZfEsppk!_
zSaPR)U+(dRk~_aRshrb!;^<cTv%SjozpRS$-sABn(mMqeY_-40Fil(Q&=PKAr@eA#
zx3R|b8>;DtXFUJ6_>t)JTUH9}qNf-;rR=7NJzKBO`HeGfLFvj=elMxFe!Wrm*bEl8
z-SbUS%S`(JRj+#guEa|n|CG}8>>RzGX!g6*Ra7UJ-rM`6yv`^#@bNmoj|`Hrw@;od
zTU4KKJjHU-);84x+gc-Cr@1o5X6%qDoBg--pqxsHicsHCkHrtm0$=E|eFzWi;PbMv
zKJwi8;&G!;E``aBe;Q)81~tFyY~C5Eq;v6c(!}Du8MmK*mF@ZyV10YZ+=J2Aw{3El
z7I5ggq@K$4c7B^!P0ekl*5J}B*IBqd#PTL*8FfcK^8dHOz<SSvs(LNmO|Li3tIwBy
zw#(S%%ETzfXtp%l^B21d4R&))O;k>tEyhz4e%@W$x2a;z%(?`}B+b*Qi)To<)*HN;
zoGB~2r>E%5CM{uI!AT46omzh{{o+pvmqiiE>xzG^`_9I6LPJC7tNNM7E3Xb}bF!(-
zpH@^Sk$lwaHfxGz*uCqEqn9~U>76kZ%;-7OUlEaQyIn0d<NWQai%R^z{)?<{lK#T7
zo@L&d_lgPoBmzsTZ+a&R8@>9uOg8%clFFFn>)oS8_j_-dGhvP0WLs0Yyo+wDq<JC(
zH+4j-Ij{aVJ4)?z?q;7$R|I<5WEOtEb09)9OFqZBZgZU9p7%+a=Rcf1XT<NdHO6#{
zw@CW|>0c{9>?ogHcInUS=lYlSJ6*k5^Y87KD+d=8El4{1x^_kNwY#f~gQJpvUq0$v
zpS5+#r|)OYI_};1w9j3&l55kW!(z*xe-mX`DJ&AcO>_6JGr5I^6E|;a*gm(~tc_>y
zzoVDTe`f75Z-4u^vP){)=CgXA6Ia)5+PLJOUHqDiX$c#iH%vG4Xwz%#R%1@M7y5&}
zH8$yh*<ohc;wFLqXBY3<{SGu|teYLftyER<`Df$YzbtPZ0#p{>esJrnhHiw{luy?V
zxlO*O!0~@EQ@<&Hdt{1E^)_yvscBE_ImGV0<L`U2?P;`5dqr&h5$l4il!@j_hF8*?
zFE+^hKi#`*d1Kk8ty#_&Gt)l``!QaK{q}XIWX#Mrjur*~1Sh0Fx-m^ALp`#l(~tkz
z^Ji5*|9i7<tUYrwT9N5+BUh$FANQTkAKdAS3TJLwxY$jaT{bAh$Ii6+_By?Zi-LNu
zMSH*Bqnoyk@9YoN+5fkmzxscoZ>1|+#*Agp8|rSmDe&EFF?;r5(YjKelRaBg+`12}
zWNl_SUmdl!Z2BFOn-^#Qdlb0AUw3J-+l9Azciuku)LhCWRJ3bzf%5N71;uw3>uq=0
zclW1*SfIocC8o-}=mfE{C+xn<GAGBzw#ZD)c-En5Bot|vH!=R&;#;0cotHnI44FOk
z$A?`f?4}6w<&@uUo-nO#N!XPYavYIUl&X_=Fzvr_<jpEO2aD2_XIfehoxFq8FI{81
z_OyJ}VUJJtp6kATm0z`3Rqx=d!e3F({Q|yZ+W)(A`kL+&)j2y@&IRPQe5%mpXWIWy
z$+2^X#Q(6K5F4)=_e%@qBi0;q{4b>~QuI%KdYIauFKSMUnI2ZKZc1x@5z@bQlhcz8
zSM5BX{8>Bmz4c@NdGpS`@?D%RGGVQ5hFUeVubxPl&fF<&|DQf*UnbFUSV%P1Pg{{Y
zf8J8gwl7Bf+bkXnF4!4&=clxX>xG}QKb_xudd03k*ER~V$@H&pC}h35;8y>keqVos
z8;T)Uc0G=KWjOnPmv=?tK7*BWPTo3twPos6q24JG9HwgmGoNld8(>?hTAX)9SXxO`
zBGe%J`Sg#BPaO9<Wn58DV-pH|^Hi(mP0w;$L!)(e6U1F#U07*0Pxg^`!f&ZNi!Bc7
z=Et3M4VQ~g?3=yNMJw&no_*8m*uTGEb6=><o^WU5Ezfm<oIw+|a%W~lW~t1a*6w1G
z+RF6qw$IH;-{!>#nXNOAOMei#A*3Y6lHuJ69_c&#?mjd-^O^1F@3r%DnCry%t%-Wn
zA9M7$?R?9+sb*oj!+7Fmw>?|jyrKGjNzm%Mn{V9wFE_VMK<k_L{Kr0DL<EY<emC+k
zZ1{b7XGzs><pYkJdh6U(O4-_MTFxd*zG`EM6w@{flYYg^z1YC*<%`D!E8<#ewto3r
zbHIZ8-L@3==WHE0QO0%7A%9z+e&6zA;g0Bf{>umI=EchE3ithrGGS>ra7UnR|J)Dn
zm)B1Eb8VKp&msG1%OuiPa0QjhdYWhoO<(lloRLvd)OG{5Df5_F?-k3fpJDPq(EY`6
z;XTEjERFW(ElZ9bwsL4=nz}DqBdPoPt+M3-_l;fuE0isAxSSgJ>+YSKD*4&YZ@uPP
z|Ea9Gl#wgp=kfpg!rz<Up4{U1v(f*?t_y1Cp8Qet-Mb=a(;310tec)m1Xu~p&*&9S
zxTN6FK6Qzsg`~Hd`-FV!f3o6FtiP-%a#A)s>bvvC`cD0jU#UI<8tuQ8^8@mtobArG
z9G&rb|Ha^*TK<Ofa%SB;vn!H=xaUfm?Y(v;T<6i#hh{HX&6nkEy|89Y!2;9k#S0yF
z>25r7h_k8P?gLwm5dZP`OPohf{`#`{$M)`xH`;HsPsrH9IX`QO*6mLwiq6HakJ{a3
zz1#BQ+>P_4iUO&(<mAm$_}89T>CNW*b?PylWtX3KXt23TF0Q-o;jAG4=F42SpqcSL
zMbGMl7X0Kso4t4Sgapa*h5IMokk{Pt&pr3tE1U4Cf1j*ieB)QNO*@+7DeJ!6&qwz=
ze$8<UVmqFvWWjU8BSUq$t!9(wYyN{T)^^X`!QJ7sr}bk1;|kul&t|L+IW*zde`#|I
zA<N!%sdG<yYj&UJc~BD~yUg^qz<H~ZJ3ks75?1PL5zpN5>uQ;Q?LOv(hvef-OZ~Py
z%Szh&#<WmQzN^qITfH#mtWJ*@w?s+sUZMX1xwW3R>*pw~%X$^}|E^HqpH{J_+|Lp|
zy;U~aXmDFPoJsjg@`|AQ6SNvvq`%T(w{TT<?{o9BJ$!xQsxPbKjLpiI&Z!r>Rp4=w
zeOkw|7^xkhDMr-~Tzhu>ef7p5_Ru4ZkfpnX#AZ}HxEG=w8+PsM>1)E3n;9>M?=$mp
zog;ROnbmn?{oyyuf9$vvs_^OB<A>f?7dwj1RphHnO867Ka#8V}l@IsnuPL|lU${f*
z{H!m#nojTA`t?2A!)rUlPV_zhmC&&`ZHY|2;v|Q~?Gn|ohpl!=O1E&NnJ<cO-c{@*
znx4mH`(5dh+BZcTu^R`Rm398F=d4+L{==fvVR0{69e&@}cwfC^hS{<W8rrgZs{C4#
z5B`bHyu0Hw54)ZJtdkRF{qx9e-ds5SQ#<e6x1tB*3zu#?WAjVltz^T5m20#DK2OkI
z!!t>3qTf4~gbOVU*IZxRVT^n_`KY>q)-=;sZ@$bqqv3V;Do1DTV%CGYyVJMU{7g%=
z*--I_U-7V4(7&_$mdX8I6xSg8HRk_rz4?K2uem?pD<u8Mt5&jGV+M1WPD=GAuO&Q<
zv%jBLU%D_{RzcoScHWK5?W*SYtjdg*dGe+N>%5h34Q#f0U7+xM1=A+&uPF{+Z}SVq
z{d3qTD6I0VKEM7=V=`~_jsB}F>d#+Q&Q$cySUlyk*9NvrW*5{y=}Vt)5n?{3@;+!y
zU}y*HhIh)Rw)!z1JHPeUi?tIIbzNH|7M$(4U}Lm2W$`_pYiDC#%G`BUh!0K^(e;<x
zoyLB8HD7Afti4~m%`QLw^L^X=+S$i$B*vxB2;|P5r_A;xI^x!g`JY9eJ#%P%spWU#
z*O3k82Mto+y>mGh(UqL~d=*ch$K-9x0}f28v^D8^-&SG2`p~kiJhxS4g|@Fxs-6C}
zb6>Em@1hH9;vPS<y7=)l!_t*17kRt3Hu{S5yi?2W4tuiU<g&ZXUwQM-?7Xyl-v(*_
z?P9$%=1z5v*ipJOM)85jmF~;7i<nt0b@XHfum4?PJ*z9S`GJan<6HTsv0IhCg#LM}
zyFX3iLYr9mj<)-r{mt_V1zlfeo#ejzXO8Hm^S+w`b^p$o{pVtR+cELy#Tmccj_X7V
zGi{!E@#`6Wr74TlGn?#wulvH)#!&V58t+~AxF!9amhLPcuX@d#nHOO3F~2cd({y6D
zu{)FcV=;?!d^M_JAN0aL2mj0#?D4tODEDBGwD^I34}tA-E!NCGz}Q#9X0xq+hW>(%
zj~D0NyTO}y`ELE~!}%rQbGZfQKAI^oJ3?y5`|>@P6}H_sbiL>$|KTv#b@%lQGo*S#
zSMsF%y`e5Y@!{z=zayoDk}f{#cH45ZF7@K#D>m=V^%R@dZ2bDk=^l&tFV4u7)9>Y4
zU0Hjy^(a#eljMf;9`93Bd{41WIM0)MJao=&A;o2CaaRt6zk2`FW*fVZm(_%Kb^DVH
zVqH_hO9PwtbZFkzS65@a&wjVPxt_POp4Iw^F8`FA>+{YW;cpJS)xE1rO1OIFhwI;^
zzXk}YyYpCyR=u>X_;|Z(?~BcCSr@7k<=?*12)AIbusxTw)G_6Mfbqh=4OiFniIvzd
z@wgb*lhJFhxa$8*Yfi(3d(wIPqL*#9iF~^B#DUc__@^BDy5g3*NN?KXhSm!?=il6R
zPv#RzaG$=-=cCV#A4(ESewwKy&fI9bCq2kxw=6>@|4}*i%IKF9HgHMjezLlCtF1+t
zx&C&|lGDWtH*Dze=)IY7WZJf5rE~4U9~86hTt1<jt?<Jp;`f%~`_?)ZM^4A5wsD@F
z*frT}qM6z1H@_BNPWnC3S&=2xEAU#v>^IML@V38nbp28@V^6j743<q!Mi!GN9oXom
zcA?2jGo6o{c}-N>3ZsahJJx*9uR3AOoU!@MnT#h*8FREszIbHUux*iwQ`o=%tfB0u
z$@&HIk3{47=I!{KSpHzyguHKG`X(Q0QCEF(^^SkhX5phz9XFNsKbFc^ZFcD1KZaj_
zotOU7EN-2xlID<>I^FubQIv4mIZMNIn*yV&vFBzS3dx=oC}E#@e|1Hw*bJqW$5WhZ
zR242Kl;v+{w2<B_EO=(&m8+$U^SquGJm1|uwJus_UBP4bH7{R1o+GpP;hp*`?Sk)$
zjD44D^K&g>>znay<~2F{!d+Z<v&`QVtzEb}%<$Z6{W(!;*55Af{8#aBvy_FYz^$O?
zMh|nXYD$?Sm^5bJ|Hs(<qk*a7dfvRs;#W74WfPZrc3H7`XD|uYTd#_WGP>3yVY@xr
z^v`CI7RSh$^?~O?D;IDc;S$v9Y1qv%<?t7iEq}JAe%|p*nOCoPi6~3%bmJ3hD+6~L
ztob8<^4F~WLi4ti=1ghZ$Ksq)`}|g5%DPWiZ2FeGP<&USW^(h4`ozy-;w{#z<Xe|V
zta@YSIPY0NqpfM;@wO*3<3-q$rZdmbIupzP>cuqG4d4HS@NgVys#j)?+b;Td{}F==
zGre|Q^4j`;acO3s_<sQl*=7s%AMxu&!t3QOU0bPs>+s|GbLOO7jhg+buYlj~;LF|r
zj=nzoPq=QgYL&gO<I2q;diEVrSIln3c9ljQ(zq9?w&bS4z3X~DO#U$rFRF{27duT~
zX=s~sz2f3B%^j@z{3i=?^)FxSnEUHV_r070y$`mVZn(6DDW_S(kJsvnfqKxA6`G-c
zrtkZ6?)ZC;Lka5kBJn=!_ut)nWD5V4h2D=<Qsw9UezSf1R|}43Q@`2gp3um1KD;w;
zXVZf`y?LDv6*#}usVlGEweQn$3Hd@+1ySFPo|Bj#efP=vH|_2GCGT24Iqj~#_r`5X
z*IvE(FIDFla|;EyEPYz9nQwmh$DJ8JU(F3t*|ql8XSa7}U!Ss`Z|(Z%<;?mZ-}CDd
zjOJZSij=c`KY>9zxZwUQ_c^DJ`R&?U?;7xT&2#nZ*Urf<HEtExe*I+w@A4VeJNN8N
zn9*ppd1uGYv%VSy8$aGDj=EF+ONsOE@40Vy%>CbA+{$)i?fTdMUIa1gMO&Dj4d0$0
zlf$-P!TU_9!|{^I)p=!wF$r=hvN|6xdw%x4lyv!*F~6UQ`#SC~3wkTIX9nDCnb<74
zPguZzzw@nVo5rZlgj@}_Ij#!H$Di_@tm|dXESmd#Z{xCVr7PtJLmP{}e=HaG)=YRf
zbB3toiO9bXs~#V1+p_4>xem{uDZXXGxikNj`W;F4)b-iHk(Rc?C581&+ANK>&J2;@
z_smW4{8_VKFS_ZtY1?(LN!5)UaqLBtd1w9K^114^#PveM$dbQ7vu{nDr*Y2Vzv9|{
z(T_i0)C8a3e&KxM1e2n5->%MWbX<Fh!|d~Q8$TD1&j<4Kb~r5&v*Qxlb~9#;-<IoB
zi`rhxOw`wTaq8&1Q_t>7=d3lpQ8T$X<i*mMHR4L&^^-n_&G7zfExfH}d!rx&?{S?s
z;U*o~ULTzTV(uzDo4n@!^rq6wT<#msgkE@>_3kxSw`{cB(<Rdqg%>fFIQ?6q^MA{N
zm*qeAYpk4Zb$|Zd*)^QqdhxDb{+m_nO7i<pPpU`|W!JjALEV}m^W{r@sSPXrJ$}dN
z>~*_xqcuQygEiBh!gI6J4{e+gShB>~&@D7aw|b*9gF|d`WYmQV5zF4IJ#su#a{h{3
z+zjoL4MAE9X0LSNUSi7=<skde|KBAQ+uh%V7o4nrHd%h@RrO~#pM0|PPt~3HaO17S
z-v?V<4+WlAx&QJ<&Ya2K3t}x;kFJ>I@wPB~?UpBsYbt*1lU%1+>er{}#n>hx!c?^B
z^?LpVTR+|uTUX64_)gwdF373D?wfdzsgh!NO8F0_q}^>?dg`@{>t%j~UMc(GGgJ5Y
z6tSYnM2C6XKHN)Fny%~N-*>)1`J0$WaA!q|(=^=&Gnf_~n`s@$Dfffn2zS!D$-+7n
zHnFd6O>XVmf49A{^uB=5jKfnkw|qTbsdR0R?0tb>X$S7e$#3`AJY`NMgW$IP@#}xw
zmc6T)<nb%&mEs4v#f5q=a~OVf6_%U1UodrVm*2T>+lI<3X1vQw7b$G{@hxoIKl`<F
z`r>+~UY{KJdtc@6R<Xl(-nq!%zc{V8JHw*s*^5Ab6{am~f84of#!{uC|JA-~hJD4%
z9UE3}UHB@WDc9jSYuNz-{UaOPw#}Pjz;$fm)eq;Anr-wC>NeG@rB7x|5#Lw;Mt#!C
zKbg%{rfj9P>zGge%#kkcS>hs7H;d!u)}6cbrfu^+7R9Q3e7#n~#+H<*!{z&Q-RB*3
zUanmneQMjxjoyiYjyW%*;&;l6TJ!O~3T6I%Jz?81>6B&ank!5-j$N+1JmnehlJKMI
zV!LBBO3dbL(cGW<?m_SJs*F_g$*tQI+XJ6;^~%4^D!=68%d>Xk$FTdNCnj8<HNV46
zx=DRbpwaT2s1NcAVoYsIL$qu2s&88QL^34JJI3Ew6Cs%M>gc4ars}38b5-@YT2It<
zXxaM7{}iimJG^xD{He}+_RM$u{fvk0>6V$SP0zkbOu2cPquyWezev`sP>Ts2&nuqw
z{Vk9?`YomR<I#Up4|P2LE1YhzLDuiTo5uy!W6pjuBJL7(U52VNmOZPrSP`n2>?Oa#
zIP`(!rMEiWm5MudG~AfZH`y|~J6*vwUhZX1O1Y@ciCMcJgnqfw=k`@v>hrAA>b+B+
z&RsU~OW6+LUjN0fH5Ns)taW^yvgpQ!by{ck98g&P<alA+{OvND#<8yTm##4#c(_%l
zrt#g(mT8}NnH=r?U-q7T+tUuVmY|@YrjvFAeY$FYw?@?e(Pty+g>g-qFM1QN@H6XX
zy*eeZEo6Gs`u5(p(^(ng=A9CJmv6PyuP?H|<A2!<MW@p*uXI;<R)@`yytr=l#pcBO
zvc}hR-10ka`ghEb;HaAt`rK4Ere1kw(uCMeT&Gh`yj<;7rQt1OZaVD__hX&y=RQ5|
zx-4tF_Mokrj@X`$TV`@DaQUgadVz5P_hQ~3`_?g~YkbeVxx;6<zB|h!pAe;^PqL;w
z$qN)OdbLDr!OZf5!C{OJfu)-Nxqb3qne_c~kCl8LZRursshhWCRoCK_+{@S5ukYUS
zEmDJHuZWBMqY2W>IeV>A(|GwG{z*=Aw*MFusMlBYNoStltk*{$RY?SIZk9^*ocysS
zCn);&ZZ{K=l8wAqxo(y1oU@H-{?u#jO5v|n3O+q=63^AOpWOE8<Hw|n1qX633uw;y
zej$31c3+EbN$~60jP~n3TK2eqd?gnBl1sYQbQ<eL&PBZo++3aAEI+%SO?0?>#<@c_
z;A`lt$oeCp(mFfepE1mQ|Jwdubx^2zx#^oQDMnV#o3o?Rx9|I0_14hnaez@$Ak)rY
zwomr2C|o(CRneYxih=QDkp|;teq&krANzQ#o`p;gIs7gwAi{IP>e<>Gla62SICac(
z=ebX_QhTEqR3Cr7$R~N}$I%Q0a}8c6DRs_SKLS;pV`MUqPH|O##Fp>I5tX*)rrO)^
z!@u)Pen|D(^);XQe<xZ;&ikzE>KNlk>?<ti^)6x1W#rywP*SonXn$Gor%(HO6X(1S
zj{WpoC9?5PmD9^bOc_@fJz5x0W;j>u)A{O#m|c6N)D`_3l4oq^Jo~P5qe7DHhN^it
z?S6d?IwA6=X7%oiJl9<>@P4wB7WNQT%6jr@Mx%pJ$9<2*`RZ<`{7%o9DVcfK=Y3sK
zD#NBnmo5}C{45Qr;=Wm~wY~b|w#xD=<x7Kd9h~+X_Fd6DeSgBT@1IVbbM>4pzxaOe
z-*Wq^95<(WW?!WW9hn`T?ar@1h3@eD=yt-yeY$tg_UhuPthb~7xo_1nRDZDCwrAR{
zL;J4G_#<s|x&M%#W{Z^a#6^oG-x}9>z3LZGO}8$eF!#p$S68#b(@M+AX5P?R`|Dzx
zSjVfm(rsOgt(iGK0_suWSH8|YcAO>qRd&?`LA`Q`LeEaQlTn8y@8_I5dC6$cl{wCP
z*1Wpnv_$9VzuV_6WgA!i2u<8&5ukU>b<Kvgh3;3MTs!}H%9eR@?^gZEIlO7@XNllc
zyK5Ccx+b$;vFklE{oam~0T#>!T@tl*o=X?(jc`96V*BILi()3vj~>q-TYqku+|_yR
z>*Ze)n%|_Q)SArHJAUi$@!J!QguH9=vfJ@V=lsFG0^v!1cBcb<JLAibi3ODLd=ZFv
z8e&oXZOw$QUB8wuy4Aze6CrSx*=Idp+{2yEAMKgnxb2BWk4&Ubj$p?HMcepq2J7pX
zjt9=z$T?wJ@#%L`e#;)t)8g53c}eMl(qm2@{a<fw$Xvgnsk^^+Z~siwTdR34o@9Mm
ztu!%bg5iRB=YqEGTfF|&N2Pj6iLYyzJDCG>szjP5C$9VZvB}|~j@^z9k8^deKem5)
z@n+gGrscchYQs4hcF77p&wqaJTApC(+@qY+`?6Z}M7G~O-}TfnP<`v67TqOMiyw=e
zlD~QHT4UL=x^M0=uT%Hft8I)ed>A~r<p<vv|F(RK%T+(B%+uCQoiIteVQJ|4sYcNW
zhn@x29{*B0)sacpj`L^b!xzi{ao)IZefDJdW1&q24-#k2>5*I{r7j<R<EP7eCjM&Y
z{DKT;du}H!C6hmOyKm%da@j0ad(!*oRKvR_k2Q`t+|>D4cxd62J4cn(5)NA5laRVo
zlf)dLXfQYC!mB%8{kkU|`(<<f&3$>@FmImr$+KtGi{%!lR_|eHJS@|{S+RI_sx7mC
z*Baq>{p%Ayn{Oz-ZFA>Yp_X{WiV9o(;;P#<+%IB&9ZSvASgX+9Yklft-{0z^XAWL|
zT%gmq$ExG0|I(=$m7V1e7IKu_W!$fE&AXcSTd>tv@3thpJ1LPW+~2)7wRXCl%=`AR
zA}46m)hm0JXWrqfUaC{y?|+2*!ZdrO?9KUs$#>c<I~3SYPpIxnS=pGk+fP{dQbyT9
zw{y$oAGhB1_n5eA*Y6!mOa3MWmZxTVo}QS0az)q)ACaRQEMIFrJ7iM%W`S?#d={tH
z-yRPbHR4yD{J~+qLR(Bn&||MZU(DM4`8zkpuyCK*W9nxAeEOG9+xRVet&cObu9UZ(
z_+aJU4{MG^Y)EV7P0JOxx>OW)p((NO?j^4Xn`av<e&zl-w<oL2&O>eW(JiaoTjcIe
zJgfa=wZjj_h|;R*d40y;Vr<q*YB$;3Pk7HEe{r(s<=fg}dH2q|wm4#N@8`Xs@7>QP
z@r9pk<T@yoB6-zDTrZ?k?(+RVizB~$yQGzID}KdCg$aVJ>-?8q2#wqI#x|?{`1OYk
zlUunb?e9INH-X!{ot@!V_sR#d3&Wm?hMzdP(|fK>{q5!}YL_juT)H1!X^o#5uxQIA
zF^}ycvx613Z#tu|df|)4$M624zs@V}|6Mxs%Y@Iux$ia>Xz*{8;L=JIIJs@DQi9H#
zoigz^vbP=I=PJ&BV57`|=dVA@xE`24M`_CGYv%Ryc(yRElW?B0`tRohX3B@|Tyr*3
zb&=p~oAUJix&3F}R|%}{vcA7f|6J6@Z%-FKOj+h59m3+;dvVG0#xo^Trpq7H`p4<{
z%3RSgJ!9iUVFTxdX8X2(*V+>ys2M96_fJmo&5!D@cNwLhNAd-6HG1Uj%+Jj1I?;K0
zqf%IE%airRlUO9~>RUN|nKrXlZBzIcf40fGV*HlHxxeftaLg+RZLWFu;q;WnKQgu(
zX0wFb<(;z<{cog`x&Bat&F9<o?2DLpY?hu<%=YtG(Cdh$&s?RKSajbu&glr2V=FJ$
zn!Nt#{vhRPO;flWx?VU`&Ml8%EBJG>?5sGK=KJGi9y;N54tjN3dVEuQdCq@m|8wrZ
z`;!Y&W=ijW9Ub@h)D@9S8%{b;n6c4`V~^ERKcTB_Ush;ve=n2vmlgA#uyf7@v%bT7
ze+UKD3wzd<z7qTs_An_cVGgU(gpJ!o{_fM8!GA%iV^K(m-OR~f_rJR_*>c-Up-ETn
zazzE+m?}6SUgY|^H+}}U&;F{95NFM9UT*vHt5w0q1)?`rUpUI+xAlp?=9x*mnUpJf
zt*z^R@O|Gi?O^!P&1+j<o-hhg>A$(^+uIL6_l9x4I~2bq@f)Lf)SJgHSMLcP4)`Aa
zprw47)4ZOYrk?E~=j4S<W|wBU8Xf7Dotm4FV3oVUl{5ah#$_`bJ!{@5$!`xXhe`0e
zJbt+2?#<}kmnOyh-6&npSa?6_@GYZBSA*QY?Q-_WHq*Ut-n~}hMdgE2C67V{tFwYW
zM5*__jCrEKFEpc1^zoy@UweJu{b@?<R<sa*9R0KI@12j|jGM3iDdN3lWx4M9|A5_c
zT-F<JUVF-Wo@wj4$dlDU(~o+#*c67$UizG&wes+aIvHkvi77S>CoVoU>2f;Zw7gnf
zG3&Wn`s53$(`(s0Bg&(=+l=OxEPH)lTtsDy(v!SMhK-s+7vIdX)tdI}R)yX-hh5WF
zvbyvwiIL`!Vlvp2I;p#Y-QI5hAI3u}s~qeDCI<(t$`9kubk;E55L0Nv9I$e}hnYjq
zbA_8xpZB#J_m=KtS)YC4hZU2=S{AFG(w9q<>PmctF0hvUdb8T&Lio1juI*_-hhJuF
z*Ajh{lfFTIxzXf^jT5HVew*DZr(4(TA+Nxzcfd;{?U~E#BQ+Dd`Q`5Y-EO8<^7x+o
zF@?(-84I?qIDGep)0KY$^Or5P)w-ahF;}AN(q!MnM8)KvKW*=X><zqj-Ckn$U++Vz
z&Hle^I5@v-?#>TbvS7X3zPc9Mi>HtK@K(ju{4;m3Yw7n8Gt#)teUn4z--(k6M{gN@
zU1yQeSb65m>N(5od7raBINr0uy?vT>gP`q+$L0MeH$J<ma$x$RPpe|G?HC&wdEP9Y
zxXE!PW1fz{O2vdf+_G{aA?GGM7W&cCQu*S`E9s(=r!P%QryS;<y(jnRGC}(!`FExJ
zC+Hpf6Q1$=<Et}wyE$vZ)z7%+ExY=Zk*Rn=j=V|iJ$|tuUs;#x=B&W~Q&#Nyd+pdV
z%Sn5eDQsj`*IIE%wE9)=he?O49_i0Y+J5rF1BMO4-7mj*-fY#)Qunf0`y`^V<8bM3
zm2;1sHMmzi>T;8>PpXQ{-7#nGpJ?qfJC@k%ZuzFT!hc@sMUi#u*@g9Tp8u9#XSBWB
z|FgJ~uXf>`N&gS|Co`S3;SwnS<1_i`9Jw<0q^K_0EoKtSGUJbWuIWv=%%W*)u|;s+
z+S81@f)m|0eRyHeIPF7b_LIyfY3z}64%;rfwz&8o>&mw$SsUNS`Ay=!YI3*p-;^BD
z#%6=d3woQptDOASzRb%^S6$`EqttiVuu-g~e_2Pz4em*Mmw$IRI&fma%QYH&9sa7E
z&8zhUZk^%3p*w${tjd#wm~Q2TuYB^_S#Li%QRLq*Xx289@$jLU#(#DToU@y|<+<{d
zUFDI9Y!6uWo&K%9G}fW}ar*Bv=~GNA6!Ty8%)fH5bw&NH$lV*}W@Iou&b~PLwM5i2
z|CI?2ybj(HKduCQYFpi<Ec^Xo!><QVm*)E4k<*Z5Uo7%`>Qa@)Fq@s0mo&UDWnSm_
zA(^0Wa_aZD3cb=J0m}pDx>nv^!##=1>CM94&y&9|+^cde!DXqwX<mha$%%)*ex96m
zR9C-OyLrOFCk5t@CQmx?Z>NrKRZ?|BTWXH%TREBc#{@2~wVL$s#^p6DtCMeYRLh3k
zS#^)cFzCeLG)IAU%LVgSOUK+Znqj9e=T!GVtk9)uK?U#RgQwkN*jw$U?%L>d)k@ys
zP2@t}k55|{MYe0R&;5I*rnBhSq0a|pCeHnDxa?T^+T}iyJNNspn#OX6=~cEf7hB@Q
z-FIVUI(<s7&6H1<`gcsotU#zi@yXBo&lGBAiS;}Dz4w4)Ud)V!oqzvIm0jvzc<_$@
zwH1#f?t9rV{(i~3f6hEB=3>c%GXi7zBbKav&;57iiVqX!ZCl~BIE`(AP{`hMd`IeR
zVnxgTem*WL@0+|j?3Kg1GWjiPF4H;>MlEF7GW8xm53_|sd9tI{s;_;#>>E$&Pk9_8
z;(TVdQI2SJA>&kw{^bYsYECS_XR)K@x7CxtxXfioB|~DW|M1nk<o@xgEnr@P)p>gk
zs|G!G_bn^mELVy7$rSbRE31BT{r~PMmHdAi8@l)G-TrTLdEKQ~BCGxGe@#}36#so+
z@6l&7j~l6M-<_B2%al_I$lP2L!C0oozyFZ?`WHN1M^DsFyHNgXNzROAm#$dM5^do%
z`(izlP5jmrnX?XO1myQmdJ$nH!Oxzs<gnn8)qDr{HEFbk)adlMob`S6(|O**gEM$P
z?vG#2=_mVSyMXz>^Bb<Si&ktorGIg~!-msZLJRnNbgj)dO}-kx*29G5FK2qmWs$2o
zx?0z7ZLgBFUUv4X$);oOZZm2Ud$y)5Z&3cuF!{~Oc@cL5eu^BEUG7*Kpf=y}{I_ti
z-=+Iguip_V>0i^jKX=YF{g+-*qS9tz7XPEpu95C4x|{Q&GoERebEVUv7>&c4FP2`v
zQotf$czb7E`9sEvjiH8mRX1Fod#1ImiqE>p@jvgA&7#A3uhZhU8(!DB@j&1q`y!SP
zJUdc?O<dm0;1alZ?^uJk+16VTEyhyD%#vz%<qoapnJw_{0RNW$ySE!&%*|<4Un4VZ
zDck@1F3+y7a{5wtVpWv$m6M)JetZ=@v5!Ty>_20gk$uLLSI2L%UyRTB`0-%-yO}$=
zCe81h^>E$c7`ryNTibM2S`__VY?(EswYkrk|Efy9b@4|wzD;Ja|8rOBmrS$!$?%K8
zL}KHX9j6NdFRj1ow#MhdmT6m*)&)Je6I*@aUd6pE_T*D@55NEIp3r<MJmt#{hhF_}
z=FL$_0eK?3x-E>G9nMPnip?qVNp>{ev0O;yX7c2?DOY0!zp0C7w$AyzwR`oZlVA2K
zpW`<uSD&9VG4(IQ*KZM5R%)<jb-lg$Y2Aa5oa;(?SL|53_}Su8pDz(oAKm_l37MMM
zN8i_<BkR?d!2jj>^|!CCt4-eh_@aB7WBsvDyB-@ea~6DDc+&ryDR00%(Pf)u!h7P<
z4IkerF}+Z@@jTz2o0+`!wdGw0gO>z6+hI|5-KIFYd&}HS$+H85!;>Sp9&=yjIg-9O
zGc#lN?q5cixf4$56yI7{xG?ST<&97OpWeB?qgbZwTL0&06XktBruGE*Cq7&BI<KSM
zwfMOE*)7>0SUa~bHt{Nx^g8+FBuB%BYR3Dv{O4L;O*{5bYp&;?8P}B$9(eaB!JcE^
ztVz#TALV$XBlNjMzsXplcGARv?OY|Y7KV!xe9r9ksodIIdh_|hew~Y#^d%l_Qg=-*
zJ2<bF*Qw;v?swZ>p8U&Sqy5SL_@nYRfmCVBWZztSCyQxzb_}~&X6D&z|IdEI#mF%8
z*C%OR_w?zTW->h7Z;?8S<@F=2Fh@^==@%WQ<n*(~n`iWWk3E0y|EbW#6H5(C)J{81
zUowlabBzYeH~URiXWaG*Ha*?cD%x(!wn6Cnk)@e|Q*%CjVLY>a{oF%)6m?nN-Y%W=
z`81nD_QAq!+aKJ|aWy>qZ=ULo3a45B&;Jd79=};`S@ccG<?sJ*tNK5&Yy12kMNE&&
z+f;P2-yd19R=hRk)BM-3Hz~VB{hJ+{tsod9>!K^`761H_!)3`Ewo#pHl@~GUOx#=Z
z^~dwPkM@%a#CF_}V9g5Zm7i{x{QjtHt>0Zs!vu#zc@lD$XS)a8Qc`<*_qpNH_pdfS
zzP9UG{lxb(pY;njNq^6u_-+lq%*~5V`?>9Bz4s|eoT1ukHIG-<N-_GrN!iB@tp4%x
zf*fVhCeOLWW7(v50(Wv;?q->wvg1|i5yit5cj7ocaQk1~BgOh9BYckjx~7ul(M~BU
zZ_kFGc=>+!yi3QuXRJSc_IF`jgVzl2#WlaW+RA1g(JISWvb)U7d(i^svRy0oR8IY=
z70q3dXKJ!+_Jyb)2Ais<W*@V?wP#^w*Rnb90tFvG$?{wu^|$BG?=!cGLJZ3Ff4<27
zTXB5N{<95fI^C^RdzMX=zE$<q?277v-8cD4{r0x9ofPJ7FcRviU$+0M*`qM0D8YY|
zZrpM|Jo^C8eF^)ccdRcQ$zov6FT0!Iut|OP8+-N{w=T}h={`4g%Co!YcskW<6gI80
z?sea$VtX_&$E4!oO2L5IpZ;o3+@9Y&rMrF-OG#BmwWD6=&(9ngbz5RzZK-XJ6y%@C
z^F!a|K~M6eUwwc2xXQgWQ|HEduPjJo`0m!sDSdaZr2iWm{aw}aKPO2pP72hOP$(5T
z`pYIk)1|Ou(OcX8__I55r_D>X3hJKwL&)lhtl&%2W*xgr^HX>)a#;pcPxtRVX!Q5E
zZOGvzN8-J$HWlmFth(}>Kl{Bl&v!is?u(9Z{KaaoCHBv7SZ1*C&SS3f{Mz~42V=@7
zDIVC6_9i_`=Zo@&-rQ|lq<zY_p0wiANp8uuKD5a;<wc?RnhwUZn*F+4O=i{Xczbov
z-9O)-grDMHmO3xnbAxv`8}k8evtzgPBsZG7-JK%!c<sI${`;(D_;=)`&bs%jDc2@{
z!;0rD>pmq}92D#RDxMkiZhxX5+jOp-ac9yK*!wyTMi(?+tM3l|_c>{jbp~%m$NTiQ
zSN{LkF4mbLWy^hTpUCkGd!OZr_RGsPeYBhDy{h}C>s9xuRbQkR{cD-6EK}{X+pF(S
zt-%b#tnZ83ogDHK*4*Fj^>A0#hR8r}_DOZ2TV9Dg5BhV$JFkSz`_7E#9=9I`FFC2m
zv8(8mf%aFgm^;1<J0IA#*Vn!2He%a)J-(#6(P)9fq};t9<iGAoD_?%E@nPms<7&Z$
zx36Sw%XZs#qSimsv3#ak%TkXkFM=Y@PSg4#C}7~aT<*%%gC)OeOV8e6NGfM{Ff%%4
zv;V;3?_T#$95}gZ3e)k~_H*_ZB=)k~)bdQNI>;%qpnYjUY42KQ(d8;@_f6+X+Si~Y
zp{I2sM4{%a)bZnsPOSc|Wcz33?j<FAQ)8|^T=!e-=54z|Ev-#1UmAkEq?`}_Te4Z_
z)rX!v5odTx7oL`!5o7Vy^7l^D^Vh>m9{yQuXJsxJe&@#epA#AOc1C9O%qrTe66Ah}
zbA7S#b?4kG@BO~t|5{?)@@3hZ^~ow-OC)-Z{o|7IcigM+eZ7i*>Vp8oiD#3J`+k`{
zU2nC|QqQQso@w*GoM_{icWchYvyUCa-!E`c=Ra8*|7>=0WxzLMyF(jw3VsG|ZK_;V
zJIgb|`tak5yfb=l))p64C!G3Gmfutud0OnQvGKQ#VClA99Es~pO9S#hZ;rfVst^$L
zqsuBbsrcRMmp4mH7V|7Vv*f|g4ZH5H+ot59wcF8EnKe%=f-Sl4l?>+uqxZJcudS1t
z|6paX5`S{yxhUK2<JY&I-X|a1->foso@r#a^1@)N$z6UdYwf4Ur0|B$o-Q2E#~o97
zoI~bpt-yYbH=j2v*GoM1aw+0IF=yHZCMCbOj$2PD_|}~JJ$Y+q;kQ)Hm>*xF(x&`L
z331r*?@o3!`>f->p9EL@e3#Lkd1&FzpQ|^`Px!!KTBhZ;@$S$2v$ut<DSmmSa=qhB
zi68!F<L?~U8x<$m<oPFv`_z;l|J$eCexQCV-naVeF4I)8-+{-chNkgc;yETzuddf^
z@ut7ZRP`87nA43qeOv#Bj<ar9=y;x6x9;4omFim_uASJTW%p%8{E@?E8Z~PTRZcXv
z{&wvz`~BQq>HVfJCj_PSo_|_&Mn=+1H@?lh-Jg%WE4J5<g<W-jN_PJZjU86=-|Xtq
zJ9L4gLF_eu^zsi|z4!J=*cg;Eu3B=a)$Fm#vAOr`cWtn}Z2c|cf<X?;ys8P?93}mm
z^qoKdZZo^}jq$CXjf9|K(>80Z=w<zL56UGj6-p6n{@r7+-S4o02HRFyw{?<96B94@
z`!;;Ku}tB2fk%L?Ysm$M*QN|o^>a0B9nJ=HGG*=0d&y^M^Y>V;dK+_3L2p~+hJ_{@
zrfDP!>3TWeTwME7YJq&K^U~V1zg(I|k_#s+KR#>Ps!Zo8WjFrX-hXIt(5o>|vX8T`
ze$o32iJuM!|8-@Onp>@Hk#&3D4U;|prf=JN`TXqC`%8-#oT=UaHaXDV>~P4!yZX0O
zAASmRpZ}?z%`j_=!?9(F>-qzn*%kh;c^Y{wyza|J?Z^Jp?@0V?I3QfVXQJJg`4W?=
zqW#sk&F<weuex=<?(at%?a2m?ue|C`2TZz>GP%`7)9?1*7mZ?O8{KSIKR(;=)TP$x
z@U-tnTYpaV;1(<W^SsmU?&h^kQoG}42DEKWanU%j{^m5^%&DKN(-PJ`-}bEbwNJ;x
zKU>Wo9%Mf}DJCJE!{OdDo((BKibFLS<_VrDDrNn`GTr>VlH*RZ^?O!0D*Invc{txY
zyORInf(sLBB_kfMw0-wnTy#UtjTsZ~KT3S|!{v6NMn&=06+4(6emUP>W>aQ*rNe0N
z?I5k~4;r>-YAy_o5P0d8#m&4ym#3d!PC@#O?(x=tp1b4D6z^hqu=eVb_iCFnVr`eS
zZaQteI4{!ZUd5V@-I*^Y^=X|xp~-eCbcMR>CrAH!_Ip=vOTJyx$DC2}ZqEDlItjtY
zILcY8>KMQ5+8E(mmv`&x%eqgxa|1LE?B=iAdC_r4=)D7PC$m0&a5qcH(DM7Ku!`AQ
z+oDx3hvl!8`5DW0WYN}M&RxH^?daA>ygYqsqK*3z%WiA`idM<bi&R%WsGHM~)TVy>
z9w&qDoU%8j*N%BK7c1=Y+GX?m<DCMThC{n$W!p^{Q!X}!REa9BuG{xjf2!k=8ZiU$
zTk1P!zq?)Zewm@5d&`fPtr5vehqA=V8Jg!Vir#VSa70Vw0rfSpF$K>Px3rjT>eEts
zqCeAfzp&Foy-e@IAJ2*_)eh-av)F%s)z{wr?!)DIY70AO)W5nUa_W+Yr@8OvK;x$?
z=IDCJellEkm_5a^A~~@>xG_#R>(y<ZS_Xwfb=T`AC4|IZesn}iDd53f5Ai_8$Qz~e
zr!LjV`D|9i&tp`>d@=d!x0@^lk0#ued^mR@`z7z?%*(<B;=0~MZTfrG=+vH%56zQU
z(q2q{c=Gn|mFIJuH^}rZ<k&DXMS9J;eC?ZGekC93)_eH#{rPpfLRL@qiP|H@Dpfvr
zpUdudx9!Z%Z;-!OZn@Z!$-UH;Wqx?-PP5beTNj%yo_D+Meyet(f_cP8$z4Aes$EO(
zxamB7-ici66OL?0K7DCu`SIXymg=dW2EVT7nJIfdlUdfftkPEQ-f5{*JLO+3d~EPx
zpEa-F9Ix1~nvd=;S@@a1>B@XvsiM0wMY8fTyC-X3e*fEAb(-KzX5-~0!rLY>ujst2
z9GJl-zf@YGVYOqcW%{B${filjyLQj(ztncz|IHk}u8?z!gXAJVCeHaD|C8Zpg8PHl
zj0@iCKQz5Dqq=g!oj}$qwa?DWFM96SS1ab2w3g}E^L(L5$>k^4PMn!o+|;n%ypsPg
zvz)Ou!&!Dg=2@KDOL8Vg#+=Bk6zsL%WT9Gozv8a-;ggE0hL7EMPd2yHG-U9$ZL{nS
z%sTKqa7S=q<K=@J@4amKd@Az^$IH&<_Wf*;J1wXD>|s2xM(tGqC-3niWwot2`RDnn
zCB7{1T`^ZiUZU1rt};8Dv(Kof&uGf)+iDNuZBAYNbhNw9EB~F4KHEdH&HpbL-nf?{
zR<puCCWt#AHNN`)Dy6LoBA<6GWmqv)HAeJwRLp{{`@Y|=>|J%NOIc;*od=eJCw{5_
z*ziazY<3e@ljz6Gl19H47QDE)JO0#@HP?6}Ie(rD4L&pT_<hEZKmIY7_pjI;x3IdT
zx36OA9mUz*l|OuCSe`Jlip`w+bNiWJg$si>_}XbZRGm5f^4IJ?Zby^rn{@vB=V(UU
z+BHov<7$<Dj-da7>IHQnyoUpw51S=uanETmH+|aNz`5t<>cZte1aHOWq{i8B9&ox+
z_AqEsiB)j5WI?2o^*o)a>koZ0d(ZQ9D_7>0&+-$B)=6o$%5C0%xa0zF)X|IcN*3&2
zAhcr6$?KnG7r*V13*;`76yWD@dXw;e>YHiK{G0c^bgi`B_jZT=?X_m|)gR+mtT3y7
zH2rK$K4<n8tJ~rULJKuY=4P3{lYjH=MxD9R@0duTom%#L19W_3w3NOyO3ZJnDYTa|
z+Q+<A>|y39l^gY6>$ZmcTz3BsN86X?&u8aFyh{ncz%bo3mQVCd-sz<iZnNJEGfZ2z
z`Fi1|S;1~{lPn*|Ur^wBamsz-7Fma+4eP&Ui9Rl}=5cn~(t2HC_Up-J&hs`b-#t5S
zGTYhW`1wrTRstsyj@<eF=D56?^Kwg74#iTB8&}ltYs~*)I-%O-v1j4p^Zv&SbGLMg
zf0`Vs({$9h>)Y(Vju+)#y;Qk%Yu$4HTh?V8rH|dykCVUPt+xAm&W8UCj7No;p3Q9h
zwq(<~2Adu2-Hk2l(++yDnPz*Qy>@?TOmP2QkKE3m=0`WQGN=B#w9jn8+vz!sSp}O+
z<_q4x@-=0_)s(;gSb0=RUsqa2^fM%%6A)r+FM43F)3n#|&Aa<g6m1<=Uv~2HniaQs
z*`*pwJ-L@pWu`wevXU<PaFF%MYEH)R|Ggon_Zfxl@z=R|;Z9e`0-sE$U@H&q-Ceov
zpX#>lyj}NuUHf0}b>Y5;KgGX0;N~3o?yugi>Wx7cRz6&JrTI6@r(OAzUwpZ}@y(Bq
zj8@B@{LJK@ne=L5Wvraa$@hGX2YlmV0&<Jq$Gf(LXCCHXamg=8ef8UQtCrUlO)lX%
z^GZ{A{vWSZ?Of6ZH(LGfotAT$AI$HN)WWMBpC$Ir!!jgJ<(==E9UIwRE=`+z<I7C{
z&f@03^2Rs**w~3`Je6gSbUeFp={lCYs-qdR8hsmI-}$JO-EduSh1<c$Z;tTpEb&;h
zb5f?-^gX##*g4eqaq^oqUoUvF=oN2)z<v3DH+VvF&zvpRS#m|{>B3*0`RwmMw@!G;
zW#zeK`?<f>ckbA~yLYqjT6iO$U{&1a_53DDD+7BnavOi$iZYv}c~;<iS>~TJ{Rif=
zG}krHDZSJtU%*~<HM28LZ^v1C%i!#Hg`!?ZoxJ148|OXY+x$x+edjN(xo_WuGS96)
z_jT#&zRDeUic~dD&6`l6_jumXKSFyPy3X8iUv*iw#xsg9I%amH+s<<}QG%{U)A?RF
zO$nL5-EzA@${(raRUSqbfAT^yK6y=gAn>Il;NGEr2HoBHAACPIX_g0C&bTgRG5c4D
zq2ReIx_bKi^bFTlHbu>CO1b8Egs-b-sWETvv3H*%0`#VM^ESVgnmYO6rizX_wpfMm
z(sfrKMOH0NNHu7)c=M`z`JI_xGM0!NygPk4*q-Oze6w{+gMOEop8j0;a58(?OpUE~
znzyq!K8kw%xMi!*NB-SkLT1d|TPD8d>fN(@-@3N*|B$=tdu;ia1v=kO@n~hMyqLtg
zb9=sI=gUV)-UrzBxf%IspI`H`srHcv)2CUtmYwluw)vM+^fP|%rj*Li2%mm?w=a#^
z^0xdp8a+Sn+cr7b_2>FMk=<(+>|3_JK~%v=VHcn7YA>(r$**}ue7QuIIR`gxXzYuv
zo!HQ~TgZZKs+h%*W16e0d+szE>HJlCbF}!>v`T()rO>+$5@FAp<eo2nQ6;+khH8UD
zD}#^7vcgGwq?Z<4>9KdHYdCg)AM1|gw^v%#v#*pnaUj3N?}bwy`>pjR3*(F&HU3QH
z=$v%jW<}a|tD?pGS$|g*@Md~cef}dCy7<6B8<E>iwV%G$G78xISRwJw?#eFlKbw}x
zY2GS6`LEID%!F>Q*7?;w)(5tE<)qleD;)K4cN5*D{r%If4weFgE8+q21?BIKZae$w
zYs1O^N95#-7`RnqwoBL@7m@hMllZe*;>xX0x0&Yjol-um_I=&=!zrTf*WMm8(|XPD
zea@9_IqP-B>-Ma^l&zJ-woiA@!;73=w)dnf8jq~Fo$;Ad+f<+Z_B<sk%c~m}o^M+8
ze#O)qjGgW`KC`5+SNJQtxI@5kbMSlS<FkGLSNom%aKL8w>ZS8uw$0shV!wixe#u_(
z_WMufJ<010o2hp1^Y!K?u{5>cUzSb$X2u+Fw_;g*;2|}+HS=~dD~8Qp+O}Hl<@S<_
z`5U?yR*UVObbg1otILd7vy~e-ub7B=9s9yoWy={He|E<W*?Sy)JC<sgPf=-%;+PY0
zav}c|rx~mtUPd37v0}BI`@Nnpr_*PbZ!UlQ^W&Lcp})`MTXjt+&<%NeW`Fg(zbuw>
zSud5}&1|y#EpXvcmghVnpJ<Oef0$<Pe16^Y;Q2?(+JiqAq{|&@(><}xQnhch(v)JG
z|Gtqw7lu_U-Zd`Gy;Ey&<(R-Uzb#3ze~ce~>}p$UpKYx6;m0#Oy|v#KcdWCVQoL`P
zS*Atd4aZFuE3D3CG97f@=oTvLy)NweYYW$_^$m3#zO_G>d%TuD=`*KbZyt}&z3f$c
zH@?WY$TxHQ+ryiGTC-|NeDu?-&-nL~v6W}jo|ZZ4LP{4I7*CfTXJ}J+EugVx;j}bM
zsWrtDXI{FXHvNZ>>Wav?LZ(SJ0x44bQ+l3Eyt#GBX`BBW9xVB`vmp2%pLe^3Zc@4-
z?|xqKcDE&m>K}7{lvc5BPyWGmL1lK*%GukJT-K_;cev&pe87GBvi!4_2Ms0*9OaF=
z-68mzndji_<Bc7nrjrss%xbJlD}J%F&X8%3#XL3FX7z)W(chIrGmkF2H<9!4uUQRm
z9dBiab?vS6_}u-gd)n?ZnaU~ZVXI!<JYf~S#L4Z==Nr>B7M)gTeg1VxVPAN9hwCp}
zhldMZmf0WLd%RAd_4n`3XP)%`-ga~6s-u4#UuiQtHh;~Od^Kn5fw&5#W3M}oT9r)9
z%UG5@&wx?)>2BVB(OJPt3&Rem?+-I5jmw)B*|=<<v*ZSqQ$=fY_CJ33YDv(YV&>0}
z)(QOicKDs2)YbJttyVF-A+f7Hr??t6&GMY;!*W{s-8R{IPZkud^oos|xr2L2?zO{@
zJmTJkG76sjvztZ6Na?2O#x1W^ns0U*r@i`j-+1M^g7cfJW0!a+S^7+TvT#LwV#`h+
zo2@N-jLh0}dc5Y$TF-o}dyZnmh5JwSEVmzAwIgf&q|@_tO|Ntb^c<{N^E&9-rL5b&
z$5Quyhz=1>QDf^ma4J6ex6et%*-LKz-(Qg4p2v4#T6MyP=#C51Mcnls9ACS{Oufc*
zeOcg#sZEVfq!!N0t+@Mim&c`xfth>r8Dd<krbI8k#%yEP=WDupL)`=C3)=fUlTL>D
z-{FzFU%sf8>y4jewo|{e(ss@(pLl1ciugPz{wopKT2x<OJoV-Rr5lsBME?n>STey*
zQ?=yUjJsYgB}Ju$cCVeJ+bVYTw4G$K{3hVH=)=adHM~8l7v7z`eD3OzBlor+is5>{
z>}js}B;QLjgv~v9XHVGQIAwa)r-`a3B>&nSnSJsKACJ)2S?6Q#PP{#R7E^Q8?u{R%
z7rt1L?Dp=l&j&RH>Ac#sim(>HdsdTwuihxYwfENNt(luk_SmoAWj`Tc=T?~*Vb`6r
zf3tp=bk3wKGWvmmfU$@3;VAQd15PD5-;`^!gkNjb><ebCD^a~1<T^Q_T<t}=!;;!{
zPVUcHM6<YJm5V2<{k5GPn;ZM>spzGBB3G)eGubyLGoF6ldu@K6#}r<L_fu2mt9t+C
zZ3?)pcgA4dZ%c#T=L>5xA61GkW1D9o;2eLgCpDCvU$Cr+?~Daos%WF!ex;wgU*tay
z2rV$KT$#&VBNTgILA`0l!z2~|?cs;4=4|%far281<ENm@C#T=Lvb$a`zqw=QSF7z8
zI(X+6FUfk=d}6t044;VR_o-GqWw%5kn@{YR#&2I7b4|-BGDqNoZr9S_z<WpcJpFmK
zUy3R59#>%MRmEGoWS7gVnxOgBnpxvkm3l#yOXK&&&((evGXMPW{EcRy*;Jz)c6)hZ
zkD3;Less9CyeuH$L9hO0H~#(e4`<mFpLKk+CblBPMZCx2VYBoFeeUeQg!_AYSHCgO
zKX?6q$lhsUPg|Xnr5v^u-xk@tx_;ucORpZ*=2|A(N>wa$H2NAp(ec;K>e(BbzCYu8
zrp<TZHH);X(atBO7n9yHH2-}f%9#^4;n4hRT4H(gvyS{*`Xp=q*Do*DUbM>kxN2sA
z$<K$&cPbtXI(4)#v(Nfi+O7Gn`%lQupIj*|Tl!&x*_@_BtfAh|R4x7L!=>lz|8ANp
zr}5ZKRIjP%zOC9L*DjVO-sN{v#TKlZeeU3m?|uDe&bvv(^!(EJr~bC&r@+^g8)A~O
z-&$U5e3AeE^@lUY?7F4qZt5GR>SfJoKjqA<+Y~1=smRpjKv>w_MLas}tM19{-MTMc
zM@9RVugleEt~X2fDJMJpFEBOZXj&f2>K_?%cuMKws)9MKdZ}B3x}y6;PKf=T;rO%D
zyDdRNM*HsNK90Eu=D$6-^`Kv=BJ;;|E|aM}{AF=ht_R$5{Zlu|q+jjegsaW=!Pi}`
zalg_?N^Mb<pFL5fIB?aY-U%KPw^}Z~)B5(p-6b;u<2UaT)3jre3zNFO;KAW&VTUPF
zS^tV2GJ44WtGWGn|6zYtPN&l>`W@Z<Tk1pCUfE&bX=!unsNv%~ulLDy*Ydi2_&;T}
zF6VvTlt=ByMDDB4Vpm_|`0M-I+*9JA7oG_y2S{!HTea!bui6=_KKJ}diCPyl|6-%5
z&bRGH-^zWu?fT|wtMpp;kL>F{&sk{m|L~HfZ<rUGFj<9txL*)8oAY(#)+rWE(f@No
zqSrc1^tG>GE(yJt@6S?rCr0GoiZzlUx~l))UAmyR=7r<s-e+=Y4`jD@bgh*Q@lLyE
zInnv$tbHn`cay`pYz{nK@L=U$fv-IQP1E>4Psr=!47)IOz1XCteB<LUsy64Hf1Xpj
z`Lcuad+TEn>J#0b*=AK5GpG0-{(j-E>ZR&Ly{q%<*4R5X8>f04@=cJ<$Yr?pZ1KG~
z{e^-1r=LEz{llY~t4uwZ6q<w_7Q`0E{jF8FzOPHV{#IgfAkV_OnlCGM2O4m2Y^qXX
ztN6W1XMS0w-ML>!6#0chIHo>)>bN?g=*#4VjJ?uvNAGBxrf`>pmOWxJwZA`ASB`IO
zXYk}g{s6}nPVT3ltq;GVvuZ`J`C_$>lk4mD|9voTg7mY1bA~l-iD&tZj=izo<zoNn
z@k;OPnLJZBU*425QP*3N%YV-1WTu_D2fkh0yZVAHS3i3aH@A4+<Ui523_jbYZk_Ah
z6myfSC)URL-vqYGofBm?6mETxB$Kja-pSWqo4d07>we06q!w2E<yZLgS6I)`s%8IF
z)wb}9XEw(u%TCm75teWakaM0^+kcs1)266T*LsW@)NY#C^8UZ;5Mpf~vgWn&)C2oB
zE=@QbX8%!OjnIs$i^-9v=P25;oO9YLdqG6y=z>j$nWWb)Y`+#Re057$`@PoRVv6Z(
zW$FzY8>BAyobI(_-4s~r|MBPbNflwOvNIXqX;1Tw;;Mfmx_{HcmlD$omn%Q9U1RO>
zzT0o%l6|VCZ9NsYb3b+${e8>JYyU1HW0KINn^`YH-#4(eN#@!8{8Z&X)#J*>ebvW!
z>I90yli3?WJ)Mu<T5)2Q#N5Y5I_H;8nouRO_0-Cbw$~k3&CX+w*_iVA`ur2hr$gVq
zd}ie8+^kaf@`KSVVb7*8fh~_sgLY=FD!dq0R8%FnxoA?dx>T>ZOHECS-0}nOH+*$@
z^CIRdw_2#vhrN^U-k<)&X>Cs3Q%MesAN#MIb(Gq*>f7w<HT=unH4X={bSL*G_`B8q
zlD)|JP*C|u#E}&`mD;R6Ke{vovX{<0vYYF6=lMfDmmQ3guBggQt)72mvG@VD@a);%
z6)A$ZA5Py~xX?axU-abdzc;nTYZ$ra7w6gdD|MtFzqY<xLrkt<if-4{Es?bv7ezzV
z<<>FoZ+iGgSi7_+s&avY%zb@@Z4D-On<J-bX)IpoBerJEf7yd_>!w?jn6jU3+<lGX
z>S<*wuU)6?l`b&#GqN>uZFo|t<hlIFcROdV+SacR7OAZ(&wA8ed_YO-Z6>GXnbf&H
z+<L!V7*>^>T_kcZ`Kzw0^#Yr+4xJMZ*w58wp02j|wnD^L<%6uj>>K5a`xl<S$rRYY
z(YmI+^NIFM&bQmP`8<d-TOj4RPqs_7Q}~4KeC~BBueR8<&RD5`pg%RFwWPfNVD`h1
z755(U9D8=<ir~Ac+?U_iTy&fg>9EGP@P6==wJT;SY~T5NYsgN4<P)h+SvGcTkt%Ng
zCV!1(&St^5$<tEQOGLK(To+blrF81>|0hB9GJBL+eOj-d<Jq4j>&P-C@x+w5OIM4R
zw|wpE&3ApfcHz`>{H(Gk@@?XdRrSpGs%g_ay^SOFShc(J?hk8xKHX7E{&VM}ci-x+
z1&;Sw*JP|v=Z^}}{@~{5_t0#Dn4ksQ$L}hSVh*xt=U!@P{bX~)$HZo4XYI?!4};zs
z@6(o%JjL~W&o^e*Ei7gKSNNMwYxj2eIO%ctgYO1PQB8W^)`fQ~tIaub@NcT*S^E&L
z6*oV<J}LSkv*}lG*vefC0<-x~e2hGJ{E?-*tWuNiw7L)dDxO(0etkLO)Wsj0k-yhZ
z$R+;6s(rk2#tinpca6V_GgLR}ZfH8N<I%Dz+x@5PnF3~5Nb7AY{+#jVRMOe)lecGB
zJX-zPd|ihat5n#xN#Xh`C(1&^I`0^@HmzjeVeeD0Eq!tAvI$N6`J!swt7}UyNf(?y
ztes(c**!h`PM`3NgP!>%xmV|Iz0H2+hu_o4;Pa&}_N<(}zQKGG=QcV?gmxeI=$=_H
zDPC!s;ornnytmFsTBs~Km>F_QW_r@8Q~{d+xgDLmJ$X*AFuWnEap%5c@xq>clH!JC
z{N+t$!NOO4rE`@^Ts4dL*+(-^vp)Lr>z39wd*d(D84KO3x9>cnIhn_F&D5QrXKoRD
zx7aUwZNTiGpI9Qc-sbN6nK<jy>l*eF`&|dB9=c0k@}2eX>HCb=YGM;y%p9h!@~qj@
zx!>WI-Z!oT8?u(TbM9<2eY<Ar?zzbqRqmC{-X0_~bJukvkz><8``o`{DE<G>?Pt}S
zrW{Ub+`l6(=51f-v!<`N3sO^ddohU5<XjuC-JM|a`*_=r7#o)|<~9u*ZBe6INu>m#
ztyZD=#}tn-<vq>)UOUlFb=88$3m+dS5a;^Jc*xp0Z?|oe&uPibd(3_D%L^y|+cWV#
zhgY1~-`VqL)C<n2{+M<kUT$Y`SmBR?fG1Y}_g=c9xbyzD-OK+KFJ5QwP*k?wit+om
z71OVM_hxeM_ev3+sA0o=EqcKrzQ~5mq8PCW@18kG2p(J$|3Ln%l)9<9ZrQzELQ5nS
zP0x8>K5DBV8TXKP+h4W0^ZJx0Zmg+zwKqxQK>gW8UR&lJXwhS@50=SJi_I%EskEqc
zUfQ|d<Hyx&raN>d%oe?MJz$ZaLVoh=ua=)DB<O~9FUzyKbL7!A_vt(GzA?>b4CZe$
z4nNV=Q<1-;$I@V;bojn2_B)OiEEUgE$$GwmhrQGJ17}WayJPO>eZA{fEL`@FrE*92
zY0<Smu07GHl7Bi+Dg6}V+mAcA{wx3AYv5m~*L$|8=R#bFo7m+~#ud|UDF)4*Ven(_
zx8R)u602>vmPmXP>YA}aO!ku0wW8?62)V@TG6{t-PeXRv`+uAKO?%Tmd+zxUnQSfJ
zaAhmcUc~ruZA+1P>7BO1*P9e$xZLk0JfBuo<E%ZEd!Bni(TUcQ4X@|g?QG58`@r?f
zM>#I@C$;W-A8@jUpTD)`P`_8Nzy`nmEnhDuKl^#IGWVA4?u>~{|5v9r&3^XBGrT$`
z_I=-q*%9xyrR@l1U$*3@0(;`#&dB<G45t?V?wRISDXJ7Hd|>*Ud+KGD{vQ=2B{=pK
zn0yM3<p}ToIwLT~F#a63qn@|Ky6zj=3t!&m{~ESHD(&5;x{1vu*Q6!}9hGtA{BZRa
zr_xM2m-i`pC#Us(*S_-1DLTDw+LklB+~S3*j+quFGOt*&Z^xGPr*wi2Jyum=-et6G
zKI`FnHdW*5jD~QN<8$VT`z~`9o0_v(ecP<}VeBU2rOlb??r!tNKJ>ZY`gU~P$0g2T
zH-o(VA5UB=RP*3kkwDGdpx);*gEViN`n==kFtvOe-OZ=)w<R|1!sg_Y)0~v86(j@x
zCP}|B`}d}#z189DBIVf1Cie}OUcQqm)O9!!woWap^!AF=n_ekAay;|=l8;jS|GTye
zmsBsC88U10l+R*p>Yrs-EE1gd`CH87g{y6+d2{hbZ@!n`B7Cj$Lkxp?P(kwN<Q1H`
zZqAoX_8<N(7E_pa^Z$*bd*&)Syod;S_J(J_>~$`~c`oa(M#puwpZmE}ex}j+b6qtY
zyL4yfMm#jQ7Uw+o^YeBo4yoA+2W~xSnZ<NMv4eez?}_Law{PuXP4i)2wER=F^m{SS
zqPVSMM=hBu(~K8Lp0Z_ORCZ*xf4z18W(S8Wo2#qezi$;=?{KKOdjCq*{@sR;cBr3S
z=lD|UqQPzTA4(0crhd;4-5B)upt-pH5ua=KghDtT*Ilxa<Ntk(ziHAogWam4DNin}
zn{E7^Vf~b#n1$D;?OG)GZn0a?FMG3+wT-V<>4l~1gr&RQ^l}ie+GTc6rQIk{nc>vt
z-Q7DJ6esN4+P<^-`hS(4GwzaC3$slw<uiYOa!7mun`6|}b;m@vUifJ-b?$u2LkB#o
zIz1+MuQ;z7{9u`^%SYqH1#g~hJ|EhhUp2#2WQ|s0pV;NZYs)s&81RL;Ud^p)n(BG&
z%(=^x{bZ!i1X{S39$N0TYGP{3u?ITO?;g@%yk#;i=XS&g@0FbFM|!uts4SRx;FP-A
zLwD_e+jX8QWfdfOtu{S-W<_xAOUYw%)t}!?TlSMZrN`^s(G}mc-*XCWJ)Lr6L#wQk
zX~eN~T`lgPs?Ybz6*n|p+b<A)T#3Kt%v>q2H)an*vrmaz&NOn~QSS9-zI)mAx%<?Q
zFn+4Ca>!R$$rks{EU}GUFt@q<vh)G%T?>tuWg1Oj_;Xa)=6hS=G7d}I6><r$Th2Vu
zKi$GIr$|z5`+}e?9Nx2(dbB6b-tyN_!HQ+~mOACnH;*jQPB``W!xfY0xgy1hK53=w
z*FBjJ<?esLwan3S`-T}yUhP@tufr_tSvNZ?GsWiW#kf1VO{#w+3=d5={FLT&@X-Q`
z8PkOsMJlRtt4{t}cj-|`Y=)e@#{H`~3DQ?iOuOx&5PLQC#ckKQHy0jhv+KHHv19IY
z_n4BKDe=wudzM*xUGKV)6n!A|?O(>-6E3~r4=TE{qxrs9>$R2j1}En9?yhFOCp@=}
zf$gk>)s`v#%@zl5CWL59FMd%jblXeVT1#zd$KCf9On*M<Ov}A6t%3LCTerQpr6L=T
z6nwrm^JsFU|Hkio>h$m0*IVg?i`p!B(qH}WbFTF(VIM2Or_SD$%$aRciY)G%t@r$y
z$I~XKD|SlOB0%KX2lb6wWp&FI@kNLPnEor(a`<<Jn=5{LuZQ*m<*)z!A8pufc_BeL
zSo~w)-|e3b^ol|)10BxX+3!|eP*nD{pWXe+y~2jdpmhbO)eO{v1cMpfYPOox`P5u%
zIO|igLfmyhzxS6*a~`z+(`xAIvtE4i#-1N9XJ0I>lQ=kk1&f#`tK#2hVQ0A(lr$zK
zmgrja<cjKT@O~#h>BRS+LR|rBpHo&|J#{U1@4YnFSL+^5Tz%R9$Kul=^K6Z`^@x}?
z<!)|XyI}20y;8rOS?o8>S8O_$bvRVH;PeV1wx7@U7|iQRit-ZLctt={ae?8sTlo!d
z?ygXIz4hq5{H(>E`Oe3rRdj5P&n%WHb!Xc1peAX%$&-&8x_d4E)(6d<8ebZjp1IjM
z@!$iqjtv(lO#k!r^j=5au9GXA>RNu?5eQ)FxUi%sJ-q$4<jsmgyAZqW^_@2_d_Hrp
zVWHyDX&>v3Wj^Gbk=awOw~Kp%cC6`{)athmwQ-Xbw%cy}_uh=n<TIZjn{#ot_xH@X
z9%9^Ouf91l@GOv@VC{1F{-uL?)+I`Q_bh}Du3N!z?a9T~c^r+3{A*mZ<MPrjyFA|}
z`cA5e^Y;7yIk)z0669feQRa6u^Snyq^4F(tZQIVfNTL1xh03GvGv22DQ4-$Ha4##g
zGc>r>!s>o|=l+V=%O@`NWN`5n`>o=dwoYa16NSbbK_#`9K5__qCog0Tww;p5zSx#M
zZ3_S4wv#^HSDF4F-(YVw>27jj-FEIE?m3<dKJNLMnN`%Oy=v)&JuQ#5`sb+@SnWIV
zZdco%h}HA1|2cIxt}dW|^J5JbbvJRAxDUKDxstcu*OY2=5Nkfh>6&tK&%%}$p}D{Q
zXw7kdr5sbRr1#bewF3e@TNd`dpKIP1U6^@v@4e`Z(jQEIh4<NeWs-J<M8`a1V>ZwE
zwXW%S)Z(f4^-N2f3e~cOCu-h5>Hm4D?4EbI#_dxCFMLywNfBHAF|+3JFRP;-cSCM9
zO)?bnvt+W|A7p*lB!DF>GiOHC4(AgGjz?`h`uf1zugfoMADM9TuH)%Nq7M{bMf%Fl
z{q?rRetv2VpK;2m1`(m!J+u9P>Rhx>J^HLAsVF^P?TN5r9*fEfel?qwi{6N2R~~a@
zzsvZfZ02V<ujyCSKgYQ3EW7g4SdYcM-uX$WU8X)m#ws59f6L=8>u|61YvQnZ)>Bw=
zw}gAq+hlK^*_P*Pccy2b=Hn1}wB^UW6^jgB?==%zaq7{9;>jO<1ZMebthn))@r?Kl
z2bp~j_g(w-^RBPonvXWECwCk3wA_n&Z_|>%&DY)7^dvy8hw1A}9>xzzPuW6vbvRQW
zG}-(Sx_^4o>sk8e7N<=(qcLYegKEIR#N4Y}PfS1a$3ix@{_L67FDE0<Se`rlk0tss
zAII;THp*98oDEV-g@1fG5Hhc*LjK?US(7%##bthVQFz<l&UWsAlhlk^>MJh)iH|$+
zF3@#p)6B=Af~y0rDNfiNnib#g5w_yS<W0W(wsPC8o`kwSbCbCpJpaG8)NSQ0vl1BR
z$Ua^0Ka7{B%p&-sWJt8_ejdyD;hz%w?qz6y@ba`?J}L3leWo03u`eph`(N?sO{t&3
zcc<lNsbs(SNAq&V4~{cdeOz()Zuk}TcEQ6}5~r`7zj$WweOE=9ISI2Q>)M6*v{i(+
zem|yoLiKQ~nRT%3bJn!k-VR;5PyenFUct+0HL0O-{hu>8UfjLgn7~&Ono&7(?K_RH
z#ZyBUHR=gJiS-a;d~Rqy<!G<D(ULgUPoDdtKK+jntjU|t`1Q1ueyFN7>z30j|81_?
z7%<g+n(li1-rZG}qT#crzq{R8d7i7bs@Ao*OYpbJ^VN3G{@+Sbw|f@3%8CD9Qvd9C
zirTetLGtxmT5Ed4FZFKny2CxGm*@EfUCZb#%Q+UU5K^&Ob+$%JU={b44!#HRi=Ko$
zx$EtF%vtBbqFXZOT%;DKeDbYy^MBE2@>N9ig)+CK*N@5H*nf$4J$<zP(kWd{*2{_Q
zok|Z?UfxqtZD4j3{%-n}<;8XD`k;!M+3i;)&h+|fyZ?}{+kbTZvsUhDYm*!c`&=Y9
zcH~s9T7B=0-kll`o7Rdt^F!w@o6qZ=mVD@j#q*Esev4C!?Qd3eSZGeH^qaly(Zu|3
zfvx<pZ*=}lbo&44gR;c?^Z!5IdwpSE@#j9N&etWk!)ve4-|eNAZp6ZL(f_YV)|%eG
zzh^Is4At1trn$myn)$)|vD%w=eE5CmgMXcA?(~^4wtE%+9gNj{FF$XK-h%p+C9UVG
zz7<G0WgMy7ke8+U<m9#HZAl$7-na8~SG`NJ-ue2ilG|;!B<{~{H<!2G(K0OFWmcWe
zZ-3?f*FC|Vt@4u7kF7XUQT%V`&zknr_xJ5P=4_@VRGzm!b6Q`34f}LY+jl!RJuZmp
zsJ*t*?X$X!o|3N7VNQ!Ly%*hH{19A!EhqY$zsqEww&NR@&T^f<Q}sc`&c0BeXOj9)
z7$&BAoXTXoGkX%_lmosF54XIv)=`hS;##krtuR^0qG#H6<uCS=kMs2O-1x!}e~{_0
zy28UltB&xn^l4ZKUH+Vunj5wM(}^pADJ=J<Yq<URTD3rN{)TvkPaQig)vrm%oDtX>
z?X+@p$00RiyIr|5pH6;Ty4{ndaK7s@T@lrlZM>TuZ&m&<>bve6slvJ96PHBOPT5x7
ze7mge-J$=cNv->-^#19}jJI{!-zq)d&puNmZlJm71baZx&lyJhXD*rV{m!tbKX$9s
z0k)|#l|;{~-1S^AFG|+GtEB1U1IAUtv5XOy+Vxs^-*L)bmNzh-`#YI?zNhdzzUzEm
z^V?S+USmH;q+KZGqWhi7*@-7Kc2qKczm{me%w_xI>1+2aa`@NyWM5O>{j&O1cke}u
zdNLJmRNi$|*IT%tVaCDPmk+b&cWZCb-J<QLXg<a4(M0`;C(d3kW7BH<8Io;$&qkts
zhJA6s#1qo5Tz~V1Bp$vw<NH*nozYLr=I<*g)eQ8mknVqXQuYr|dP;Ks@pa8H>t?(Z
zcM$%rY-h1tcYQKfoZ9VZwWb{>Uc}dBaT}eAF<-eQ@56-{Cyyh_`hvb{UH1F6+;1pX
zOxLTiIJVjAu-wv#a`|jrf#;SOMT<(L8gJ&-o)Y+QnH3wmeP5t;<BMt;HP6y^&Fr%)
z8Q5xP+3NAVNy=GmJZJ5*ze`!o^$v-6FqB+=Ev+NiZglw4(Fwsf{;>A%+p*tF;v37X
zZ?B8DeZO7vzW;aNwuJd?n~vSmw{SJ*^wimL;O^~A>!{aFt3It~|82>#)7$L$M9Jnw
z)hqAaX0=Z=_1m@3GA2b(ci*{qIit8A$72G1=uRn>Yp*F;CdxVSdG?Xs_Ik1KS!>x!
zGA`*V|Bg2OrenP}FL`z4gf?x($@>?*oi#sZcZiC_o{TrAr30@Qnrv-r-rRTTT~qMM
zxwGfiGEI>+)cn7*ZO)eKF()Fm|F&673%H+if?Lbaq#}!PRZ`-TUQ0KYChpzb+m1A_
zzV_&OI91F^{AI@<_YMC!!vo&bJGgN_`_(!}_TggXP1cenDLH4$4>OBCI2l{9@5C$J
zS$n+<cAR%iolt+lanYyZg9(n>!Vj`P%v@<BedEfRoxk?)O$fUGEr_A3`-DT$y~mHA
zai)LUTC#bH^^@|8o9^-WZoAf#$XFg#{HxFW!1YU;pUvLd+EtU#IrC4%!IQT$maTgb
zS2fX^J0LFW$mF~CSpsIvPrk<Jv--3AbJg(5t}_*jgRcA4=WN(i%aELt{X5}@(;Br<
zxnO^#lr7fQMmY<gZkIF)tC+*}RmE<uk<i3#3SS=aKiq!9@Yaj{{cC;-FBLu6Jj?FH
zl@{f{J8#x&^P0Y2G^zW(Q7Bj2w9ooR4<G5?H~(a`hFMwCUeb_zK~;BqOmc0Hda2T%
z0Ji%EUI9Hbg31i1el%V1-zj$D1%DHMg^c2`Ufw{5qDR-V6LWp!GjjKD;=I}-o6GcR
zf0sse$~`xS2OlnOT;ROT<*3xUCQc(c!&~cWw=83Q85n)@eaE4aKE2gvAC#}usQKu7
zBDx_W=(VXf=R~fS_p=^vnZAG{RJc4cziztK4|$zjIh6yazAv-QxWcjQT+)XPh9Q2-
zr25nICa=wjwiVcRMsK^}d+|g6ZTz0CFSHVMdY;CeDfQIJ`Tu!A?nkR0u3%8o)(FfL
z(PlVcn7V4}!i~xLku&dVZo0qOP<H-Y-bZ0eGi~ioFy!o1cpMhHWZ_xi60wQq_ncPV
z)?a$~>?Xne*Pi`5a4cQpvQv({oBbKB%E=rxCo)n3wuO0C{kl3Wu|xfB_3kMfuWr`S
zuUpo9uRFcxVrt^ne^yby4yr~mymWZ-@4sh)gW%Vgql!jelj^?3l^E*oD|^4J;cJA>
zAMOmxNy~Js`saSuWSt~@@WuqIcXy0<6pHp<iJ!3FDqUvrC2gJ<r=`qiBo1+IYVF*g
zrS)`LpN~xR`NBi16U}<}XGccQk2<?z(nopM0^d4S_BF>pFL;0HTdD4wS${>o?)PAe
zFD^Oz)2NNV?Lb7Ot;GF%8r?_Nz1^{|`ofaXtrIIt565k}`}OVmpOVFIneB8Gm)Kg&
zSbA9VxR1u2yjcY-Ibk0Zp0VG^+ju^B=63bR)4WR!Tm+Bn2%9$jod0JVcl*~lbLLk>
zs=Zowdzza~%yb>Di3k2gKJ?V7k6*H3=c(+BrJ0jby;tphT{|_f^acA7{+D_|CFj+e
z(-)-7dvd&5Qt#xni}EK|zkAB38tG8j%zu#a`s5A=>5SA(U(>DEYD~!Gb#uJBFe|f+
z-FKPj(xqHGjD&YBu{_PbQ-6i2TH>te4~2JL=kHL=DK=_YlXSc)bArRQCCTa&S>#r@
z8Tj=ze*7xd`z+f1{9jGo3!A@R3egZb?)$W4!O6^w$!~eynmX!#UZd2rbeoc1_=Bx8
zt$%r>*B(#_kbmL0le@$2H{*hSr9<j>+)w!i?8%Ur;5BX5THOQj9m*FM{ki-rO>KE}
zY^E-!z@@y4Q|CN;YS<iMqV@ic!mdfhE;r1Vuza*U`c>pr#l-KErd^F#r=@IBb^exK
z(4Q^5%d+?Hjy1SmGk1fZ)E3d3Tp0xxcONf(9ydE_&a@0S?Ne{gTZH$Cm%Y_c+4=f~
zPMO2>E?1vFYL=`kvRil7&6#kttzp8+#BYqc3777iUeErgZgYhq@A4;RO+F1$!6J*N
zvZ`&mu+1ac@!yQ;<)-mIcE8>}TDWeFB$K%NrUy@gU&fzv)SqyJ%Td%Pe)7q_oWe%O
zloQNa4^Q^FCPWvX7vA;U^;f@fbk$$cmaez=S?!KUeoq$>vE%>4YW4aM$KUeqZMzq$
zI2x$zs|}v`$4b{voB2<R&7QydZ~xWIWZ;||E)=C*k>3%J=(O-$W^SqZ(wpxNzu32j
z<<=(gEq57Drytsz%@|?xJI`&whe)~m9j^9q_YcVIUw(I8YjavxjPAoTtges#uh!!|
z{-?YlxGGZR)?{hl=B$7lwUt{p&3My$RLec~%J!qxAA7EJ$6n=kpVjKE^HoB#Al6#2
z;e~7M)NcQ$FMC!^+;-~bg|F&Lg-K3xj+|ruv;W%ZV41CR*=k&h?91fkL{!_1bw5=z
zEo^@+wCaqo=1bAl`5^+W2cEVwh%V9Eo?Nh#@wKL$sJHY&X(gs3tVXXIYu>iM(cI@C
z$rd~3`kB4w+%KOHof$9p{MfFSalX5~tPQ?u9%q*_bXN7;Qn61VGxq+}-!ThH^$ce7
z6}g(FWU!Z~*Zka^HZ!KI+(DkJy6j%&jBhFnI_m62rfu<akXd|Yjo;P}N3<DL*k!|Q
zicJl#K3{fwjj-VM+Qv>7HLaR@7q??&u@@vKnLgs;5D{tE-dQAKSQ_feFz0q)%)OS&
zxpyaquqSR=@c2~FsjsgVMBP`ZWS($sUP1Bpw9o2pikBVNwoN`bp{dGdMup-hl}I^7
zhV6%st`|D!_&m~g-fAw^`?KwDDh1`49}zyVtS0jOFYTH=As+<a{r?=jp^kqG0P_%h
Ax&QzG
literal 0
HcmV?d00001
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_eth_address_inserter.ocp b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_eth_address_inserter.ocp
new file mode 100644
index 0000000000000000000000000000000000000000..2135bb3c6621bc98bcb09dc50af5eee27530d8e7
GIT binary patch
literal 1096
zcmeAco}<skz`{`0pCTyFZ)<agLI2s~|DP|$F1J}fgSpQ#|6Px#_=dI3iThZ%9QNK^
zzweXlyuUB9{tB+z!(t<{&e`wRdmfJ>t#1p>IqV;)?%(A(tL#nUg}Ikj7hQegu;O8U
z>LD>x+i2xuS0B%8TJksfgpQYR<FTfR$BV_EoVj;SEW^)lswnUI36^u8hqP4ppSq|s
z>+eq)sYJEHChuMuHKvf%)sho8ttl`)ydYkL<1MS|PT{-Ldfv>c_}6{Rlv!Tq71yDR
z<I;EcGcw&yIkR+&OJ?Hn4XbDFjhn?5`D5{Q|BDrx&mzj@PtU9WVp-d(wAd;x==;{H
zz@8T|zh)<`h?RNvwd3gYZ3YT0m;Z{~p5^m~Kj+0s+l|UOQ=Ts<_f*T4QNMBj19!I#
z``$HitKWs*w%#05u$q6-H}|x)W<T`Qk5pAJIIk7fsTQ94_wA$k#xdeLcGVHn{vLl6
zb7l6iMG{Pji#%pbsN5jiwzg_gC>L{+?3Ug+0Uc+P-?Td9DBLJs6D@gl_wmDgvTaY3
zVnnj5s=nJ5DNWb)oqA^bV^5zmQ7e^r3i=ee)FkF+Jzlx7Lb>aXfX`NuFVpAWm~B&O
zxXJ&=^ZainZMznopZ~`8Ud|H9k2bnC9CuZPJ+xA<1YCH(n)5LulYT=n`<~eoqDsAQ
zPLaLDJh?h0R+KH{!MZSxA2Va+KgRaPPE>lAvQ7B)mWoQZGuw`oh@20fD=FnNZ-3yP
zho(Y3PyYBfpJm)|XuII&J~90{6`pRY)smBho~zWaJv!YfCP#MZ7RK5b2ls_G$9CS=
z=x3XH!}vsAkb$kuirbc@QU}&v;oVSZ!xMGJLVHff#b+vOYA^TPUc=g)p(?S8+elsH
zBCGT37a2z0aeLohzB&EL=e?F&>NeTQ+bdjPb~^rjugxwisU_PO7&eCHKk2bZi%a>y
z?0QB>b#lGAjI`c9RppxN9GB0;x=c`dUBD*0r9pm<n~I*|eJhFN&g&*IA3TqxzE4#t
zI4PLFVcrs__qVI|9(NPEaFbK{Q<%)|qb|_~4M!%N`}=%q{ATCi7>VW9HZdFQUKyGT
z{`Q~cl(&9Kb)|&D_gRZr``)i~S#7c-^9=j*?Hk>4Uo13dsZ+f>tHk~D`}Aogyq4z@
zCjWcKbJg2s>6Q-D^dHX`6lPtm^4)NYUpr*JXJcU3igY1WNA2rJT)aY?9;XMZom|b!
zb91@zJxy_@`AfUMsHCXvne{&E*}((3&W=2Zv+voQ$q*DX&v~@uW_U_?TKqeWX?}Tu
z^3igOzb#^Mn&gynxaWAVXM9;{?4jj0yRV#*m>cjV^3v%nm${EuZMq|QK=sx&|6L4o
z((FBwXWLX|c(`inEVC|I7?OTVI7w<>VzqPgm&4chbO%p7yTLy12~WGh1G#^*{AML8
zPx!59-2STLpbp2T`&E<lmI=j9zJB&abW+)^s7rzKOH&iR*nYh)&6fR3@uAI;#a|wq
RPyOJS8?$4*ebZLP`2fO75-b1!
literal 0
HcmV?d00001
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_eth_address_inserter.v b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_eth_address_inserter.v
new file mode 100644
index 0000000000000000000000000000000000000000..dce175940056069796a52a388ef648f676376176
GIT binary patch
literal 25368
zcmeAco}<skz`{`0pCTyFZ)<agLI2s~|DP|$F1J}fgSpQ#|6Px#_=dI3iThZ%9QNK^
zzweXlyuUB9{tB+z!(t<{&e`wRdmfJ>t#1p>IqV;)?%(A(tL#nUg}Ikj7hQegu;O8U
z>LD>x+i2xuS0B%8TJksfgpQYR<FTfR$BV_EoVj;SEW^)lswnUI36^u8hqP4ppSq|s
z>+eq)sYJEHChuMuHKvf%)sho8ttl`)ydYkL<1MS|PT{-Ldfv>c*!zUhW&WdCA2*5|
zVEo-Gxca)!cc(|TCu*;2>|Y(n%6p%A>$Ew=&9>V@<k+IVoe*)_s{hY$wX!oKt6yjj
z`@C6E*5ay<8828pWRU-NZ0@pvU}=~5#@s8qPt%`W_kQwe>YZ6H)@fxPn91S1YTXfa
zV<EqdyO;f&_C{5YX+@2F(-IYn<GVb~nC>5V$5A(V|CP7v^?omt-^p#Xf@509Wdmt_
z7KwcmwbhrG?vpOqTvK>UxRGi41i4>%{#Q4iiQ*Bo`|lSiaad79IHVvw;^&8h+jail
zwqGnTMcUQw;Au`C+w{e6XZ`tibi%Q;KIOXm*;x-1HBWG-{Sw@^!;+V40{2R`*wbPG
zF(;k1oEy}hocpR2tp4B8ctXU)-7$=EY?pJkiSHBDlXv{z@XF?Jkz$gRwRYcXmZwJ(
zrxhm~l+Bu$pa0fLrO9;%!_k@B?`HJbd|7#|eh*j1Hw~4eN14>_etZ40R&m>$H>pB(
zDQ#;07VKwu7suE9{hx8G`SA|6qFrV;uT4nkG^~1VCF^FzFOpT%y=y1$jLPzJ(laHP
zt|u}dSdy#zyzZm#GU>SI7rFUVO%itBxMMM8&(^o8LR*@{Y;U?<>R9xBmr|I_S*-<P
zd-gU2E4J)E|H(5=R!OAmhTs1ShOhP%)cPkRPxNZ^m=?(0P#5v|evZOK9f>o((fiC?
zEL@h_cgeJ!z5cTzU7;dYFFUnN`am1M(Bc2nj`&X8B*q|h@~`Rc;@wlyPvpLN(cg1)
zRg&70tB>v7)+>veRn^zd+f;JXGm}koo8arY_a9B&CG$6UD$jrByqw4{UB}H*CM(Tu
z(f;u3uoG8Cy!anEb%A4Trux#kcg}qI!}nxiWqr)l+?UHXeqGjom`U%y3^#vr--A7(
zhtmX>DnB#w*VK~|6G*tE8K5YjV0v87CiI|&)mMiX+Zqmc*QqAd3yA;N@JS%*k+RvA
zYyTQMKHt_m)YKE>?YosVb@!QxuM#eptu38DYt11Ulfqxl3hS?2GfPkPnBw3TuC?TZ
z&DL9Tt5;+uKbZe*+0L5HS6QCESSc&^=DWBJOM;|iV~04CiN^HLJO2KuUc1es`k3UB
zl&ro>-M%y5{+_$p+Tb?(oMXGEFZr{PFWb$W%~$lSv*ICEjeOOeOxrK-tFd`xeR*>E
zndTObkEcqV&dQuhO}~4!g!5OnQ^D>DuYTt$1aB~E_`1e@S$xVuv9jlXIiEam;#o3}
zgMV)8zeH=Mo|z)HkFR^)&SBv_UcVs7r&hgFO<nDcVq?yX+MBORi%X91ofJ&tK5r)B
zx8l$C;3pRAyxIO-J3aUPi66XbjI++#J>|J`!*PAP?ze@vcyDIK7&vX`fBLVq_^`r;
z`E#wd_~gyKbo+cZ)5J8T?a8Yb9+J;vtlOSiHhcFg;g(z93$~?fRSueJVJM!>lyA9J
zP~~F#6MMb4|BieAJ0WTq`<dzel^44eISVID3_A5XtwCNP>fN19cg|NGeNpefe49%A
zmB;x<nTwL%+|pkYc%ry5J2~;2g;3*O*25cvG|#z3&U?wnJMG?#iPISmdIkziTktk1
zLH=bC#~nX@lPZ%>0<0;w)sL<A<6UAhL2rZK1Cu?sOES(}6ufwQ_xrwT<s)BbEu7tV
zrtop>?`3k9%11uv@0z1<x#-n|v?cuf-`w>kT@yZ`xL4HbdXw#~nX7HLdOF`J(z$)t
z;)m}(gQUKU{!QOIXYA6RwmsT>i}l-%2Ta$cU$Heyyz|YJ{$QsVzlwj~fi$O7TkSPU
zi*pwrO?#)-U*?n}@aTYW^J<1qN6WP9?Y-lqyUJe%mfCX}s>o!fOiNrSr@V{tLJ<GF
zX+IilYEsy*OuxA4>EAv7{#<t3_@Il^v@TcmlGBrwlWhdr{VrZCe7%Il;{Tzv=ABF5
zy<30Sv7uLX)2Y5~62EiqmldBlaoOMNueMFkLxCxxGc4xZu{ipIb0@c37$cub;033E
zxa*5PXbHa6{2SPkwQGj<g;y<dv-QoHUpfVdrB0r3LGSqUDcXG1vZXuzDU0vtc(6Nz
zC9*qTShHMen#i5>aM|OA*@xSNw_TqpFS3x+^-E5*#l%_DjvIWKGA;7tmG=sr=KFTP
zaSQvQ_O!?1&C&Z$@5P7v?W(yne}iyJp~1U14;8lh{d9H`FRC~*udQ=}(R}@!lNGb$
zTdq}pzkO-TmbvxWEy9(0yWaD9YRY&S|BhE-znIkBvDkLnjGDLiYTp!?KVBCs_q61k
z<*Z|Ev$@`NhI5ryyi0Lh%wwM&y+MZYpX&cg*TQ?AkNp=la%P=l|8!ErBx}0VKg}<0
zf=2`T`9GYRIZI4C{EJXXo7lXF^x*9`ZFpaCaq6<)_$BKXny!-*$a?jyb;_r!rWd-;
zI<POkKa2BzzsTX*XR|A8m`^`<dsXeeY_`@f>&-LY_8gtc$~bYxjjG5e;vGxQc^hv2
zzqluLhU3!3O}QE+CgwK{!;j8qo8>CDj<t|A@XU_Hsp$*0_3q58+xO_)rOU6hua^F)
zFlv}L{oLOf)dvb$UnYyNCHPrPQ&P5>_p_{Wzjx53idN0cXTgUV%<smmVp!u<$1#0@
z&@XA0%5{&JtI~R8ZZSOH=2s(-lok<D9Frq2d3x6!qeZVz2rPazdF8LqSN}}9Y31+K
zwSR`z&%dkIKR@5!DfT5fQ|(a{pSi=!+-9*|A|F1@EB^n-%<G?ywrWaX=ljI+{m)mj
zN;99dSh>%A=K74gmcM7#YHSZPv1+*6Iz!ztsdMI>+YR@Pi)%AEWgC58I9}ZP^`HCX
z4aeTLUUW&_%kHmoze&)eFYboyl^wNmyA`gbznm(h`b3RsvEh-38`Jl&N6ZKm_X!i5
zePqUozT2-~|9_#hYw}fw)A5}=5*HM-*+Y8EjwcB}c1WKV=@N4xQnhLZL-Z5f=Ums!
zSYF*f#$hw*@<ku>`$E_DvG=z|_{>S4uwc<DQ@$lD{3_q=sg$Y|3%jCcpwMyQL*e>)
zHP`=LpW^+;^>yql&vUi<^~WbEUhmuTqgHI%TOI4CKDVFVXnl44&ReU+N^Z`lzdfAV
zzFz)n^5K0c!Fq{J4-4)Ze!a!NYSm4-+4<?ml)LmYRGMzs2kv|?B5AI<we2ULjNXlT
zzH4iB6!K%jv#(x1He+(&#C@B1)tPM_DjGgai!xgi5%tp4L#Ak3*zxBt`<C-;X%xwv
zExqyv)0avm>#xr1uCMPlJ*jcs>*-eIGjF`ZZm7&Mzw%VccH+cs^8dAs)9fO{=GUxC
zob+Wk#{|QlvlVrB>x(>)=6d8NtE=<aX@jFB^AVNKoq4q^y$(+se_l(>nyYkD>y}h=
zr|;9>uEpmLo4Y=<(ERay-U%DSE0z~lm8G{{OZaomJnyZHj-NN9hxvp}i~EfK+<m`b
z$NI-7x4UiH*6~{M>Suw{DiP)*S}N+-6u);>Ez{=P%@p7-{eJcRUrRgJnf#0R#g#K_
zhql-2ooe}t?%qX@wqF$5DSJ2F&&JuL_OwrYN9CD+T*iVC;<YL|iubviLt-8!7=2~0
zi(G#)d(PF2hsq61)k}(f7e}p}Cf#qgsw-zFr?7@$$JJnMp~FvEp6x32-;yV`utwwJ
zP32!ILdV!G57_Y)3B7AzDwq5CTi77ELGxkkvjvUw4P%ban=W~CsYamG3%3NNd4e~u
z@-F4+=yf(beD{i0@VluOCLcduU#5ENhWg(ZfA2o43HJ|A_wrb<vvQ%VNS}3w--eyf
zzc89`%(VQpGd!U+<3Z<6pS61|)C=~tYILs1$VoFuxMDYrD>?qm;Xmsi_&zkhw}_dY
zS#PrZmz~pV>Uxfb>ONLtUbd&#`%nF$p75)$X7q}jTeN?A-d3A?g@Q}(Jlg%}*t1i+
z&&4m@tvdCn{1d6RC!QP&O<S`)qvL;M@|;{;!!Eu@;n>eMr56HwOL9Iatn#1jwZmbK
z{{1(c=OTr7c=PK#-o~LR@ZspC$Ewld_Zx4WkTbdH<N9XX>;~q{Rg!UUdV9Wk2W@=N
z{8CM}d0S6koIx;W74vczzi11E5<L;VUDk$Ct3CfjeyF)SO;>Q~t6$6aF-1#kKiO!U
z6)UaK=wrDi{hh{>+qJ*TU;7;7sM|KpK|MT1Mb5lfSETS}^$sS+R*v8!h0N@K-H&Tp
z%NkS$N%)2|?z7B&V56cQ@sH));Y{}%mge(bNlyIB`T4rkxiiy(|KC2g-{GOvrnZTD
zyf-oGGB-~4vtd3I9M|=TJILnwp-AhF*#T2m8&?`#KYRJuNfE`OJkdp>afg;qwf@3m
zZaQh-$(cuNJq)_e{Jz=XJALk--3y+qns}%&C?qxH-2yi8j)%+<cJ2;sX4h(DTRuh>
zSsl?*|I4)O$zS<!)`aCwdw6R3bSHdQbvgZKyS<as%!Q4v??R+EKbyn6;6Ur@K=X;o
zE$XXI=sSHd=wRrc{>J!j+hY@_W9<{anO5|h2}=Focz?-M*d}lO0r@@Bv)os#yC>ZL
z;56^K=f1}K-9in@xwNM@+%;UDcTs%d^@Md*f3{3u^6oEB$@%}+?4eWz$IffjGenG?
zR=qx_$S?Kfy}Ws=rz8*00-^RRJUn}EWN*29VQK&CCAH!6e##fLq#jhi>!p#Ab;FW*
zVc!9(L#GRCC+%8x>+b%S0-rs3=DgEv+k0~U(`z}7i#+bj&#h+J9&l@g){Hk3gdJyn
zeo`0nV{&Jt4}*_~+N53EV%KLCc5eOlL&t8<cbTwbb`}01J3O8*%lV@6{_5#{lcx0P
zdM@M&b^BbeB(PJ<Q!j&W>%O&ox}K}TnU7vrR5{t=;*HB;k#7=<7(T6ZFY5K1xoKi<
zSFii-zQe5y?@E_&o9nJ|(!HLR!rj0Zx##)G{M#26ckO)`x%+#;l;rXUzh{eFkL_;G
zR|w$Ge5bX0+Qr)AYYTNeQ;zrBuf4B%mHC5X#Ke$}P0w048-KI&?q8hbF-NnQv8!#m
zW0aKe*A&*Z=WI<p|HppF;9FB4uxQnx%1t*CA_~m~)~pRkI@Fe*mH*<<vNQGVJq$|w
zY=unjY$`QYPpf`oW^uUnjN*fpRU*ANyF?8=6`XY)tMiYhde!aFUbk{3Q_rIMPcsWT
zd^b<<Tk%amW?QDn&*j0jR~ZEbr+#GLvH8;dB$tT}TzgH*O5CQGhnxR*((6!~#HVf}
zqT|Q9xl2`kZKQ;fPIdKio`bS)Z#>wT-B!NIvc1SN(}amL=a)pU%zN{P_G`8r-eDPV
zxza<u>Kp&jypWclzMB=Zen=<&OYSY<Z(&{XDb4!y(j!Vs*Ge7`lYDk!lI`w!rN`u^
zZ1`>K@peo4%N{mGul1ri#UWc(7@fQ>wdPW5JKHMVQlGSZSG$d_x;_oEx&g6&tY^<i
zV(!vhmZdB|S)tmhVs~}krR|KIdqWL+e)2Ru>g}wZyUT9E%Ph$|fl}I%jZz{vncP>b
ze!N^x^`waO{P}vT5-(ihE#R>^5oYc>ee=_OR<i%99^d}6m$%2Sg8!`2yo?v$a?iZV
zU-TxXd;YZLCmiP~zfgKG<#=BD8?F<R4;}s+#l*HLw`XU=!#m>Y6Xpn6l}bJM+Y}s-
zQN{SK;)kgIi~!zG-go{8HnB}|;#q%ALHKv`+p5&0&a&ex0?%7+I%as`|I}6YWWT)(
zotehE|6!fwB;yw~`Bgh*b_kU?@s$d?^~|)4`?&D+EU)MPx0%i_jyIO^zVLc|NH_1*
z%THEbGQ4ki&D6}@Zto9GpTOX2cW!z%TzF-)ym)r{x1Q2>CKJAzUEKY50rP^J=d~`)
zlrf$m6Omf1>=b8r{PWja7hm{Y4SZAf_2&hZ-`wtLH4&4S{k{M7ecIWx2ZElzJu7+5
zU9@^r_O`>~(@fX19r<k+I=$$}=gd#LGTy~qoh*B?Jvsm5+*s$mlAZFJEIlz>x7L^z
z2)IxFt#;-^%JrG$3~RD&S1E1(Q<fRhu3i2`v)}fP^ZF@zS`vA?Z|2st@1L0a`j__G
z*Aw=~Z2Fn<bH3pfyUyV6Po!CNw+3GKDKD-0cWHfH%jb*dc%R9Z&q&?WG&B3aQgOY#
z2X>WQ{j+@Kl<t2H-4QkOWz~1xbz)$*VeF~TUVb9t*bRwjMxPz?PA7Uvu9&Clr@T7B
zE516rRU!Ut(Cv3O)jedJ#KSEkUl+gXoOLXTH}2uS0F48}u3UTk83b-UGODnd+sq`O
zJcaR*x6ls%m2(>sW?X#7J?F1dq@n%-Ljhq;%bDxhl=W6HnO%Mp$EYe7*qY1XuYa&{
zb?J-FO>rL0i(d5pJ$k(B^*66SQJVv**lL5jYnxQ$lFHxN=d7_~Tbb5)AZ?Rb=8}bB
z^G!{Qzw_=oyYlA0>#{4XrfWT8|F7`#xJ}G$o}fihWt!%7>$eBmpPF>XPV|UH_xYJS
zPY4Tr2;tK|)F~Wyb>aP(hg;VD;a2%q>1V&Xp;pZK+0`%AjFua9Hp{*LpglF{Zsv(q
zInGlw-&_>ocjcKRktuKQwwu48^--Zm;ogs*#Y6u6bbT7Wer8*z)_&HHW&2Xrug{#g
z*L*L_o37ba%wlHe?4NjT;yuftWirV@^2_re`!9>U7Dxp=Z1#QkY(As*Bh5`(oRv@i
z7u~ucB^uK#^mjq?EuKpeO8c*d#x5!ljsM#|gXhWb!>U)lNa|%?=yvetW-u2_$<LRJ
z^JhqUn-{BXv}UGec^+3E*V7FZT!R1Cun0|XIbi7{@*`ZP=WutO__|Lqb1qz-tgs<)
zIa~Jpy#l&<%0lV-C+dvt=FL3i6!qJ{)u-xadWeW=LGXL|WyLzTjy?Ju=j;17w_aE&
zkcrdh(Gxkvct7b`bvFJt*sGuMOUqh4>OU2G-<4&OM#Ze7>B;|U_b=}%Xi#|eG*isd
zdA9J{cB$wOy+5168CEwH2OniSW#Gp#|KzelZl3;YZ!M-?3C;Sd!j{1PvWd?&XOY;a
zFI8ux!)FwHnCATD)4rsW3pa^<p5=OKjgDRa>bKV6Tf_d#zF)&p8ysSNdHHj{spsD6
zUXA~Ac|KEjtI8^_PX<pzkG@l0VVEx_-;=wJ?Q%onpINIy7-G+zv3wQvbRzGoTaJ5-
zFHAiou;Qt;bm;ntf0~T`zbNkUXxLF%IxBu(@RH}U9>KrwY@YwgORvR`Z~G+iT+TBL
zOMB+E%5ffXJ~2c0gQ|Yb9+7#=pDp3J*H<4Z_c1YsH*VIWtD#XkalbUb|Grh)soj&C
zU-oB1_L_{3nJRbIYaE_8*<FX-CpO!nSvu0sB<5aY<H5v5ue;)&<W99N)DE8|Jhj~7
z0Wae=i_GQ4&6@95$rMd`BcfHe+=-v%eMtK17rQFh6K#VoL}lvPN+|rvNPZ}4wBQA+
zb?O-pg^ka5Tyb0Sp-QCUYH3E%oLL&#Dhf~h!<OVEDq6DqmP+bgTE(&JRo%*omV8d>
zb9&!Q@qM|Wf?=V^g@aF)<n}d5XvT?@e*9+DQ|ll9y2!}%$L<TvyEs2D?wqzh_>ats
zU!Sw*U0Z+lv&(VY10J(<M6Mh+cAutf{XcTM)a>O3mR>s!Wf!H*^!Kz*y{?ng;<8^L
zZT9wQ*Sczh3dPMF+%|k#8nM7+UT5`5r(W?#Q<Wzgco<!{vQN-Esj=Al*J{2kQ{%Uu
z%lrMg^#7qFUuK&G@0F|P*&(`ai`6N;2c|l~ox*FAX79UxW2=sNQ%P9o@2>8Z%VNJd
zrMmrp^Xco3HjlRk)|2^p1G2Jad|i|0aN*<b-Jjz_7iZqpx2&9OP{O4VxW&u(-2u_0
z|5x<ogm%A+Iq+g(TluoZ{daw$um4IqWM$u5mu@VrBXQg)W|!USbB(!6-a6g1=#k!)
z7Z-a%<WEn~vEI&|(xovoXWy9Cu%&DEEp9%q1*<;p%5t0`F>mhYe)WnM|GFYGZXINM
z|NT$>ifMw1oKN3ZJ>EXQO2>-dX2Y%&{+)ekLh9|C@6_>RCHn8SyL;^7f^<tqfm^fl
z_8CgN4$3`d(D-7P#j{KLcLaZAt~i-5@M^)qg;u3c=YKkrmp)hXXXvrs;Os{a^7rd0
z=6w_T&?RzkSNIL~c1I0O&3lFy=V{!^$?9-k#rre=YUf4sofSMK=I=7Kc^Pjh^!0Db
zbgd1&+Hmh(h^XgPd)c3&T#j;_xn06vdM@1ejm<6G5WRKgL!&K5+w8<tey%xq;dg{|
zkn!=8SH5$Z2DeQ)zQ{nOask8JD`q~wPc}YvOiA3xujaI2!Wj$Kxtm+>*4>djJz;%+
zzIT$7>)$7zWZQQ8irI;4KYN>KtzX??$fCGBePz_&#z;l?%(*vA<}I(iyKCDq=Qn#l
zIsB2YpY*9-x9ZR5g|}S$N>AzTJZSmEsL@ZxdgJFy4EleT80<eOx#m`}*ZU_?$}Pb*
zp`3qCcXF+}RdVpglL>r>ukKI$@ZHAwM`T-VsHpR*pyl$<T_QW<YbSi`Z`!)*(bctD
zllJ&p$1gcn?VJ3`Mta%na{|9xgd(P2k6k@4z2h<`uhik$t{SXob%T4g8s2}~8*tR?
zUvT-cogzQpUO(hJLBisH*|U(Yi?@n<_?R!OU$oMaohRU`<<ImJj2hc^z7w51^TXRE
zB0sM_-4PgA;=AvkddTVASNESRymIvZicOyto!)1~y38szTUKz<*+qzL?wOfvmsE>Y
z_JlnYS9rHc*{~z_i0#s2BHN?`t#jM-zVy{!?d18lC&pp&n&Y<$w$2i-`esw*9+{PY
z=|gV#UWtphq(y9>#_;HgX!kw5eO+#vBg5&&_;UWIOND2128Ms~d>noL&AMF9PYvZ~
zCq;R@J-F|bjQuA^&bXW&HKB8XQSElOL+eGm*#qaj{<_&Eh5dZWfq8Ks40$g;?%u@I
z!IB!78+I<Evg^&+q#FOE(%9s6M$PLyN>q6Mp0|jzQarQRDg5mMxdS#UD)xPCe>zEr
z@vPe+w%Ms-fehuv(WgCkTJ_~}y?Ac2Dvmv!mt~(yjBlya<)^2t=FGpAaL0cd)8(z{
z$-GzhU)rMnZF1hN#V1Z%R0x*LerYTCN=5bJlPf<ujkeThc`zP5d-K*l{tAQm6<tTv
zIuqX1?1=AJT=w_9_xrp{pL)0}SEfeHh%K1YKB>1X@az8x8u^^REfz8=J}cK>dopCR
z+Kj{BUmx;`*teisGobF3(ri%yo|{`$PG*0YD5P&GA8|C<_*vVl-^I0Mkrn*YE>=YL
zn!lKR?nj1u$~XS``)*u|$$B32?83tQAI)cW+w~{kU*vH3VY-1=&Z&HbAB&^Bqm9e{
z&yhHpz<*3eI&yMuKt7Y>l2d%`)o%JNfh&~0KQEPk$L%Y+b=tMM?l)S+PxqJ~{=Y3(
zXYIqvfIn{%sx3CXQIc#wT|Y&m^Y@zk{sRhJ3LhA6ZCqGiH}|JneRfpt*A@9ziH9!s
zcgwKw?^2mx<n*p4F0?F;ah^bfP?emlbN-S^%RcPk3Ss7wh^}AYBe>^=1DA}Ol$w6a
z!GE?QmfeQZ*MF%fFv<u_tF6-Ax_#?@re+2A&=6NUqxHX*oq2Rocsh@V?BC-%wpaJ{
zhC49+wJu$HW>HF4Bj<xFuX?U;FI*P=>UqcpCew)q>o&PK==7h+yKXD@nO9=DxcVg<
zk@ZYIj9o#yejOL$eb0Bd^QQuzoL%?VtzDTHg;ve*+Wc%qc<9R4HGwBzmi%zn|9XWb
zVd--rzdznf<FD=cm~efC`*J=8rqFL9e{|c!wrpcxA$2&-q+0iCh<ACfrkUg-hkzo@
z@~W5XgBGt-JgCyhdF%VmHxpaB4N7LOSl77ze1W#*N-w(;+~!A;Ijeg`kKgpV!lw4>
zmcy^>b=SYh+`0d2hi;JYwZ#4fE3K!wuMQ~JmY>X|m8s(P%3}8E&dHavUdSzd`EUP|
zY!AOmllB*vO}Kwe)46f->yv|lS1-1|KJu<f&~jUnuHlm8_slOU9&}2q;q%z`;99`k
z&EIXR{SA`KpP8<@**uHsl&^ij+0gQJQtUIcEWZZYU0mH`QhTzq`s%qD(L>J}M3WT$
zJ-c+H`qAAp0&4e{exDz*_h6*d+WQ)(!*)nVuoT@ZI}-VJT2@5jk*!LT-bt1Ohy?5K
zY|;y1<Tu~8peWAQe!fcZ$$1JPG3&T*tzXTWX;j22a_4jQ?9aDSKK)EzI_s;v*I~|u
zE0bb7ZeBFL^xE;wqFY%-$IXM)ie+6br?aY5EZoieh^@s~Kiy{gw)EX|`=&3iYi<4}
z;&;l*Y0@I?2~whG7AL#yRy=qyH1{f_h~$m1dwZYl&Q8uWH{|H}FU;|wI5}YFhk(Dy
z%v)#G?oQ$OU3qekfUQP>uMoFG$)-zPr>@QlD_A*q)w`FnX*!99JNKSUef>LbdvWw-
z?pbyEsTCS6Y$b8;l8#26Y$%oOFR#tHVCeYa#-ue<-i14Fk9gUB!C3C&yII>zv{P2|
zUv5f$5Wqc|@tw~`tGy*fx;!3&{+ut`rv2Y|@}}lQ7UzfT!am=h|47R4IL6#EV_#V1
zkBi52cclp^dK=yjI5uZaba{=rxZ$GU%}-X|b!S_XC-6I4Omp*J`_mPgI!=OYWi>*c
z;?FO}Z;HJ9@zaO+BN~@C#q`TvyV6klrn$D~kEfSR@+_a-3ypZ9*b^tL33@keeO@a|
z?81jHMV_iBF5*;u+CJr2X?*6|uUq$8t)2OYB|7WnL*bSQ+oR-HZ<LwHuitKR`{O~i
z<hYOTW}on36zY=Ns&++T2PfCQ=Er~U37ox`<Cvc*xPR{Ah}jyaId&c5GT9)u=I-p|
zfW<pY&J`6JZWcMXTB_mfhb@c&XVt!2ZfI-T*dg`h;k?fp|F12!E1h)AptCI{T`%XT
zfwR%SqXjcc_;2RDnLml!)5hpumgd*HyWie8$tmjla%%R*=wti%uI4t*f9$a7efF$q
z{qC(Fji<%@_<N~==WNPmDFcom9YL0EagK$}i@dYzuYEruw)orArA4=E-gue6m&r0O
zzLc@gBqLDAC&o1S>8{7iSY`#uJ7yf`|9R8t$EBM(k0rbk7tOiyt)g?m(wEC8ykPfg
z-^F<$(|GbmlQr?~5nEP0+dWTV(I52!ox>M>YvXx*7*=SS-t*0mahl$C<s2XH`?w7z
z4(pm`fAG)skog>XsB}NGvgVFIe>>ujWlh(8eAu36ci-F(Cp%`_@f6;RWG`&#eQ-nU
z*^b-*KRrbSi{(n(dpCVsBQQJA&_n$~RJ%356z?^b%9$H}+61>SDAsqZ+xMVwu|m4?
zQ!DwC4?_4Ec2;nnJbEYZ(8S4JIhp5Q?O0k=@Xa)G_N0jI9{(yL6hgc`ckP|H{qg$y
zEWc*2wK#RLY}18+4WSNy!!25V?LMVre@CoTKmFZxxq4mmU25UZcNd;dDy}=S`|!ct
zGs0b6*YLPnU%5Fi&C+c7<Y_({4j*1J9eB>{v4n~7$Bb65Tn*I~;VP`ro^ReK)qKea
zJQ94!JY7Zk@KKAtltdQKt`{@i-(ON}2&(+C;!XC_xT40pjNOfgb9aedSp93GRLPo@
zg854V{9j$|-+DAlf<3NM{zUacVV2yWx|dhyMjZDqtBeww@NYu>+gbZU6lG%7zTUc4
zUK3IDf60C0cSh`s?lynU<XocTEd1nR>P<!;H`ff$koTS6fBT2pOg%eAK6+i5yVXS9
zHz^MGe}6}ve!hwGvB1Qlw-@SO-aW+^rT&mx^ucT6=v$onPmhSdO`6`2o>~y*UX&2s
zx7VkrEBX4$)GPWEassOkvd;Y+Z?HYYgTuD-n1BAinX_WkA60x<{qZ-i_@_I6H^`+v
z_!F`6vPI(dDMcCFsn1`=av%O~y+0=KQ+&yO9gi7i#oODq9{N5_PyEIDu;6YD$wkTw
zgbY@=zjJxq;iH|o`(<S{<FY1A^Am67o!qKdz0cd=``2=7)a$5EQ=eVFnC}(*MC)Fd
z-^8Dbl9)I8J(X;G5IE_=v|C&|Q$H+jPCYWiZVA`P=%g=P)n$%hKW}~3`?hhhU*^sO
zx?Ubvcg}h#9k2J<+)UtGuyx?nfZ2C`WlDQ=O7MLTbkGrBwx-DaqVVc3+v|_Xi95R&
z-hM1T-=fYd=9$r~hPjhY-}ZE=)!5IN<q&Y}X02HG>bOvuqle@|7A>9qbfsBH(v7^y
zw`JA0YAs(Z#q7<`v?o6{;P%So@0^o+U(O1>ao=Y5sn`1^{YiCVU39p_b+?N(TR>0z
z4c@f2{0nwAVe8~mOhmo%Giw`<?_E6iWcufV*`D{Ws_Yc@+x>+n_Hn4`<7by$rQWKR
zTT2F95<1;f>B(;P>_)GugnN73>Z89_I83d$D*087=k#V>vmXjxe`Iq5E;p~QyHP0L
z^E$ZQbDy!-?s)FJ+l$vtY0=wtapmHPDsxXfDzu+io2*x4l_PYo;osB!FJ0!yKlo^I
zJZMAH%YY3Yl4|~S?aQKsx}18B{47bhxW_9;>dtF+9_a$<a}Py*AAjkN%-&_}Fx%C<
z<4D=D3s$nZU$ZJ_7<BPg%x&6pDSX?RqOwpUo6J=k`xL&ZEiJmjbfEIV_G`|Z=S_AU
zaadRr#9z5)!p)4gJMSN`lDb!uzkbz=i+i{yAJ{XoG<e4XrGsu#cMkfjx)COn>FDs~
zMoPHG##i4f^Dg*4I4k$%Zt|A%TR4hMe;xUE?8^E{k9=;1+5QQr-)s~Zk)3&$Bfs_*
zv+3c?RT)lKilqOYUe1-Mt99gJ>8{51pD!4>8Ro~RzH#+@bdV|d+zC#dFRPDjD!*~$
z&ezKqME^a0+nE=4;?WD!_cx|5?VNmB<>RTQQ#(Q!#SfmCZ}pt7djD>*4ZWw6-1p74
ze^-+n&zDdlb7OOeq>+Ht>u=0`o2vxG?BgGNoj-l2@$MVuuXz$WKJGu7<|zKzh?!ZE
z<B*ubQsplXYTs8q_?3K&kMYn!n`JJSbdLR>85mXZE_hc;dH~l{<s$_*B-B%_kN&V&
zBWx-;ugYu7nxLIc?p^HeT~{>xa+2o>`kXo*(iLA{^})KO;>tG%ewUhz)4}tY`fn(-
zL}olK?=e~+ByaxAysyE_S13KNca`#=wmw&`3)-A#ZmZh2+GZOrRkP=KwdBCc;~$;s
z*z9(Rt7oo~^e<4FuzQi;WgQj8yv64FOX}QOl6J**{S7?#O=7<OHKz|M^OJAvm?ZLP
ze_Yj<81c?<wG5AfX7}s}!?HzllUK5Qc%3EV>A$2YC9kXHa7#gGjorPgQhV>b{I{TV
zgU|+@^?SOPCC|Th&pS59IY~3x&u)9-#ZP=L<@a+or(}xGT9gyg<ScGta>!VgHKgNA
zyr1)zu)`{T(>)`iW6uUNtIc}*oY9*1@k4`o+fFwAV)%WhGj5^!E7t(|r`yi0tx%CD
z`{BJv?)=Y*Gwm7+q&?4bz3ta5pLK%a&_xEW=U;xdzOk;}V_F*5t>`74$apR0%4XIA
zZ`b2no-e4%GQPd!sBhOyyCre^4j!_e@`1B#hvm<U7loy`#e0=k-(D>G=rjAQ`*t%o
zUYh!>X!F;dZ+;eEVDeS?VJ9O|TFE-|rH8QXPa!Ll&fNEThZg>qSFvyYr6GEUZ*Gg^
z%B<~=SSBd(hF{upV;-|}s=C0Q&2Q&Ks&WKzyO*9_eyBI|?e}wUZdGNhP`tkOw?t-~
zlJGolxj$Ds?>vp1^Wse3!hN#ccmE%d3B44&{@ktuGt=VFnm?`;s>t!--}=wgX>COQ
zNh#OfcNenKTCX_!Zdef)WPYRP*p}00Cmku}%eVg|<{>V6Xj6Uo>b&#+rS&J?xO`iM
z>CV+FzqzlP^?0^K9=DmMFR5kd5x(nN*B)t6Maf+$(<cR<_&H_C&jp<`dko~nW?MA9
zkasrI&S4DwxK!RDW&>l@+m!p8{+Su{eOdmT@3Hl&B@5NoRXMe7i+M16n(JPX>}AJJ
zycK`YD0kem-NjOB-s8OQZF~RkkvbyLs_pk&U^;WE`h|D#j}*?w^Iy;licv586)U(b
z^xrPA>sQX-nL4ZF!1XoqitFPzS69B)O>&?0orCpwr0v$zN0>BRQ~t!IaEO0mdJ|xB
zm-*k_Uydt-cFO*K`1Z>68l{R3Yq|Q5>+c26`*@c@B<_;<|N5n$E^@^DlW6I<+4a?F
z)4Xu!7dw7$=j_zAdY7Q{vp}bBMb_G-PnixTh?}S`4s~iW%1p~qEOy#>zOr}f@2X!*
zxL8;{)0G$29d}Y_S-9q|&B^6=ct3GgzN!sdW%l-t+p<&1I!_Md3hck^TK7|alASiA
zH&achK~Uz=$Q`;OoLe#_#1x$_eGt!?9XS1&`Ob~I_qSLmu4+{ltJ-(!WonB@#Vqd?
z|1WKye`eo27XdTjRduH>R$R6Fyz%e_#~V2h1h&pd+;CzB|K!6f50&<_`kgC{(3-=v
zbEo2|gdfRF2I_?(;<qoYiF>WCce<kNV89oLWtk1Oav}^*w%@URCHh4ox_!}3o@=)j
zGPnzAu}I!^x^CT3&Xn4_RsXB+E8a^}engl}X1?=#MOx#I+q>^cIb3N?W-*;_{IRQP
z&*DS#58mCEGV$FB-b2g#t5uAv9%>a&+ce_=gT8gma-mgkimpU%=c!ro?0|@Un{3J!
z+v1Iifj9gvpWLBwA*M2wbyaFb`p4Fg<VNoK&qR0nbJlK~(&uHTVkYD1>U{q0xgDQ7
zM2~)b)%mErB%5VZrhO;ZlgMe)4vIWC75focD%7Lh7$y3D|N2FzxKylfHtzF&{`ic}
z5ue;WKh&lk{rh@W#mUEJ*My#JGyh`rHu7^;fo|-<fVe5XFD^Xp{rS0Q!A32Qm!`+q
z`KJA|m0N9eC}T#UhV=qPk-68brbp{!^xBK~u3N)&s{bp~vmRgDf16sxdQ%UlY|EHA
z<@1CIP44S=uKX<RH%oTG!ng$`%25vk6z<68i?JJTmXEXMnQ7v};@FpY+Uxj7m3>S>
zK}Czbb{$*#%6Rv_m|MrzeNz*6+{b@?akQCh;+1N?&`k?W++XhSJ+~@nF++9O-yd?<
z8uzL5ncQId>7gI~w14LPuosQD{?2@Sfb%5d(|+a!z5ae*`4=yE>3b>W0BhxTwkvib
zNfGn5vs7Egh=+3QxRRNA+#{?y{E$;baop4!aj&Mv9-mkucIKprNMK=13d_@*Nf9xw
z5(k%FZ*i|RYu$13(+0c4(Jgr@_itXgU(%$y_{n-UW<KkR7uI!WZhYMw?&jPb!F!RT
zspyX5f~Cscl?vCSta}{2@^4>I;+?8uXyH7Am&-ViaeHX%*XlXBH)GY`aoatd)}Cx4
z>O1d?$R*uHc1yj3&ar*TpY-?dPGJ_i!d<JJbszcqHl_&#nb;^-?q44ja)kBJu8_u+
zr`7*ly3Vm?ovpIgV;`fby7k^#k_C%5_8&ETt+)2OGTY`w4x63(*KeQMVew~8d0bP<
z!usx2JWdy@^d3|`mnztL``E7^N!<opI-)1%D?Dbrc4vvo!fBiq=XY(Izqj6+?eWho
z%kF*qJemL4!%xTBucU~~_@rO(=&GW5<g(vVx1F!ADB?YR(S+YYC}Mwt>6|Se`#Hng
zo~AwAb3bebL;NI-#DcraBHkA~TUC7|EOX;jkK^xpJg-^&<KXPct(n-7B7Qz&597k6
zHGjWcTmJOqto>iUUNNnVH8FEe?)ScCJ>Ab_YR;<^D}{)<@NZvAkHm7@WU-#y`t4Zg
zP9L=ywaZseKCn?{Le4hbVg~Wq9~Ny<e7)o2`I%-LQlv$8U8=D3e|dXzi1#DE7c#RN
zzb;pJQptPo5QoI1_}sZxDXkt-MT{a-r<Q!$!M=&b=6J@gFa6hMv;Q~}ePZ)@=Kx<9
z{otPX4Q<ZtldZPDwPxvLTb{DUiT{@Fu8Zwq{Q+?=j{MxT)VCu!nWaH)by|XVuG3^C
z0n7IfJ7zPj3VOAvZC_Eu%7Wi74IjU)EL~{g=~UG4<i^_#Ew3t<O+3%9@lS$_-+hUI
z;M@pJ55=e2dL>cCaw1l1+1i<>`!pV#zBDR#278N3_<u8wC5!*xd)Ru@=i~cm{Uh>m
zxv^&~G!A*it43am<5MwwzaZE)=h?N0*S4uV&!l%=WK~~sQz^DZ^^eigH~MF%y(?t8
z`hTi|{P*))bxKOM*5>j%ZjuXs{`u{}!{U+wYkw>B^?Y?M_;)4c!UEmAiH}kq@c-zv
z60$nXcs1_&+G#vf3?5i6o3vzi+cwXP2m6;fu{5o)S~{s)Yc9`=1`9ExOX~0L_!@ow
zQZC7Bbw2Tx_iZla0<XvF>8ER##PNAab1hvi`L$6`$RYXa<oP@||Cdfq^LfT^^_$Q8
z@gil%<&%@z1NjWYzt6q$NPq3s68A;RMYvS&m`t_0#;^CXYR-;t>)$2(c_();VP&zj
zWBV4-nQmWp<n?C;tXcWt@0AY0B{SM&18jJ{1R7cYcxQEr{mHHi^Ms|=-t7)9`zUmF
z+tJqr;;EBkH*D`~zi1WZ@+4Eot1Mhi__XZe>5r~NEVzDluHl586aL>k_ff(0|9Ph;
z?kk+GbS_LzYWe-;yN_K);qK^F{1sw`k6IX-YZyP2NA)G&|Flpu(Ms9V^|T15@b#rf
zl-}KEdl$3iO8Z5J11d9^t(jiNRjHoqK5IH{$;qV^9<S0uQp&eGyK773d|F#j&aAOP
zD%3Gr>AB2KA?^0_d!oPRMuaOKee+(tMD(DPpL)mIpe>!PmwXqv3oAa+&wsuD(q7q$
zsk?vQnLp*0sds(&i<0o{@Z^fUCtkZ6&9oNCTOQo-lIig`M}Zi>U+&NTu-NLatyY^^
zpCFvl&+T#5=!5*MGo5?Q4=J}6-;3YkY_##-tSW;ODq@Vco{6$gE~`<wu-SEokjBFK
zX-6)weU@m<Ip)Khx7{XG(6NDK@@KxUG1_<a<6`-C&Hm#5dSg-TqqC1WrOjr4+i>q$
zqva>%x7#;QV%>Albho90R70tpbs*0P*&Sz(2GzwgzMX1cqcZUYyX@x;!Q8GZWON?t
zZV+|d`Y6<={7ZmSOO(=8^;m27P?<SN9~P~DaAtAqmI>?T27fDl7Vstej%FtRWxhJ5
zZArKJ64*}gid|cIBEHss*>r=ZC&v{GR>nL`+0U_L=k#wT7Inp85)!HECp)~3rYx0Q
zQ2Dp-`#aZY9(MDEE9*ZeMeE<WJ+piFg3SN2AEr*%3!N1*OC)3IiM>6hes<N2Q`Ti_
zUc48rx1lsNZN9>R@Zj)`-&>-@&fBZ#?%6&6c+BDSn)H2HGZSl6<b1RO7I#kOa1GLU
zaOCChty>=_t@c`#CRMP_cVgfIfyTO%O%Ju1o<7m-jfndjmX&bPNZMA@apC5UvK9|b
z<@Q@Yj8aS_Cgu2+{6By7n%o)ZBbhrSD?`_;nR`^!Y0>>H`E1GkZp&<gD;%$WYr0$-
z6Wm$w^6R=UQ}|3eN@mUY%ej2>%l!NMk284A4AU0(Y@RFO^Wpfe>ylgcEAkfYU-@V5
zQ~mTaT9NC{@RY@`F$?hIE6T`Ew*OW7TQ$DzYRpWZpD&n8RoYkG*x8wSDdy^yNQMoj
z8n>A@)~)AjKYX%^lVMLls$rL-(3+m!50|U|8$VvLFY2J&Y^z!ReHZ_V@t$~I{o+Vk
z@8N}Kr6w6!Tx307!Fc9=P|d~@T8l4>1#L<$I&X5V$E*I{b|FWP%%8W~eT!#(_HaDN
z!ZdZZo|Sgj@`)F=W-FdpshV?l`y&68aAs~+U7Kq`AH7m;+-3B$n4}n!7%3Vo@y%+^
ziZ6eHjs-p2b-!;(neF;5hj=9)X4yBN$y?n}^E*65IWX2K?IJ_1PUF0_63^xBCeC^B
zFXVuL%oE?zqsz07o7P;NDOA>XIr-_yU)#N%%Z^vw@^jp{=#9sR=g)TT`uhILFQ3{U
z484=q_e7V>J<~hs$MwRGd`~)950ziwpZ-VYr{SvLqYfD#9oCn=;<fz#W4iV=#<={$
zDIM>(y`PZM@~p`FLFT5rQy%AMHx@^!$wzRgJgQ%s5w`We(Dsdne*PUFAMRE>)nZx4
znyiwo*y1wvs^p9-c}y{RZ(U~{)@Ga)W}Wsp;dM1<x;*3Db3R$p#;@CFr+%N&?`8S!
zwJEE`k=5~=)SmCw+jP3r`tM5j!?Gn3Oa3*lYZgE9<VLBIz30=X&o1@I{hG<6V(#HL
z+d6<twD{DG9kXo0TCY7&`X^9kJ!_x;2`|%~HZN5>=kIqHoiS}{$3BbcFRYC94|WTE
z*frgvI>GMHER84E5?R);@iWCLZh5rzy?{oV<g*_RYxmyYS=}W$%jvP=y{{TFMf>KN
zsdb<0vix=V`mF5}H)<6#`^NgRNE97C7datvzLI>`W`_pjM90e(rx-$wb}XA();?#Y
zRe#XM>)$1}EGoA9mApB6<xb5j>oQ|r#?>~-Huj3Jb@2$@U#O;YD@n_z+1w;bn@MZl
zfrXZ{+rKOj<Jf%p%f{|rlhff!4L>*gH{|Wksg}?_Qf0DP{OCPpsr+??ztb6~bZ|~S
zVfXjO5#?3>l8f{v8OWS!pS$(QW!o3*<t87sd9rdh?aScnU8-Px?%|2LA6MtZ@Am4y
z8(y3;>6t|3)T8PJp${BV?rQt?tYEUXdhGI4IAURvdQs={IO%PN>I8S{1S#}>e&D}(
zzxH&e7G4c=LDrooo6R!HSGgUru*@j<Q2v<r_UeYDGMQI<lB}ym51vQ}eYn|4Brx*0
z=b!LmdG&^Q%N{-0vsHJ0>6yF~nZVs=XHI)|=+^Pmf~N%}w-!t-&fm81p6IqiH+pXW
z`W-Dk{lwLmGgsGh*6`kW*3|T+<X>Z9SaV75{M(<Oxl6BS={XkKnVNq5;xfruveSF^
zUA8_NZfcyfGEu9ZQQ5oUedg=qGZ;1;anEc{ynJAru%^+}_O#o#6q64fbt}}cD2R$T
z@jcd3!*}9fl}OEti5aZVmp%KkY=VF)%kC^s$E!=<^-ZX6F||DR^S^;sq3+#fr3LCG
z0ngUlF@45#$}nE*MC;a-Zk|(b|GltB{`s{P+3aqrvYI{n(k5P8@A0hi_Fws}uBE)4
z%p9+`^{)$d`rB_QlG}AoAR>)JyDZ**CWr5A5y6JO-G!^K=4bQ@zBm~Wdr)ug4J{iL
zao!j;-Yn0>i>Iuecwx=lx}&uV7%VJA?)>?!%H8x`<CJ#A8@?w`qQn;}u&!7!XPRAp
zWyPwMe#+5j)s#O!yUzD~rB;6XH=ngJNA}Or-CmjB%wYC8N}w+FYOZr$2J8PV+;%SA
z`(KoYG3?UTGb(x#>g>Q+baAa(<o+{U5yB3do=Z|CoAY%(y_O7eD6uee+4eenMeD@X
z2|mizy9~R;we~MLv@=aKLNv>KQpf4S^jW;ZnOhBZsa*P0<d)ab<~Wg`dsVvK3_ktf
z`#<gOv`4(VzOY|9p{;uB)|oc7_idja<S2fi5xUQ;@%yQ4i!E!{mbLCuJpbkVr{o*V
zt&=^>j~cdHCO#?U+<3%c{Vta+<{KI{x2zSeE@BEuZMZk#f5Io0o1cQ$#Tg6RMJ~8w
zCja3-kKW>@y}Evt!Do5pWmq>fRxzJDA<V51I^RWd-3zZ2Kh?y=>hFGMx+GZb7dUWB
z`Ty>y=~n6Yn;0%;M?A1m4f>l~d!twHft7-fVuyU$%){cTbIx6M|Mu<{f75j5mgkWv
z8&uXNu%8#{jTZmC_iyKw?eAGuy$-ECdb&+HGPtUd*XdH@UGw!bwOMTC?@qN`Hf@LG
zYp?S!nmVsHE}kmNSud%1Gr-<NxXj4CWUj;8EnW+cSKqPk-2Ecja9Oz0=l#1Sw=axO
z7Z019Gi&0-i(*giJd)61UGUJ%u-Gv1E35nOsUf-CH@RPLac}mma$0h5{uefZiRE_>
zs5#{C*{RcgK+<}Hfv))ZG?7V7AJd<d81(w)T0XhvJt1}V>RkQ4qFJw2eR<QW|K01r
zc_)@w#`~6*`;}Mn+_I4IRSaCm$q@4(Zq<#4%~5jyXII_t{B^)BbH(MQrpD3be4BTE
zx80JzK5vdt@?R5w<`+dq)2B$BIg))X)^l%bfI)a|wxYzrrUF}i_Sp-QOq~6{)ZO+d
z>vCNcSrKG&MpQU9M>amU<Mq5n2Yo!gxnB<4yL@kraNu{LsCx{W5>rJRgar4m=-@S1
zzBg_8{CR)BO-}r~(C%~<)0qtx(IxMbU)NS-xBh8O)j9hv?KFev+=t!IGZ`cNr_4~|
z<YmfZJT7}8+4flOgh}?+s+&WdV^^g%9&?H|*s*m6dq9Xp{ocL`j(BH-xNCy$$7@_P
zm&SC>iJaGWxhV0I{M?T*ZsFzJU(X$Oc@y)~_8)U)^Uc%qRlirJUf7w^HnAZ;YEI2+
z?^7Q6eB8_n7JYg7oP#H}UEuc&$CUmmD>h#(g^=G%Gyi>3Z1;`-USSYEQ8Vv(PSUfY
z8&S)W)*N*Sz3?+g=qa!A0Ve5JVrNyt?$4M0)8@&ZUv-sB{>5z>F{UL9KNSKtTxtz@
zw%0k)_-XTQ(^F4nQt!;EyePc3qWA7b&s}LpdOk`1Rb{hgWBhkcZ|RvsT&t613;cH^
z6z;p^Ao@hzN_~;nmWN6$6J=75e|r)<kx6kz<bSi<&vL42;<uQv&PbnIXngJ6la=MW
z6)rq46FPUU!v5t#>pN;cEoSphsh|CuE!}>>No&LMDaR`Nbu0cqwQ>F9AvWc@cnRau
zcp1~n&C731tC-2CBzdakn5)g^6X&e9PnC?DB<L~oW%P#4(;jQTmzY^3xJ~$=_<w!X
zvRRjHB3_iexIg8)P1A*C>*d#E?B(G8@o~RjVqN95|8c9P@T}ZZxA>y+k#~(t!WKIy
zEUVgWu%FR1q1Hv*!{Knlsp>_kCfh5Xmq_w)lz(XmJ-3=+aqbeHF7vamPx&z=&o%#2
zS#{y3kCsMfWsjedR&%;pa_L!4kN0VP*5!Ma9Y{#AyQlA*SNnJ8l~0!<w@nB>%JS~X
z_S|bWiph8N)|LLVvHn(hbjKpTxkrVRm%onm;blI?xtYhIYr#ha&V!GS3o<=rl)OGc
zN$p;U><)($^ZShhp6?WTbK~8Sg9VS4e&Ka!_HFL3aj&=)bb8Z)l-D+#nv6YZSp{!R
zm)+Rr+RWVCUH0V9ky8`Po;2O}->I~4UjDrw=KtG1SBEg<9;%!-S;*q+g9Un56>r49
zP8G?r{~!}kDARk(cl}z^$4e#dG;|zmNws+z{I|Dds{_xRy@hx9lY~_EsI*B$*)<+M
zl;PMCc<s3FGv2*{(VqY2w@$sxoE5%M%-Z7lYQDo2vhj2Nvrqh<IpghaU3Rg@bFODU
z<}KuvtgE_Ux6+lN$aKct7LM+zKILK+bz0ULO|KruZI9i%blvkPkLIa)lhr2Yd~Q=S
z+AI9#XHv3e=}tMB0E5L{Tb3@UC=5QZ;pUl~Umw{VS=jp?+kE#+(SC0bwOnsTbMvzK
zf3+q!U1?>1IeGe??C7%I+siiQu0O&P`6B(8`Rh%eUClW+blsj>Z@RX9=ecn9TBYKY
z;6JX%{G*J!@_w8Ry0~?PkV&1_u^P?Kg|*Xo?<D+-ZnT|rkiR#->}=#Q3tnfBAogz;
ziw)wZT0VX%dT-g<nD13R|AcJL^jtNx=F0!&d{CxxQ*8aJ?eYn}-nGkOPJh@Uuy(S1
zH0R`%SwDQT-GvoCd=1D_nz{aA>?e;hw-wK?SEy`aI<qBi!p{pHr@6S)QWm}FT;Mi4
z!-s7fdup$OLer{-{XHwT6;0x1zTC7cxTHDX$$CYBl2h(f!Ick$id>g6b}hN``pd*0
zC!ed|wB@={J-2esvlr=~mI_K_MxT#teYVa&J!jLrHJkq&3Q*b*H|?)h^pi&!{zj~V
zQ_RH`7!C$8T~U4@q0uy*Bd}F4kKHm!TA8JwXVGq5Sw9y3*nX@0u2+xemfq~$`$ji$
z{@bg2idN}(dCq-N)vxm?-1wo$_7i2EHM^I)f4QCeNasF}t+1?u-p{F%7iaL+c~0Hc
z_jQlNi`?mtCdS&%zL!)qb=Pr4?*832ufK#J%ZQV=-x%OpxqE{1ex2+ecFKVs%?GZC
zx+LFx!+qZ)RoS=3*VOdwL{(dMF|N09GW>i?rspo`o6&b=b;+xOW&5Y^WUBDFomY_K
z()g;-If_wd|MGvm7v&9BRp@Q+Q>tXRo+`YRRUoA_Y@ge#6$#l)NhQ*zj>}K((CmMq
zF0+_V-@pBqL;T8Z?`GYdaL2LrqBJL8+L~1_N^Y$eT@;a`^Pg|Z`9lWlqL)_d#|lWS
zZC$^^#jEDgxjn9jr|!A)>1brz*Ig@bMoIVZzHeu0)yU0TW3*>oLiy>EXs4*V4<028
zSKAeRe!nHMiZAM>_B#%qJE5~$?*;C33lpDF?cgR<wJ@Yl;naiD<(u#S-CbIIE%~jz
zd+l>)k-F0_PTrDjdaW|0aQn|`)6dU2+sJYL^0Bu0^Nx5;R9tRSt=YbQmbS#@X^f|*
zo%iuN6f>2Jd;k5vKeX~a?qB14D#;lpm&<p$FR$9d<mBFHUa{8(*EN=iCqEb2XW@Tr
ziQA)pzqtOX>RS}pGW!>Cy$zEJXBSPjeW0N>U9a%s$~aBg=Y_fZj~#up$Fie}z4DPw
z+x;s~7Ork{RK1;iSoNc#-dy!{v!!%4nguB_z4}{ibH?#T?33>;)zyLOuZ}3+u{a>V
z^!f9Xw_`cP=dAppY_v%(Gn|j>lG@r8hCF5qZ(L%SxzX-k_MG1SCKJ)kJ5s8%R!aLA
z|6-{LoFj1Rt)4y8i&qWzoAYy6CSFoIHYtu<dGUfPF-xqL{#cUNWu@h1v@0Qge}me8
zUak|R`r@-!-C=2DFIp;iYT}FM5B&WSxp#J%z2e$_zmY?XCBl!rsU>p8qiG76O?{{S
zudCi+vXMW(;;Oyi-zQs>Vsl$|<r!MV+D%t@x#`_KztG1456m>y$z&YTx#MrinK-{V
zK)2fcw8y2{=0)G!|C`Q#(&7CgV%5#((wodSlrNpsQ_mk9w@J6@Chw00etXsjb84*O
zIBdnq^FikK=HF4v64!6nn>Df0;vOI8<lH;L@he(g;!j1Cu{4CKpFMxQ(P^5s+PSQK
z;XA(dUyUyRyz0!vebZFV@qVhC|K!~M@O6t)BX_&h{w<rm#Dz)m``fEULY!(p&s>`D
zXSWb<Yk~dNWx6X1E1t)MHXN+JlaRs^5<Y$5^0zOh9dX~9eWYh%-(lkbeWT1L{#DId
zdoMHU&-wr1n9|fKF%S66Qsq8|{(o+<pDS(F;*(1j7C76j_1Nrl?0NPEg+Jl`71ML%
zdz8&S&p5nrQ|im;XeJxGt47b>Y~42XiMzPO{-qbvkEOfK+m-zJukFz&8{^un?QWmf
ztvwxg^!_@L<vR~E3ua#X*xfAsB+QfJ>Jr7=><aB!yR+^-XE-L`7WYs*_=}B;jnKp&
z&m#Sm@7#_Q(~r|$TD{}+^m$o+Yt^@OS0pCC6Vtn}@wt;x+C8gTJ4-4Lt^U_xeqC4L
zOT|uxuNC|^`)p2ZU-`(*D&Fg1=!W&aN&AYnvQPGowNcF75c==`uG_`e+BRh||5`c8
zvX(bv#>R<{6!m{MEuIqn#L1<}=aXxBLZtQdyq5-s|1TvM7AJlaxw58WcZ1Bdwe~4m
zMjzV0f35w0MdJFCmo;y_U+6s(WcLkiT6=W4EZ^c^+k1o^eM4S$oSKmPWP;_ibf)9S
zQ=ja&&lGl^R3?3L&o}-xz6M)kKeT@SZf)-uDIT+Uo2i4WmcrM38H1Bsb3gfS4)}J@
z*nGjamZ^`<e3(<S{Wr_ybekYao7_+VS&5g=&v3VfPGQvI{@i|3FZ$v?R`D{=6)Hak
zP92m8Q;UqAksW+uPcLiPk8f?Rjgj0eb9ZY5e049I##Q;|*0b*FphMPQej9ehIW=FK
zZvOM0t@^dNCktDj{5}1&Wv%74Tp_oc0bgDVtnS>mTr+lx-?oDNbJJe@|0fok8Lof&
z+)md}{u-TvNjuHwuT5L#xGUgqyScBVDW8_ts-vol?@0MoDzIOznP$_?|JuDs<>}`F
z5vhi4-`H0-Zcl2~|D5{%<M!LHOPH;)mQAbn)_=2bNwL+-`(>BB1DexaRJTR_zgY18
z1Jm@ZN{Q`DxASvr##p3>uMFgle!n$5`2HD(WXH<YO#2ob+|X?1eSCeB^M<nrR(Ebc
z)^0Odc=N48<_j+Wxlphzs$#C}&VrBU8tmeh%#(KcpZD=?w#FOh&Do-ntgcdPUNrpf
zaowK#_?UAClS0M2?ct4!!#eMDCtcq6@?V)-Lo2IXtgl{C-2MysQ(C`fhv`>^S0on*
zmbi94yuC=eL0Ni1(}c!P2evbcT$%g!RKq1x0rk_)MZM?TJ>2I0=FYjWGc0q>CWmFN
zue-MEt10%m)lJcKlRJ3gPv>MOmUC)97R?tr(c2q5VYXSgaIos*n)M2SH;zl%tjcCT
zu=RVN)B(otWve5vva6o**}Pr5*;{0_m*zLU3eW$%mzPzaoqSdQo5qn{)4kd<d%wG>
z7fR1`Ja~9FzaihVz~U-_lKAE=a(|t~w1p-btEOhecC?*btKq_*7=EMnM%=<j*MnM@
z&poiGQ)59o?>3k4z&m@~4Qn2`owWHO;#lEY|9_tNFIM$sO-Dr^xP+>|HsF$Ec)0q}
z-p;hdnitPoBqwe7@_C|XOq!tod#4F=?A|dJIx4dN*y|(4`a7yCRlapzlWVSCzjcnA
z_b2_Er@!vu@>mmQDE60qyT|4(v5Y-tCA$~vzFEKAY1`u&1-)yW+cPiDY$`YqQng!L
z%-*_RMdw%(OY+*F1w5vW|EEbjzW6DR{jx>>r3dy8Yd5Oqq*?JMT~K-T*y~;Fhn>A<
z(Q{mrW^Z?R7BAJqpW!I-!u{pvDK48QEI27WJ97KP*0quoYV7hj4d=#jR!r{?jM}UI
zGS(_<HGAaM&R0)leqRYOG8g)o`gU!ZUFg=Hzy%p`bEhn+vc4P_bNK4#{rSHi{qFkK
z-u~iDK}+kY&8DJ%?arUz)s|H$|B~V}Gv2_CsigLFuqNLd_c+alm$e7k|I9oXa8vMy
zWY9zToW*?X&oip~-`a<J&$(RHQCIg}EwD{z=kz%x){AzsN<25?d+;hd=w3kQQR#o|
zX_G7R6H+~NA2uJDyHC(_>Y<lqAx}EC_UHUwvt91qxi9^ak0#WsZw{}C?VIoKGQri{
zNp0^wy-%CYtHr*ZzG=#bQwO%L4dA%CtHQSCOVyX&i0wZvYb2J|{L%ZD{ozY!tH{Z9
zUwG~Z%#vC>ucG30_1r7LJKLXc=S%#usob3<Pk;V|$eTGGNhWu)m^Ry8$|+iMZI<kz
zoinVK-9Fa1;WXR&FD|By+ndxan7++qea2DKk}M^kF)!+SW|2d!uid<+g!sjc+*~1^
z(PzSb8RT3$ck~ixm)q`i-`grRk!Ln*zW-cdX|s_dFn@pA#s!tDMfT0wqJK!v*0_EC
zA?sHu`4_%32mN_(SQgwe^P<{fUC+SvPX$8H-kG~_@oxod7Uiv{^S4+f$8x{i<g!@7
zWL|@B#LpQE*D>Y)F+U*lpjvLNio_-5B^z(lC%ZmKR@<U+Oke!IyUe%9he@r^#3K^h
zP3{RzyLk86(P`GXb7G#F_htlnePTK6JikXzh4YMAU9rt}iI*aa-|m{cEV(*DJkj^c
z^7SWf&sgBLQ20c<<@XjQ=2wR{9eU@j%hVw&e8qKk(LeEZ8Xt^0Kduvy;7^kH$u7*X
zX2(K{SN!f$)%k{d&+R?p82jUM|D5$Q$>&cbFHk>KW%qZ-(&~Bq{vUR6CeAeedLj9W
z8gF*sJt3b&kyQ(ryk?6_&vO@YoYUL6<lv>n20wS|8Vg0MC4G-em{;=ZWlY!HBh5?Z
zPs@@IF5X+FnRQ0_Z%$F@_7Bz5KUhiRPOna2yA`wSh?wF%?NvuI*I)F!ApG!=)N;4`
zI^I{dW)^0BOAO&=;B|3#`o37@!cEQeEvow8jtYL9sxwQvKuh#Zm-*4t!7muBs`kCo
zvOYRr?P!6X;jDX&$xGs0>*JEP=ZaZ0UrB74=6@>X*NTP@mkOV=d0MB{Th?q|ns+ww
zAa7pG|IgcR${OA^Gx=0M!^_Qk$@7m@mrA$B<y?+AGok6r1lgMn$!=oz|GBm&Tv@>@
zWUq8Nvrs}%Sld#>>}z90j`Dkc|IP_r-$Ifk%A}1S$4DhD+qQVwod1vP*BzQVC(-5k
ztggT1-YH93*XOKeHtO&=mB7#T;gr#XcN!@gz53}BSFPD;%Dl4nz@n**RaPv`H+NR<
zl$-9m;`i+)p{nc5pTfKAyn1|ed~GVtxejG5pR4?7;>?V|J@c8*wLV;`yH@B{m{_~s
znmoVNJU$`{8G>AI7C&Eio~eJ0^Uv##bp68{?w^)DHGSEW&WXQoX`V{_&Q!m9{<Ub$
zlcB{$nnpk4Jzl!jeo%MZ=e_fdxAy+Sq4GsNT6#j0a(Vi_R2@^|zFmBmDsV$cZt3nz
z7Pt64-KL)kHYzmJ-)!{ZRPV_-`;&4l=4W%PJ?rYZg-?!gnr%d#yVXJNu(R&3vmW2>
z=5CT*7jE;-Wk=EXloqR<rt9)#{`agY-5>SF!my#hIZPnEF04~pta_cmh7Q5y;ZHff
z)c#{Q{9m+gepl)AFCxx6Bns@!0&isQ_5QTP`C9Qu%cwOePaS3#xyH+1%8xeA?l!iN
z=Pg}WvrlCAEz#S%i?(EcyWQHUzHwSV=l#Fkad!%=OsjLbY#wsiEqxa*cqhQ-=wjZR
z$xQ+8UR?Py_y5B=yiM(&>pJhQ6R!|meM)Y2v!uW6cDuW`?%wE6>?vt8|B%JwBYx|O
z@LQh6T6ymCYo8~S3r||_FCrcPWOB{rcTYszt%Z0dicR&=oIWe>@UMSNA9PwLnitL$
zOg>UqJ~!FJbMyRiy(ueO3<_LtX_Ycha$P%L^x^)!xhv&VtfvP%+usxDIlq0`uX>r2
znIHZ!mhRtl?xI=Ilx4!F4{cw;Ex_rj>$T>_mGpN9S&VwBkG}U{6|H^2DER8Yhf6GP
zPhK>(Y{_;_G?Zt&wU>>*o&EjWn$%zW3%)1`Bm@f0S^O?ZvwC5fq`girqu}e^zZ7@#
z$fW#BsnPJWd9hogZhGVTphq2P9eOWCmD(p&oND;L-_6o`&(4UfmBrcu(hRm0*Y7oT
zRSW-{60mRT!TJ)bM<={i<)wM&GUVlicba!@7Sa$jFbSWfzA`4AZCTPRUYB>jtIn!5
z3p}=R4NA27^Xl}1k4e!6&N^$hy*ah_<JszyDT}LlKC3O5B>liFSV`{pccUjkc?MIa
z{aDtjx+VR@_XmGUt6AoUc#HgP4!+2s_d-Xc@qgdMowgcL7Vp+&AJ6U1Ke@m_|8!u-
z&icK4tl{d_j~`7I=x2B|so!pXol|?V<Mr;jUeBl2N`1HYzHQF`lx^;^+#FAV74i?Q
z7O+o!qO;(_n;lZKoo6bZobab3WlwPG4#R7XOhyHt|9ltwc*sYo_+N{c|61YRIoIrK
zW;tv+E&u$(<#{~i-`ak)H;35#JHYmQUe5E|vnnnp|GU#YPjbP@sQ0~JmoF=|sH-Rz
zww$Z7Xj72%jO>%P<vp?9D`ID_Ir!IW<<f~!1&3QbE}e6fUs)Eu^z5-2v-TcR3Nhfl
zG2{NH`ULKTwCO*C6=%ouTM4%wKD?x@+$a9f7MA@nGxt1RmD1S0Gf2BysgA#A&DFX0
zUahp{?&w@+)M74p|EJrO%bQoEwd%h*5b+~>hq<<y@DcVuk{V+2PvvL-U$CF=f6SR*
z+fDwKtM0!cd_Qj8dEN~TZ*`2y6(@=pBzStnRn#|rS1ilZ+@|Fb-ezYZR~H(#%BFcf
zuV`=0C4FZ_r3cq4lajBk=}vg+IcKui`d-dEZ;pQMEf<Y7Q2Y1F{Pzj-N5RK<_Fn(-
z_l51*D}q1tBbfNVmTZt#^jRclzV_sf=EwE+>Tl2TPbzw1#$CK-@ytbS2dAEIw&Gc{
z>9NqcqBV|RGXB4^k3Gkoma^^m+ErgCy}Fd**>@=C=dbG0Yga@srEQG+Sg!O=%Jf2_
z{<dXZtyY}7Rux3@TRht~`N`S)A~~G9X6M~6nB=lB(6E8m=Kl7BwW>R#?s7c8`A~R&
zwXA#f1eHi0CkZ>V;|~=-@oV^9SaGn*S|yvAMe@zlD7}Nqx~$)L6c#L2W_RAmG2w6Q
zIhAEg7q36Qpn*B*XI@;8aqy?qdEQ5kuz7vlRrWV`+Kbyh?0FT7{L?p^8@rV}l~V|C
zl%KfiZNMF6>EjzuJFh>rcft-H);(gLo)xk|>tFu!PVt|sP;9i!xGU~r*Hh0+(=XmJ
zGCwpU-bZkO&C9~MmKRLBCg%U#{^7FMy>vd)?;788-zZN=FMTCrQ1>q0?C<WpwP%;E
z+<SEIWA*hf^Mn^AZ_!e561yy_X?C1FG>mhG<olZ{R%t)pY<_sgn`d91qKu{tQ{w8K
zpHeoxRtXXH`WMrn)U!wN_l6n9bFS>&le5ktF~g^wTW^(A-ZqB^EAKAWoVm|Mrg>9W
zMuN{Py$$Lqvr_h5@Av!vep0j1(q;7p`I9a!yX)V2Y4PDho8&GV#9FZz?~|O^8F%ee
z#tgf-&X!qxY*TuktYS7b^EY0){Aclt+Fp%iMGC*C7Yp28u>PeBuX)+G9-h3|`-iyg
zj@pZyXFrm##@c@F%Zk%8kDOmFWOis@hFaFVd$rEfSzovqc1yHpcX=>9tAD8&?)|*K
zKVxF7n^i(V)V2$kf4OPw^82kExLNhUD~W~epQX0no0ok%`)p_b_t)n0^rd}xm^K!k
zZcG!XDtx~xEKT)bbVJF`o61qVRR>EY4zA+7p!V|CO|fT{%|+Y9W|aR=6EiC^5_Xzk
z#lF&{b=O;`bvrt*E$p~Gb=DjuHO@Cqf4o>~<Q*cO9N5ImuJGP^XGhkyGhq+T@`&;=
zM%`gODYQOgLvtN_75k1Yjk}M{*uiw{{?ULXw?erKbJXkiWrc9WRR%oW|10wD&p#dl
z`}}>_ey%Qhw?yje_4YZw)xC4O7{j#Ya&jx)j4;3M{AO+S+IRhz7y0`A;9?i6{J__B
z|3^u4z@hIphabj#S<6+t-Rq1y<Ka0G?TdQrj!1J&c(w4rZZ2)En-5CM3KH8=dLA4M
zU}MNAUG?Xu(U&rh4;TKNvM%&{vi$1<yYp{Z57$+nZsC-B)$*Xj+#_>cK<!TRX3@;s
z*Sl{dXFWXjUwzuTo2(9h+1t-3%bnSxkn&@{)2i8SzO%b5rWXA?_er(?_2C0zpCXUe
zZ1Ay`P5HHO-nD;`%XeD^sXl%4_MB)KgPCmDtoY6kNqehOE`LpldAGro(b`ty|D7CR
z(Qgk8`8h&=9Xaw~Q_Ioq)wkxHmPu3k_dn>F%!ckb-<hALx_-Q4`0%JpqeEj6i{`!K
zhMNMTgjaIT->z}W+-imTz59opvtF-ts19&Evh|I{%=oN73R$0`cX{!Oe_nVoHE_y(
zVeVHKP6k`1Reh4w>d1DP^<n#sfANi)YuEqWzHwUVdS{^zootNvCs(XLo!44+r{u@p
z?vBZGo<BBokX7(~dg08b693yLg45$2RtD#Jsh2f&1oM7UN&M=Pe%SWiUjB34Z?9T%
zUi@-ZQRZ^1&z`hfhhIj!Ts!xE)@H^yzKzdc+>E*K^Je-~KIb@J?)6)@AF)+>9rND)
z_AQQ;2b{OgdO0WmP~|kmjze-Pe{a6p%eHCSfi}+Qd$uu~SQGaYzpuIXg#FL2M>%|^
zci7Ku7fPzgkF>JUPj@)mBOJl>;K{FrJEG^?c&m6%$=M{4QM;2b^C{zA=cR%l^gp?7
z5n2}5o+s&)yMJR@>AE-9OKKO~f6uvo^1oY-4HAc6d|4cH|5n$_wF^ZI1l4i`-tgIr
zidA$^b}Ct0d9-Z9T+4#cX9o_e?3a0H!*QeaV?|ztu;EFY=W46=HQ4@d+n2rh`ee@N
zAG_lN7o1{wy*u$a&m}v}z8UTzY&`B^J56<27z4w*XBAKN=gWM#CgXCd8h89ASDwCO
z$Cht9E^y#t%1g<Dz(haIA6F+WQ7bY3ApXI7@7XKD)@M$cd~ma>yM94yL8{$@C-=H~
z`yF1j{YdRC=H3$KFW`AH>fF7y#}g;oG<lwsI8l)QDY<fom78MHH1D$HH8CFQVy(S=
zcbE5W`R*nq^+hfy>3L13Y0u^3cjOjd5w;M#`MXPH&776%7&-RyOSNlFol&^K-autZ
zMMLV-g&Vt@vZpQT?cJ2?6DjzAcRjzk&l<yDcjdA-$*${)a4YIgSuV1;Ma}c&rS;AG
z3e;n6_-W?k9hm!i+S@eN5SyzjX1iVbHfM={_0EdYzD+y2X1Qs4{Cs#YCa5p8P=a43
zM)jcRMR}=1Cl;;Bs6FDVYN=<lq2Wn)q-p0(=MC5XHeT>?I(cXF+JC{(>#e!0uPm`Y
zb+hWp`V^^eM;!&9f0NcY?kcCT>1(5=aHIP%-tZoqD3u)d#Vh@%P5o2;@-uf&;{Vhe
zhXN;_pOR?E$7fX_5O(;0ir4+dy%E9H#+FYie*RqcBl`ufdELkN@t?C=r|lNHwJl-}
z&-tY(S>aYyQ+hl7R@sG!M``@Y^v=J2r`cJ;xAFG7PdDeLimol3Txqf5WW#Z`Tiv&}
zEzeLnJo$xekoHZ#*^`u=6K{mydayP3-OX!qCz2gsZTuNr(rDPcRetV^gw<T<IdWvG
zoV?vHdg`b|x?P?sp#Oe>6Q_(jtJRj@R;(!zLZ_JwHtI&Rb~!3f%QZV%+FR8&>!jYc
zSBw5ytxoxua`0gJzpeV!ey3UvIxO1K)iou2(!S3#+RV>t$B3RYND62O>%MHZ<khCt
zOJ(H~vQj<H1iFTv3aR(2E}Sc<cvjh|%uh*4;zx>{ZAYo1y0hXb@9BKqDHl%5Prdl<
zuRBkv*`Gj>H@|<fYi`=b)A)ITgP*P9ww61O4%EI`aKXgDK4s!9-78;|mRb3<{hw7i
zqqZh5Md@8f!@Qms7Z%l<M;-hV!}EGg>)$hneFNGiZE=2GIB$oc<R8~ftIc(tr~Z2O
ztn|~r${(*p<V1V!l`+{avi`^*%BH85xxwS3zoyeo9lq~Z^y0Eh6R+B|9zPJ{x9Wq<
zS^hisezWu?E&Ba3=JlE4|3BQSrqt$@USf2d<-gb}f2(hMrI`8#k)E|`e6v2XuP(i4
z+ICu@`e>2B?)z&J9W%XuCw+eK+s#0rU3)o))0IfuFvfRri}}nlw*9@_8v5_%0^TWY
zGq<nkH!ph6+f%x?$yM*x`?b7GJi_i__Rn|jjkERQnDjC%SNzZ{-j_T{4j(t<e9zvn
z&R2SmcYnEhUew)B5gR?(cd)*1`g$>B{i{}PkEZYEPBd=p5ESoqOJZkT9H$f~u_D}H
zdQDrZZK?PK!-y5r+t|*W+Vl6(4ROVH7ZkMjRjA!F%{XB?^EUsv+SvOMuM;}&*c9CE
zZQd#vmhnE<L1tRJoM+SK%CFDZ7(IPnEBi(T?kg`exX{XM^Yzs%&h%+V!gaVNF=p&?
zvHO;s!h53R;@TybID&Wch-{Y)61P9s@K$-%X^jmn8v>T`uKoKeWb2Hb-xvI_{5sd6
z`o8P+3a;0i9`fuzcwAV&Aoutx(bA(o58Mu1?B4r$f7i=Lt9kZ*=6PN9f<f>%XU|#A
z4?AQd_WpZg!}pkb<L=c0C)OXHUD3QUE}$t!`izU_eyM-eX?u*fA3Wzi*;D7Hx9_6v
z<xy8QuhjT(c*XJk8f)HV#qw<WeKGC!VcwfJ|9t#z8N92pLf(Ff+eYh&#a|!X{IhIR
z>Q!<34cb+E>hFu%efyPBm-e)!QzKi9|84!<Kb`Dz*)til*VIq$H`}eGDeNFIe`|r6
z?IBI!y3-f-?X+I4c!1UN&YxC^4?pwGW;XCCf3{y7yMyPFom6g})y1;w#edS6xpS7@
zGQO%7zt*v})-d_Y%G&!6(yHvN_8srqzpI|No3X^Ozge79xR&SdlN=uJ{)>~Olr#OR
zKXVw}k=@L5^!TL<-IYpqYT4T!{WUhP&ahJ5wED-awx1n2JWt+L8~wU_%tvv;oXRj^
zZAGh`iCYc^wqJiW?QlDL;tnSZ=k@omSzQ-#a(g+|MEkPI8KGKVm+WbiPHM|Z=r24M
zEckb3;;Wm{f1g#@Da=^9e?wfb>T{mcvDY@%+CM$vaAluov~$f8Lx*!MZ<aAL*>dI9
z=Uy*A67-*AZLa(8)S|=x8G<BbW~cdVJXpD*d~efrt0YD?|1arPoI5wj-B1phU^rV}
znQbTY^fTofR=#EAs-L}odZy@%r_c9an-cYhwf?W<vl+o1KO};uzFu-*x@upbSyr&~
zgAKliB$v#2Y#;Ua^*cj{Y4>Mr{<%4fb%W8xmM*<^-txe!i~ANk$7D~L`*#JWO`XQF
z_YWHu`0z(Bx*Kc!aqD5{`jn(yhm!QVQg)mDSSdKs*i!AqjD`o?hbHfSYcTQnQjx6c
z<j6H)wKYz&rvHE274mRi*>j0lwqFY$U)dhlI!V3Wd;hAPr|K>&ooO0++DKoiW_#hf
z)n80Rjs+}}-lz7gkVj4I&`XO%%`K`c%Im7OdbNEmmMc2a%oASYnd`PSdaugAJ^ZPw
zH?8tJ>@x9nc@^)f`p7=h?7!LUpI2}G`}y?7-7>0&U$<|ab!Xy%)z5^rTX}EVRq7eO
zuHswjV}8Aw(=uuK{)so=bQFXyzOtNi{t6Qz<GjNQDju!>*wUGm@k;cFlJ3?T#gIrR
z$8*+;W~_EBOfK;M5}mJn?(x3=lFuEsPe_|$Q=j#%ZmL?ZTiQEeL!+tJdsQ0aV~_eo
zeviI%R$=#kzn|N~HVJC~mRfl>ewN`4_7;|RH+Q=IH`ua0bF0VNvW;t!a*9^ZPzVT@
zeR!MGs<!ZR#m(jHRZlEe7;kqBRu}u&ez`n3w&mW!(6c`8s<~3TGu}0%ww8K}&TNX9
ze&)mF6FcOx*1UiC`keor|7&<Ql}*lzT9aov(esKg>)lcl&xq&eoX>Px^_t$*`2T3<
zJAsW&2lqKGe&t&bnEXZWs$Zbt4KC{@^#)!O$0i;hQ}(*-$zgjIewiQHu#)>AM`ZGu
z?AHOG=kh-j*sU8av8a5dg28#E+B(-p;WOED9<H8e)uB+yb3nS8KPj!K*;C&9%XUZe
zcR%7+Pu;oLrD2a(&%M^Ik~?)%1%LL-F);7lzi^wF)}ef{$KBqp8yV+3j%_b4JGxlo
zv+<kF4^p)GRxsHs8%-&@{MF(^-pRu|7B8J&Kh0n3TB5I+-;1_}@AJiG|ByP-ceMYl
zu;oFfI~NY{T{!*XP7>EF&g<<PR}0*||1QMWVZC|QeAdzj2S0w@Ey`WUxaAsiXj5A9
zHs!+glWuvI&yg_fv^qcK;j^$Clef>h{$BhZ`y!sK+1HjVco!J#nj<kortst%+3s7b
z;sd|W{5jQT_WM)3^KUP5uKv;T_T#ztJe!@3raoPe%vRvM#80dFeTd{^+li}geO2c0
z+`{eJGT9}rV%l>@r8IxGJq7pjwog9Z6EM?e-Ilw&wSi}5JPv+!V}mdA!N`cq5}fZi
zas&UKno({dba0Q?!txwN<*9GZl>KB{DSn}7j%388Y>7{M3ohhYuVsm}m{t3E*Und~
z7pF!(vb{68<ny&ntA0iteQtSwzSvI5>)|n5?@ZpeqAUNwhR^Tq_V(&->fd{>^W6Ha
zEYYXVmbo7bJ#|D~>i?Ck{Fe`;`AhEc+`M}E8;0*k)>u!8UiNrlyVRLE>fVcFw+Xm7
zZ?{?WX~jyb2SS$5_xzOH^!kYFjB>vMX|LZ~Hni+<J68SPxUQ4urR#$43;v2o>{=v0
zWsBu5u3I`&R@%H?ZC=cou5)!&^ZA&ldu3)9Qy8y^y9>>jv~X9c@uR4>UDyA9(7(jR
z`&?&+9-nJxYF@C}m%AaZw~TnwwX;(jHB6^2u5hp}t`{_a`%EiRRjo-fE7(qUTEJPx
zEg5WKZnexp7pH%}v{fVfOii}I1Gdne?T&WG^VWGtd)@xE!_UCs+aJD|iB76>Vy|7e
zs5$ezc<gdR=4`$LL8?D5T<uTyJQ7!3+IaZ0yVS(lZ6BVzT~zt@<*Tr@t4?ToyGV(x
zlAgPOZ<1y|lWn>4oBe+0ovSzORuA8_<JO&zH#l7`ZJsBv{KuMp>7(LzoP%bHO*azr
z__SoT`ai1!cF&J2e=|X1+LbSVzUjPfbItSr=*rX@9`S59OVY~Px5`N;E3a06Y<uGK
zw<Wb=hX3mQN`*Gj*Yxdr{$)@3(VSVa%>GII<f+pylwW;5zcc3~pXsI54<9z>{x~ju
zVo6ErM3!H@+bZYvOR-J8_U(X6wB|xlr7RbYM{{HIULQVrp!ag<<B%COX-CgBpY0RT
zUiV_bLXLxMB`b0`r%YbxQn}07>~wI$9-fft2KJpx=2?icMm=hkz0+r|owI3|uzm2J
zU)nJnzD)Y1_4TrDdu=`I+1>}d=Vz=Iw$;*?_R6`aqPue|XLirVPv^u=nB1)r-x}+_
zgw1eAs%y-YnO&=sE}7oW&-rv}^~F_56aJsP|MFR-?F)v#d0T#8Tf9Q3oh2=0$?l>X
zT6<Oh+jQ{1c^7Hcw(S*r`?bW2Ctrjt+Ph}Ku8rOO52T{`PpJDhop@#D$1y8kbMKkd
zfV-htHS!V9tIrAk4v9Veysxip`U|$$f458a6zSEjIljgtR8OG4#c%eOykl?G9KUrh
zFy&u0J(e?)arNwuwOPNvzDhsOG(kr!#53voRDa&MY?t{je}A3W@Kn<7+ReDh&-<@!
Lb%?%v`q_B^j!F#4
literal 0
HcmV?d00001
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_eth_crc.ocp b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_eth_crc.ocp
new file mode 100644
index 0000000000000000000000000000000000000000..73d9317fcf368236c7a8f42f5c67c7e5ee52cac7
GIT binary patch
literal 1064
zcmeAco}<skz`{`0pCTyFZ)<agLI2s~|DP|$F1J}fgSpQ#|6Px#_=dI3iThZ%9QNK^
zzweXlyuUB9{tB+z!(t<{&e`wRdmfJ>t#1p>IqV;)?%(A(tL#nUg}Ikj7hQegu;O8U
z>LD>x+i2xuS0B%8TJksfgpQYR<FTfR$BV_EoVj;SEW^)lswnUI36^u8hqP4ppSq|s
z>+eq)sYJEHChuMuHKvf%)sho8ttl`)ydYkL<1MS|PT{-Ldfv>c_}6{Rlv!Tq71yDR
z<I;EcGcw&yIkR+&OJ?Hn4XbDFjhn?5`D5{Q|BDrx&mzj@PtU9WVp-d(wAd=nbpm^d
zJa0^Xd!GBRx(fTZLO<O3m0y41a*XfwP+x6!_Ik+n%bu@J>|$ido+70$X;%HYW~P$;
zZu433FW(<}EBLYLYIrDzX@Ql4Y05`ti;cQdjCVCPN5}tJ=vS&D7;Yr6Q-QVo`-3U}
zKQwRtU%%-1WU>7LlUTnsw=S&c@%fUnB~Gura@Ks-G|3kMixPKzlyC1b(Y|LLzOw$M
z_HvG%&^wAJf3&5E9hAHCGIidY2X8~1r#GDseci*L&9>LTZJ}D(z8o$EzPkc8HuVby
zS7&nPsqYGNaf$Z(DfIEGkj%*!7I7}IQK=h_D7`&CMSgcy-xsHt89(0XT;3n<w&SW*
zzWt_9;ptfygCFm|qWNS`?HifG6AzNLC0?pDFH$$y_59_#_An2t?Pv9a|Ib=sH9>2A
zm7Y$+?!AfZtT&jpge~}#>zc62^j4aC+&Z?`JV#ir*q{BiHKp&L_OIRlKZuA1i8r~M
zK2ZK5IKMB*y1HqJ#i8FP7hbkr_{0AmuTsUKJ@O|X_3fPzu$4E^B*REXeShYfh3B4I
z-wmx6NPDz?Qr6BJQDVQiMDL~?3t(}S%6YJM4O{cI)SOh2onBk7+<P%wez&3s$AtZ2
zoV)U$IX~Pe9WRx%(V%U?ql50!zO1?H4$W0;31Cj%ecpfS!quVc7oX&C<^029$`hjd
z(Q)7L*5i90Gl^>~PKa(<=D&V9$E6_Y51q32Hcv@-^ULj#?aZTb-R}}j#i!2Ld-C~}
z$ENJM;%24!voFaq$T?={aJ(0jF5#OXJL{s;JN*#OHQH*^zA+Td`ZvGKK2B+4WXUES
zp;uFH8-A`RD>+_&PxEKWN2{3An_rxrCbM93p>ScHnDAdMhUcHvR?F-cE)n}>dQk6k
z!y5xruLnl{S08Ig7KcuG+d2K97{dgoqDM+6Dt3mgo!oV6x>nn{{=E@SS|Z0??_A&G
zv3K|Cg#n@So*r8@O~LV@UVuu%!YO?n?h3Xs+825l!_`Y>hGi{Jr_E+r%imxGVa-
z*M(f;qEAZiD-P|9$~^t6>(a4l`q|2B=J)(rVf%n9K3zE2&G(hR&EEs8Vj<_!ymmy!
jUgq{IJoqi+UD76-uA6lmUcIz`r?fhz);PO$xx)kiptA%`
literal 0
HcmV?d00001
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_eth_crc.v b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_eth_crc.v
new file mode 100644
index 0000000000000000000000000000000000000000..bb112f115f9d349d32e2af03e3cf86412ee1e2c1
GIT binary patch
literal 32248
zcmeAco}<skz`{`0pCTyFZ)<agLI2s~|DP|$F1J}fgSpQ#|6Px#_=dI3iThZ%9QNK^
zzweXlyuUB9{tB+z!(t<{&e`wRdmfJ>t#1p>IqV;)?%(A(tL#nUg}Ikj7hQegu;O8U
z>LD>x+i2xuS0B%8TJksfgpQYR<FTfR$BV_EoVj;SEW^)lswnUI36^u8hqP4ppSq|s
z>+eq)sYJEHChuMuHKvf%)sho8ttl`)ydYkL<1MS|PT{-Ldfv>c*!zUhW&WdCA2*5|
zVEo-Gxca)!cc(|TCu*;2>|Y(n%6p%A>$Ew=&9>V@<k+IVoe*)_s{hY$wX!oKt6yjj
z`@C6E*5ay<8828pWRU-NZ0@pvU}=~5#@s8qPt%`W_kQwe>YZ6H)@fxPn91S1YTXfa
zV<EqdyO;f&_C{5YX+@2F(-IYn<GVb~nC>5V$5A(V|CP7v^?omt-^p#Xf@509Wdmt_
z7KwcmwbhrG?vpOqTvK>UxRGi41i4>%{#Q4iiQ*Bo`|lSiaad79IHVvw;^&8h+jail
zwqGnTMcUQw;Au`C+w{e6XZ`tibi%Q;KIOXm*;x-1HBWG-{Sw@^!;+V40{2R`*wbPG
zF(;k1oEy}hocpR2tp4B8ctXU)-7$=EY?pJkiSHBDlXv{z@XF?Jkz$gRwRYcXmZwJ(
zrxhm~l+Bu$pa0fLrO9;%!_k@B?`HJbd|7#|eh*j1Hw~4eN14>_etZ40R&m>$H>pB(
zDQ#;07VKwu7suE9{hx8G`SA|6qFrV;uT4nkG^~1VCF^FzFOpT%y=y1$jLPzJ(laHP
zt|u}dSdy#zyzZm#GU>SI7rFUVO%itBxMMM8&(^o8LR*@{Y;U?<>R9xBmr|I_S*-<P
zd-gU2E4J)E|H(5=R!OAmhTs1ShOhP%)cPkRPxNZ^m=?(0P#5v|evZOK9f>o((fiC?
zEL@h_cgeJ!z5cTzU7;dYFFUnN`am1M(Bc2nj`&X8B*q|h@~`Rc;@wlyPvpLN(cg1)
zRg&70tB>v7)+>veRn^zd+f;JXGm}koo8arY_a9B&CG$6UD$jrByqw4{UB}H*CM(Tu
z(f;u3uoG8Cy!anEb%A4Trux#kcg}qI!}nxiWqr)l+?UHXeqGjom`U%y3^#vr--A7(
zhtmX>DnB#w*VK~|6G*tE8K5YjV0v87CiI|&)mMiX+Zqmc*QqAd3yA;N@JS%*k+RvA
zYyTQMKHt_m)YKE>?YosVb@!QxuM#eptu38DYt11Ulfqxl3hS?2GfPkPnBw3TuC?TZ
z&DL9Tt5;+uKbZe*+0L5HS6QCESSc&^=DWBJOM;|iV~04CiN^HLJO2KuUc1es`k3UB
zl&ro>-M%y5{+_$p+Tb?(oMXGEFZr{PFWb$W%~$lSv*ICEjeOOeOxrK-tFd`xeR*>E
zndTObkEcqV&dQuhO}~4!g!5OnQ^D>DuYTt$1aB~Uv7vU~mk0iKH(I%w?c2Vs7u*;3
zvh?QshKE~|awDGiC?}};Jc#z!i8otxc@^9D^6ZBv=S<1of77ov-bi_U+x*Ek|6Uwi
zJlA>G;`^#g&6p3qIC1J8$CTJLS6}XGwCGvK@?0SPbCLT*)waH~wwA(e{a@S6&IT)f
zoO|l>h1MB&e*FIPitA7HoYM>Iuk46m=eXZ>EdOIf%uSB2UDJ>IP3$T2{P@T=ZBF2n
zZ~A|A8D*{CElRyr@_Rw}#@{s(eTubn8Xxv*y)t*Sbl>Ng)UZ;;W3|iN17cQE{dYON
zR(-ziS#b9D=I)z*U9Zb;mMJx@wAq>K{f_td+0SOuhrXQKdAXwU&eBk(H5#{$v_+c#
zKfkEAo2&8W+1ejpOJ1ZG{Am$7S*Nh(y0OgU9ZO%O?eaHf|57KaopIcDpYX)DvR|*v
zo~)#uA+|@c_r?a_2{$ejMF?>^g|6_<wDYv$Dc>uw=Fj0+!K0~y?pDjYCq4<7oV`Tn
zK#R9P;N4RtuVlWhGP$u(;6m_&xTUK9rlvWpi@#?Xf26qdy=m~~E&H#nVm?tV_G{<j
zx9YQ$#ng5Egx2mcH?VV&dAVk72(!65!^N!sX@0^_jAN8oP2zR?cK`Cb-}!3a+@C3X
zKZM`x6v?@;*+{Hzp1<0XiRbQ2p4Y$jQ^?=Dm%8fSecwENe@Q}uO3uw+nz}qXcVj1*
z{W-;N*D)`Y+w)-Tl#1})qx<UpwEwJLb*=xU=yA^DT}EAv4S#-0ByicwTw4C;{e-0#
z3=CJR+6M@2UJ&2%SE+w?ika!AD~{)`2GsNTDPLw3mv!3wYg*`p^>cn7{KB`_z2#Uy
zjQ)}fwzXRFt7aecuMjbqFZ}qL>+5GPn(Ox5aGO7;`>;9xm464-=5U8q{E6R@{Lb^N
zkmtd@p$pG>-aqYFuFkNA$*_L@ftZMgvihz+kDB~c3$PRBTYAoCiZ16KrvEp$ZBuxX
z{O?)x(tq9)lfHZuTDW%J9<SJjPrMG7UliSl?8w_1__ZVF=?<5ifX3y9{gVo3thaP|
zR%_s*bX7%DR?}|pboq11C4V)}c79f$^lRZF9i2a!YxlMu&d{{_r1FYm%PAF)Kg_aG
zW!K-Im38c&wx+)@;opg(SB;a(zn50ORNr5@OH@Ct@pZ%TBcJRyHa#*DOI@GR&?8g*
z;cSAZ<L9U_K5c~<k-a+~MqQcUm3C3%)b@ae=|(Y|BP0#C?~XrM$l8;+Q1IL4?{X`e
z-DiHh!ubE}3hUY~X_03kmdWCKwzMSj9Eqyh{UvYzq#qtWVm8ON2TQbUyU29H*Q@i~
z*&TZ|pUu&H|8<^KzwxAJ0jn>^eb+tR^Qmb9+ba>18TK>h9;`WZbom1<W*3933tPhj
z)jxJFp0w-JZ~4IN4@v7kbgHl&{Qo3fPVsltDbo(a1trTEMAlq+A^b#Z!?~KNyY^1$
z2yU+o=h5=$)=<=Vo4s#eLC61znjdy_**!`Ld6eQ7^8ERp2MaVOotn9qd&(Q5wah6e
zG@g4M*qtC4nW0v%QSd(JVSK!#-LbNso>PYtdZb=0G@m84X|=to;NF{#JTf2DIbSb|
zELFI2t0`oQx<=m5L$5ubDq2|HTKr!2dsaHfkv;nui++VO`)Vl8QLWw|{ILGk;}3tg
zut|!)em7;K(&H;iH$_~Fsx8;P(~Z(J;(B<$)B83P-^aJ^$D2Pm&e+P6GxyhR<9pMm
z*Pc*%{ki9_Yku7EAJN-Caj0EdIHUH<0=4{8hs|tc-8ww}Ebk~PkeWB8f-idOvYZXo
zvpK9T>@w>$vG02!@oTwEx>K^gBZJ_*qh6j_*LhgO;#|X|{~QflB4DxYVVii<4wu(b
zb?)nD9b!^s&(H~TH~jIvy8dm(_FrtL(oP0*xt={@*%3eCqQ&9TymNuvhcCYMyrlJB
zg4JpMg;?8;2M-Tj?YsN?$9twrF%FWUKAWxOe&zl*y#B)O%Bhb{GbWz4KJatS*%KX;
z6PNp2-L7LSe84vA|Jg@<pU<Y7wkCU4bnV&yG;_1n{o+GGAFig^+z@;;C(*Z0|I`74
zOWT^J-s`*icTeLY$Ko2<zsr+u#wzUivnIer#jEMc_Nm+cMZf;<+NpSoBS-r5XMxJ|
zciuFtE}z(D%-1{V-0AISJyK>bTfVQ5Nlw(TXwsV2+_P5$f`aZ8oe<{SG<`;HkdW@A
zS*)JByY9O*`e((l3b))@EuT5TJY4wn)2N^GHblvacT28tGCT5l`UQbCGnaWTRc6X)
zF>GAoW)k1Gwda9T3)79@biHi;x%{__rGg7~zpOjWF86cs?o-!RX1$BQ?v(xC%vRys
zmiyhElV=<&4&SS4Fk#lGeZKQe($-xvxzDtr%Jo}>*+Y)K;+vLAO#U#<*tyQHe`V?p
znYupXt($k>d&2OIGkt<{k<^~L8DHDa+WZU<dS9>iK=MPZc%b{Ce=FhwwrBi5=kxWz
za?=`@m3KIug#ycGrlxeJztDHMQm|e3;)19<98Zs}i&|*nA~`wd+DY4hh0^Zo8*jQZ
zSge?=RBRomb1-L)|AF<ZX7T$Ts$+l1ed31SyCeU##I?RG*)+Xi&3UCQ>rbga&lGRp
zBz@$u_2Mw&XGgT0;|f+QRL<O-u-kmejMKF)S#Le>JkXrs`TNY2i7(e4e|u_olh3Kr
zJryN>TXs20m8i8&y><EBv_%d|EdS4PKAmmMp|z?!Un0&-ytJb#IrXUgHIID5(^uZ`
z^UO#Uy~z0K)5G$~T)a0zBLB2MvG<+k{5$;2BylahU@=d&$KL;h7d_81UK6tZ0@F<i
zsqPoaip?kHKmMHYd;9CnpH|jON^1!h%~~BMx9?uW<JaznlfK6;dSO!Sd?xpamd5;*
z4joqhck*kWZ@lC2?f$JLv#&O0nUq*X&0FGn!1TrC$M+3+F5Tux7CksY@4)M8VLxXt
z+!?(|`p9n$>7f4-&)hC}dEYj14`s}noME!Ko+l-_@_JXog(FA*mHun*x)H8=iC1gE
zmyP+$HKwS|Kj$%5adpVYfK8E7d!=XF`RZOaix!Drlev9+hs>>lT-9%?+R;-vZkObB
z?I|ohAD;Q8l`F*U|I(C0^ZPa?T(@4yCgY;LJ<Q9f|Ay$NqfyDCeNm3=hc8Kprd>_t
zZ@aSB%<_xPj0dh}2NvXO-)ZSnoVj88uU~IE<~=-Bdhy2LySr`M=4GDOT9h=K@5of|
z(2vU*no?It1=Us^_q{SRSWZRm&}+xnnf&aTCo<i5S#Hl&=-}URVXAa5XW2!*Zth!8
zcB-U>ba0)P3RrRLk=7J-k4*i0mHbE6+!cJETsZUbwFOrv9)6&@CWo7MgVod5Epr)O
zi0wGo{J>w{W2I%zy?o)#(>^UOwcB#_(Pz7q)m19(-*sZ85ARUn;AmHu{Ay;Yc5CKG
zoAuK&HgZ<^2sh6=uaZ8s_IdZBqPMCQYnSd;<_r*i{OV(-&(F?%PY<r2@rC)hs(qrl
zd*7C(^*3Z~gAd$)$<A6d<x$Szc^n*TzP$N6P4UiDovWeqC!1_L)o}95(n%_p)0HYi
zR;=n?7vN{R`ToP3e~z^u{Q1}UCDZi|l_s6u;BPX{DHDHdF>H^Cmk~6dm(5%DaLu9@
z*BrKekoLCwb|dn^fq<1)j;vAoxb9G|@U&Um{tDW<oGP#P*kQl?;ZcJE)16;4{_-?i
zNKWLr^zX9Lwbv)PnH(IB7?=hztL$^WC~}2)^P^t%u2SyD$-3d|TqT?JYP6;XpZscT
zuxm|(+!@ZGPBSIRE1T!dlDhCynE%1fYa6`;t*aR`LvwO`TmyThq%>YsY%o2wwP};c
zmki~E-Lclwz5WD$O)@v%ef{IKIp@9i?A~;miNShr2^as-`Cj=q;`wDviXVTP=pxFy
z%-1A$0gLU&728Uhg_5SN|9Ld6Q)+s&fRvAosGg?J6ep?jy;*yI-M6{9H!U-$_EgX3
zy+0WD^{KCVtjfD|N}=A$v!{+;S#j1ir|n6Q!#D9mDFNqZEVD57y7l6@9P1&@c#h=o
zbB8SWp9LI0oN2E7wzzne)>>AscX~4?s4U`0nd=qUaJ%_IXn0#R^N!adS<~(vYu&N7
zvhd%(uTDu*4q4r{n|k>B4x^s5zshc2!Q7fH_1kieuh?sH_n*3L&n4#=lc!Pn(l7rX
z_<7}!a{FfuQPFnS$cHm+cf@qenz6O{jzx6Qg{<5oKYr%gMcK7(zNgEs7$oiAtL@vg
zZ}zblDMwU1-x!tu;7wn6;^_7Ec_#yA%u<UB<6d-ZVYRNV%|cK6{rAoP*I!@n@@2`B
zKd(yiPU*={^_pC{UvK?_ZK^MX=Kl7Ner)NgD!$|E)|kSN|E7wb+;>p>RI3$Zzz4g`
zn=;0s>@!1b5BAl26eU|${p6Z*?1z%@pC^LFr#|nvolty)?Ndy`u00}~+Sb%pvwF<E
zyFOU?P{fP5ZwpE}R!vlRaPOAPi<#cPqS<Hr`kO6J<Xb5gILC9zvm<qGUrO%yKlJ)?
zl|yR++ZBbMj0?{PJPrLF^+$Bk&mY#_-af0l^8R&}ihGB6tciCM%#r0e^!eG8i(x9;
z=juLt^rh%PUS&)YTiccEm9Cd}AMu$g%%L!OjoXI48DD=)T^W#5;XC)m^;cEPkFK!L
zEBm(0xl*aPwP>f#bJ6{mRtoL8sdshC^<x*xBT6T)=(*87UG9eR_Z$CQr>AKh?>Jxi
zd8h7*X<<3$HS=;Lbhf?~@7E1mtn*ml)xGluY6V;tInnj=`O5DZ|6b@&s+POv(S!2z
z$j!#rc)cR`$hfAso3k}6zG^F0!?b0JW~%pugPCDdd;ND!lCYStPQPwqm+H)|Q{vYO
zoh-h5Ca%uPd*`!R8|IrY;8#*!S&`Ou!0s{MlqU99{9Rjbuh}Q3ap9gpX!*M58{Ttm
zzkOwSjo!~KAC#HC-~ImD`Ndveg{lX~Z4AQN_C|W@zp6YCanIq=L*~34XU>}E_h}T~
ze7?B<!1+5HW^X>u`(~rsiG8(;uDqV2dyIX7PHgp)H%unEziT5`M80Ny$$vj8y+F2b
z>T)NQHZ^Ca(~ERnTX|k(s;;tn@JP1q<agyQf!Wv7=C<DrSY!R*ws*M96)w-(uNP;o
zOHW-j!OYiGujO&y>Fr(ikLBz6jkcD_Rm!pFhMCu_ZO|9p!g%Wlzco+6vj_W3n^^+;
zpFcjz_hD0T^6Mo}nq6fyWVe11@i-qg!Dq|r5cxx!?X%~o*w}{8-(Z(}^1JPkeR}tG
zrvHh5eq#B}?j^^!`AwLvFniktQHix{Zv~j$D6(Giefc{#9fw1`To=kd-I)~@^Y?^B
z3Cq(feS6oxsT1Mv{c<%fbM;pZ+iy?!{rDO*k6m85on=y^!SVpFnI9G;EL?D6yYY6>
z7ipKYjVJlBe~1-TxEv`WSN&j4H+SLN)k{scKj2XC|F5jKge%ESXzI;-j~oRx9_MiH
z_rLygzmL^7#W_ch=wElud(&xsoXO=`mw1C`)W&KPURTXEHZm!H{CMsPH+-&I`%$O$
z;!my&-+g=s9pc1UUfzFtK9{3^=Cu=_K2NunJHWL5<Gd^WVoj3;j?K-S_u^3BjGe`o
z&MjSiZROpgdnB&j+9x_+VZ9L7zJw0jMTO_)DQpZEyd^ewIor8e?vZc&Yd@Wsd*80{
zWt^?mU-N8^8aaXIcQ!e0lQKW~*ZAbk+6mLsIIU6(d)UrhU8?G%@;}_-t3gG;t9h4r
zc#f`SJGjSw&C)wsZ0o(#PqfrtRSi4+#_XxS#m5<EJaj&DF67x|<NS8B;$D`XyS29A
z>#k3<d%E;@X5<FDiVJJ53LTsChHaaq&1<&KqdT&KS9~<;PP3RY_1RI8YXvJLt0w=R
z>7I8t`EB8fCzi6chOfl$Cq_;SJRE1_b$WA8%iao`<+7DQB3m6?FR*Z|niup_R(SIE
z*Dq%-Z@f{Pu=sM5O(DD9X|X?MBCo?YMdaN7cU6Cmy%~4%#ctjk61Hm-HBW4;+){GL
zsY|w}r16BnE%j|T=JIUxnl4#=dFc|16^EQ=yz&v)C(vp&`^5M1#a7d6j{RTu!cp~&
zwVb9|`3xy8O_nb+s(IDFM6GWt6g;(V)0b2I9r~+W0}551dL4D2w#~-neT(NzOK*d?
z=->@e8K3)_!mqWkZB5MaTy*kv=%dfu)i$`A6+JTDCUKtIx=AHk_UTo3iw6nsN_p}h
zP4QOIh*{nIyS1uZcl*&f3bt$Ha{unp;i+4s<Y-ZK?#%3UAI#+!`lj2PMBGt0Z-0MY
zNYRPqAxC7ca~@ah>%F)wa?cd?=cZq;T)q0!)nfYXH#5GM9p>46;giAH2b~v1EZJSf
z)np&?SiY5xNl&*cmz!d-XZnX%&RgR5<?lYfqQmO~^U-XL^VKUCSH(^`9(=a^+v0@N
zWuccIEK{jDZ0fySYtf1&nTqR^7XLc<hWSJMg(obj)^W?Wzw3?U;}>7XWcp>!H<@4-
zo%lnh#ylrtv$iEMAG`a!^3nc7`&NE3Rti6VS8(a=sf<&CkN>}OZY7h<j2kODiWb~!
z(au`E@G<KZ2`|GVYmFJWS-$S=n&W<X`=Q6zBi>wV?cZE()M_D{wm7S>+r5SDrGfC7
zO|#gRDnHz@{j%}Q3L#ssvh&Ly@2r=7y*@#^@N|-Z++($Cfj<lxf7-L3X6(3ZA-#2G
zjL@aoPp39dD{mBF%D=HA`_`jfTaA>&wy4W%t7pEIo2DkdUe_dlUH>l8H+O3jcjg9d
zyskR=SI2%koz<O}Lyt*n_#3~!=NR<$(hoUyi^Fr*eXg*r{y+8lvyBIQd%E+OSXt(a
z)<4h>$cXg%aLB{b%7ROy|4DLQ&#$Lvy{vWTGEP~fX=yoe)+D2Cmui-7DKv@W2>Ad1
zuWZ>XA@SguD}HiaPx`VfUGE3K``ua6^V!5jB25an?Oi!{eoEM{hYvQyNUuI(b?Mr)
z`~H)APnU)9X<Q1{n&<I!@z+*q%?VBq?6(Tej{iDClF_~X)P{-q8>8N|7(P9)^dmFR
zPUX7fmWl_$ZR-wmyMJ?dtNQhpMChht*}2702~nBb{UWD^$7Z;m+s9T>vXyVi&mS|_
z$i#lK+acyAQWdqFYeMB-{soCF*FzNpH++wgJ+!-0L9EHewnSpajhf3MKLkP>a!#}#
zN_xR~M3-s9tC@bXQ{4Y(_Bbyu31$w+>Xy@cBHNbXm{fi6{t-s!x$~J4+x2oe&NwX!
zU7?Y6Tg=*PRYkXtxs2m=?`3^o+)`uTH}NYly4XivHH`jc=(aR#<*7%)e=6SFFA8B;
za&jU|;CVK8O?S~_v0D>A%!m*B)zu&Q_{t4W$)^qe5<=D*No@N$U*rp{+9<DTyT<Tn
zu$%g><u4!J<e%p>uXk%ih<t#`1e;FYm5RbmU*2ABn*Grz)OP9Bik<dlN}Z3t&w2Oa
zv-xAk^l2~VU)R)C_!N7^m)9wG!rVKXxBEzKj__=Kw&T>SNlRrsG&aQ?3A%N+jM3qr
zYD(4Q_GpvxNew&y&)s}Q?^w%^+q_?&#Vug@*_+UNMlX~<O6Xv#Vu|_Y_m6w5@9g5g
z+Ae=o^u{W2j@wmR*B7WNq#Uf?+BdCg-_8rWRG%6xznhSL`1F#3?jF6{S9Z58d0qIz
zQqytqrB~;d$b@~^`BnbJ+NDPC8>a|(zU5(<8)48g%`83f)9D$LH9R`?8AK9}8BCt`
zH)u()pl!ydJ*5wK*RHlY<Di=LRn+#+^_Wxl=W9C6*}mfT(avY*49^$un>qP;?Q4hk
zjm93v{Htn0Zxr<27EZpCsUROY$wc+A!;V|L0h#Lmn%t&U%kSX}ND)%_ZO@oss9Ae<
zTJJlBj`+X(()1nY`<k+qF0ZaPOyk{TC^vC>?|=1A-a6NfTcxavY}bFiaDVTiIp2RT
zN?!VP{lpd559~AUIoW#C@by<oO{4VqWheB`{bk{(nascX{f@FUDTO~9Z{FX%@$bTx
z>9hFdR3~zDi7nIcRb6sv*3zxBJ-hlAT3EJ7ZvIv$Ht!90p}>KzglUH#GBIm<a0SW>
zGjT0=qZE4j?25T}m%aGlwV=;(jf3>zYbka=o3dw^n7`yyI{M4hZmHq+s!Kw%Pj!0j
zc$2@+?Hl*p4M$gbCj6LoSNYnaD<X%a<X3OiWanHfYL(41O=o|8m2XA<X=CPwp!e4$
ztYyEyJEnfhi6hkOxW}aC=XX9b-8s0z_3njt6aUW4uM=>~@~?g1(eOs%_HOIaVCxsl
zuQMi}Uv*32NvX)g*FN7i#hflvR!=qDRR3r12a$%T?B~u)&d%Gwad7qKq<>R*yOTTh
zlqR1$nk{!xs6)H^`-30lowFthnU(zgvnf+D$SF^A=L<jAmdT%fyg9VDpzqhWCz7WV
z<kP-J*`B<TGWSbx{q*3k#pieIyEkiV>W<!qMNwy>|E+1}+i@)^ci+9<zkBz5O0YS!
z^>(vxkA3Ibk4?YU`iVB&v-|X3&M%*NnY8SNmHgAKA4Pr=kJMY!xozE|zaKrn-;hYS
zP=1AdrKet~_~~D6b#gpsq_Zz~<nH1)C#d?H$>DU&Nw-Ij&v)5`9a1qc&Deh8>c#_e
zw!Bc%eDrxomdxWXX&y_MK7W*O>rOiT`$+G^<c!51J;E<;|8{9B<IMWd`S&?jXmzMB
zxc{ThVM)er&gFZ=<vSkcZN56;*`<dP3--z_S?<<yDrNtBljQds_w6VM5_|TcxGUkd
ze!O1Q){Rk~2G32l&Q)WzJ+rQ4{=z<o^jXgv@~$^=RdU?Q{WN9DhtfN;_c-@&FYvDn
z`}=o}#6zDw-F*&I0`Ga;srf%)p+{45&^*iKtC+)<9dvQpSQ^39dr0=J!k@p6|1O-{
zdh6hxi?8RizWnsA`u68jE>D?%ue`WF`Ol^DBz^-wnY;Vj_pu$`CzF!>{D1Wyiv_#q
zTJt3fDeMbhe{r{&?Y+iRZPx?RXP%$)dfT4Ibw7@OUi`Y})O<U$%OcaR{rhu%W@TmQ
zP0yDd5C3Ui%gr@t&+JKjY5qeu;rGKwCpyGlPhEF>Va?6kr+KD&xXxS4$t}6hVXDjh
zv-gvomT;OM6kD`cT<J&zgYv=LX_r1vZvQ^VXLiCei5{&<;?K%`de6Lz$zD{rXy?t>
z*KDM0C*E3=zwJ!e52eN20alX)J09Pd-r%HuDox$WTJwSWZ5AgJ>3N|XC)Tl69r5{g
z){f^zD*I`trB5{+*jM~c+aUhqdUvYSVeja-pR0xIJ_=3TwEJ1Uv9#yYqXJ1`l1ug+
z;IdAxQ`HsUdnC4Rmb|6ZB>Q>~Et#TgXN~uD#|1uW?_J>hLNvR?!ut+?@!oyLR$0c(
z-IuEGS#6tfRs8lh;mHAP@;~`KlI}FGTz}@4KKI|>svnq`>x<S0D*O(Ldik<L>Aq+G
zI_;ezl7E`4n~z0W{J8MW==Z+}w%5xPn*W?AdG|B^yY*kw)7>ea2SnSN1h;PuvyVLX
zD*b1PO!<UQ*IrL{nRGNf#&xrvy85IRNse|mA0?M}wV8271=G|2U3tg4)%)H4@Z_cY
z?OO%s8y>Cjxt(|3_-m1Mqui<QoFZlKF0$^r;I{s~|AD{TRa-L3u877jZCcsPWqEyp
zXYks$%=$O9)-9T(_0-y>->mdv+d8K9^IOdmHu&<pyLRPj8(S<pd*)~h&yVtn3BSMJ
zI5szB*3#wrK{;P8GTjJ2ep&ab{DCF@dzhWBddxLb_xPmHXYaA8ilb1YJ2Gu!^~W>p
z>8FFmp3BeLy|nJ5Y;c2hLZO>|-JT1Y2_|*xUN@{?`Xk#mKW4%yxkF68iMuv@<NCR?
zsAbU--Sl4%cUbK3PY_%hclY=j?WHT9y1Q$w|9Qluev*Rc?+whpt2^|)oRrpIypR-h
z{N(><3B0#%S=7It_^b23O3>l$OT-P8xBH4Oois&1<M*@o7xVdV&$iv3-{Ysc^^xJT
z*W1|`f^Tms|MS;XXIb0&?Y)V6c{a=4o|G-IcR}B(I}C#21s{#miX&(F<#;GG9@x8E
z<{yip)wJts+njd&WZ9hWz5P^hTH84_33oP^)TQgsax9#z*UQgoDKT58X?E@FvY&Ui
zUc5P*(bCB)`)u0({jysH%gqnid`;YHdC}}s^n{B?&2tOZP7V^NO?++Hx>G)*Kj{bi
zil;(9PHdBYFh{r5L-qNmz|||bo_?(T6?COJ|8kKClYQDP^H1tdy(=TN{q(25>5<Y?
zJiM$!aaX9Eu8T9D<*`kwOEyF-j4QM4dGd4*x1Y_N*%jX|&U*U#_&kff$KJC>%@ogC
zQSr9!z|s%Wi+7*S7W}yE-I_Dy3zkSJoRr>~8G1}jLFLsFt^N1=UkS4>=W4epPTyF$
zYQYlE!*4uRHhb-H5Z4huymGp0>eS-@hgLk<;3wbipxL}$?C;7wTV=F5ODm#^&hP)L
ze7}}iK08c!>dt~0(SJ(T-%`=keKz%bP47wBlIPRS_FUIo6tqp@)KRNQK`{;8sq47J
zB0C(<Og9Nu`Rh`%@p=?T<fQKb5_xi-OHAK8PnfUi(-J$;u=19?Q0XMr7ec-6wrqCW
z?BB+DPS7!6{H}TWm}umEnMZQFZGL{<mvCs~JNea{JAG=498S)OcjHkIthW7Gbl0V8
zKi`vE9X`5qUq15oWqV#c@2shP$6@ocKD~cUnO5Y#X1=J{qpVqSsPm}(o8>jly#caW
z<w4mhFFVq0XN2s(^lbZ$6R&rFv|ZK3`Rml~*Le@!u5-*eRBkNUzsgT=;pWhQy{YS?
z_B4jg&J;MkEa+n_+cww2gIm8Sxz>F*S-StWU53iKFEeIsOn-Ll{nUEpZNFzX#cyL>
zaam$#j%LP3+3kk@pNzFw<o2p=v%G!OV5*ykJmbFKAGMU4R6|}h2^yaeQaE<sY`4yS
zuJAywvzq$8Zqs^GJGeb-@2Jl0vs`<n`&ife;xGDN3rZIsd$OsXeQmd(eR%hUWV@*{
zvvtF}ISs3Q#mqjwXsWULz`(WR*Yd`DDON$|n{8uvXzCsbI%%U3m&5&@Z@=;V?;AT$
z&fXk6w|SG?pOOVpN6$s^$0#pso@p&od*#!?7a=xR1ZL$eO`hBn=a;fD)tO<j(4LB_
zW%(z1AO3ogsQWkYl*XOQGaQu`^IJ*&db42bwNr}sJROc-<!Kh$yTxkZ1<u@?COv1f
zg#}fmG<r9Cw@0?0jQw`tc#=gz!o-O+(;h!tf3fOmb!pLir<+sP$)zOiJ14d}$3MsT
z!q39RFE<7G8*8?-q)vXQb1dm=s^YUh_dTvpx_r&=*U{akmUmZluD3IO6ukL-g21x-
z^P0=DSWe1sx16|LtK6i0cXsuS`_m$%b$hcnGVNb<{L_Yj;?q|Hez_}j$t^Q}Sn62M
zAb<N_^388gqWHHSU-?;N$=#lGg_=dXj@_+Uklr$B)tbA{KeHI_Kl&$Hu=3L48M|N0
z1Z~{f-nOFWPV|!LJf}Q_MQbM~9qCm!Xfir;tfc?{6WKR$rT?|Le?~EOeioSQC|h-*
z{6(C^+SGj6lKH!f&nhmO_Lo8CV$N&bvoh|65l8!{bIVsBdZjCDv|yFc%4Z?(ZWire
zdneec@>OfSp+MxX&G)3|geX71%&Kj3Y)a<RyNNTzqJ5XG`g+oRjl_ZptYPeRkKJVy
zi}Kf<o%VV9_BN5a9`()DFQzZQ7czro&Ys!JeQR@Tex+`3S#EDC+q!f|r_P6tnJ*qU
zJFb4oyu@5p#Zu$c1R3>=8$UwLN)GWK{QT=5ccHlI*<%~TmZ(no^}X%*VuusL*^2Qq
zWRE3$sy^|RD`_s@H=|3zr*&iB=X}_B+WXOui9s0*Dn=`3dpD+aG>RTte8{l<pCa3R
z+rqk3b>>B#b49GDNmZP^Zofmp#-d@>vWcrNKcD!Kjh*+?)q@I?Jk`BR?B2hd;k@nR
z4kufIq;E3$`s@J(NoUh)pI=ow=U#PX{?gY^o~=3-Y;^xew^w83!IG>8GM{{O<b`G&
zb=n(XuzRa-WN)qQp37$zC)zEU6?FgX#em|^K9P(O*0Q%c=ikU($6$8K-Eo!K7k--u
zGkg{q@7=iH)IhF%((RLWKI=s7zRGSruVgwSeck6Yrh@+PrGEroXj!j_Zm@rNj4v#?
z{P2mIg8q&3c<#(C>biY_{lLt#Z_J+EY|G*Qd~0`Nf%T7Pe=k=mZ!?~7WY?YVreQYC
zXN=-9`aR0FhOMnG?la<FoyS(-EIw~zNsV&HyZanFRcbZNQUpUT&O6}~e8F3$)aG??
z>DQM5SGKt=mHJm^S9)|w+w$1EQfoCXC?z|5j}1%pDetnn{NTq@{h->t#Zg~$<8Q3;
zxg!5(k(1xQ63r@GiM(~zk91a^SpT`sENtawxm3*?N)B8O5j`StGF8uiah4jCiWy8+
zo3_v_WozuR)Ru_oBijq6Oqu;fDmVD+39UwXy<-Pe3m-VNMNgG~>)BP(D7OAwiuD({
z6<dDZGdpGAoUvUiA#=xl?#|O(tR7)*PEpK1OOtkeeVlI?FxTqFd5z`4=bo_ta&-<~
zk~I5*$;|b4{%J{v`TOra^vJT}kU*r-wOzUg<QCslxwA&r_<T%-!P*B~47t5!R10I0
z?i`zUt-?2GzRn57ue$DsXYtHCoVWb?hS|>9ZiX@ox6HGT6U`H!u;Hdgwt|^x_>b+W
z-obajd9}|`m~i9L-x;|)9hQnpI}14SCVt3M*ykj#?c6Q7^wF(ofoT)`s;Az_iPpG(
zdh++e{h{XT9a(Q|eO&!POZQ`kM9GDZ_gC5Ve14F*yWgJo<ciBoU5qj;2L&x0HmRm_
zGVb|nr6b_q$lKHWuZ(?8Gn4h*+1)Hsf5eO9=U&lSa`tKP&*@L>pIC}#-M(_-@qJAd
zHplr56Q5q_4EwIR_+9`0^uW1uj@`0Z!0+8JpZ02c`p>PmvKR_B7G||v)|i-A>{*m;
zRm7X@b2e;#{oxF$AJZ%L)|=SLA9^mmbM3Kn63a9G_d3pc`rY<a;jL9=``(`GKl(xK
zjJr^6=G{~M!g(_?YXiP6HD1?TmdZK1KPaME?91`ly6<n>%KA6*wiqonZ~0@ka!2vg
z!%Ka+#Zs@#ek%OT&GLrqi*Iu)3|?83?Z0_rO3yT@pBK`mDc)P+(fn)r7v-nXH!sV5
z-}Yc#$d}}4GY)Chs$2<=*l_V`+UhjrgZ+CyRkHthTK?+9DI2TKlA}((W~>>Dc14>R
zik4jr%)3w-dheTu+%)dsRom*_HXq-8vuMfQoBmF-?LYUc37vnqZtngF(c+f222P1`
zZu$78Glut%h-T=_FlXGQQ*3+r^T|0uTUbxUtDg~l@a>1!2J3##eF{s=G>`QPO*!-G
z;?L{TI~cu|Ey!J3y*1gtnUmu<ODU7Pbxhf{#ERz5y)*O9tw^cy{}$2x;d|&L@eAKC
zJ)EL`T|3L};|r!`BDpVA<(vLqdg(aFz;bf)wEqSc#^0VhefXYs<$dklg5B$DI9EJc
zReUY?W$$m<#U@QtzPtQLlS^VTU2*JU-mDo@THbG5qat)|sWMABTS!m!LyhXUx!yC3
zns=N^QM<Q%XUK}`g$$LoQHs~@eYmv##P6wAsh(TEFZ798zgb50e{#w6(EZ0H*3N9y
zjn2;7)ou6SZpTTJ$O)hShlSmnWuqT)$ujyy%!v)cY^N7amEIZAHmmQPiQs*Muk6~F
z!%sg7RFN#qeZ^kaZNO{gaB14gt3O|6=siyQpDcH&h4=e4op%drnJ45(tW24s8}I)h
z(n0Wadfk_~t9hd*&)J%>OaD!pfP`YcRJOm%3!`v_sk3+NYv*oPoByh$!1`0tgIz}^
zJ+!S3@67&iv}Kj#r2YFn>NVy?Rvn+Z#^Bw@Nq1+zkuBQ%>VRHa=lj}1n_V|Il&a2L
z79!oM(HwNICGX42x4F-kKDF?<koqvgf=^kbqHpD?msi9~3qr0QKKJp=&*vNM7XLpy
z`P`J<lQtw2_S7#^PqnM~85w))^4n93eKh#0Yp>`%e^n;QeV`%V_9xey#Z8$9t~WAG
zx)a|n!xEuywPfC|b!~_1Tg~pZ^cKl<C%-Re{piIOnEkt{|Cq7H*}FRa@s;nbcHfxH
zG9~$n%_pDawv%TPgD0=QdvbwZ$(}`rcRTOseQ?(N$>QxEG4~3k6Dn^D{$A*K)gfLs
zBPw3ujoSQIEv#SLk6xa+Cbd(ln??NxZ}GP)c@=42wp&CU`w(+4^Ter?!<q80L(aZP
ze|-1V>eB+Uk)3CC1i0?Wlui3)|8rS<_Ol3S_q@Jkhi1KKdM;=1F7d2gQfJEQe__k#
zxclwUSE`Sfn2{2aT|4=~;hhI2dTiwpNQ$jaVpwiCQ{erHJj3``B~wl{H(M@^Z+Q55
zf_Xd#M>gm0b#D_s{ynJZ#@QNt?L^k4;%sGgJD17YRT`J(@2OaO`3;NgJ6>6asf;4L
zIWtvPKkarmJRX_Y<Z5#3tyAukxgWOvIh^d_Z2SDh<(C<ulKahH^8T<$Sagr|ti4*w
zKaN?geV&HdMn)!jCnUCsyILN}2|L6o7x8Oqabk9nvTwkG(kp7KxVFDAGKtsfoZY@D
zdFr+Ppq^Ph$#;Y7F8RC{uB^}9Q#PM{uBzXYXM0RjA2)n<s(TQkrd;+h@J4s>Q89t*
znN!5KG)ApjUMiBY?_&FD;q|(=&%3T(HM>;m`)$1?i$9!xd*fCAf{#+}2D03ay#iC-
z1@AxJI>&=^M_1rum3uO2q8Tb{Pj{TSmn&qPe^~dadEyJLMppUY$FYYhw>IW)dlqn4
z`dngE_{j|JrMIVvZ~w?^eK2_0CChEI3dJ<0Fud=y-19w0iT6PJNjvu@ukzD>p2qGI
z*rYb2lKZE*h1|B2?Si%{x8Cnr`|8%mdJaRkEz=LksaQ&#$#h7b9C~tZWzTcNuR#`>
zYdAhL|9gJVKeKwm`6o8F&vS>~i$6VWo!qOP&%{FYS0!tBTKPK^Uj6YStyJa~w|w#A
zjTTF1g_nf(92N?h>d~-qN}zMhOB=zN-ldJV)o<wZcL(Ni{rYi5apTHEbqTh&rqpcM
zb$_4ri+7*OAN{=7aA4}*7l!9v8f@okyb>i>{6kPucG;v;t0K7<s~wJx;PAb7>)Qk!
z-zz1pQ37xE^S8~r=`b~hn=SoBklN*k*)vzjPHJ{wZm!vLw(sll_~xx!s@T<c8<kpq
z?7ym0VS8Ymwf5?)@YClRrn0X(+S4GRHYub>k@HVfMD>1en>icqOfzzPda^6jtW@7Z
zWe?Z$zAajo{iUJJPelSUi)}nYKAb!J{+7VR8!ygXYg~~W*{C!5+`at63}??g@lTpL
zp@QMv&Zz;u@qXqSGbU&jJjxSJ)+vzHzj33KSBm%a&AU%_=PKJV?A4FEu=3jVe;X!C
z?U(Sf?AVoRdQp0}zv+r!iW7QYG9F*^>!nV5<-JbsCVRuJtv3(!U6M}l=<c3(_f^&I
z>66#_X<oR<ZE*6E^XjJ4z3bKg$Q8;iEaYGMq;Q&?kB9Fw)|YNJx$=Q84?6pXsXS?2
zD%LBR=eD+^?#sH>Z$2fjdHrB!XV|rM?gb~E{+ww^de5@m_e0Ln&?mEE5+@ye6n;=j
z<jtn1<=!hZA9SyqK3giSW6RFhKMv)7Q8+vO*es=pi;H%*&s}rAI73NWzhP^c=5tG{
z;LNuh#Us|e<q0@?|Bsu<-seW!;xB}pb$GYKYnds7sJ5}M^`S4b`DCMaeOYlreqK)Y
zG1a|Iek--yukZO%aC*y4tDmep*-BMXSa+|wUfDb6Yb>jFn9^#tHqop@%cAP4UmkZ`
z@v2PzPgXr|-ph}R*-SR<@qgC9UH&oNdvYIBb6?oM-GQnrY;%$)nM#Cg3cR`D?%{H&
zJ@zYhaBIERj9W6FLu}u@sd?F+QKpSodY=C}{`7D3n{6vsA1Xd6Yd%lKN_^=uKHjsZ
zGD;fm&wnVjLcVIna<_By*za^N4S2fH)k}Ah)AH1Yz_VLiE13Kuc#@7g&pGlXtu%N~
zWt-pGb$*ZkE^p~vkas$k*L?i~y%W<^1;0HFb~*m_mL!wFlh^Y<#dLo1>v+}2UTgaO
zr{+fe3kr!JU%vV`oz);E@coRsoo!+X2{sFTii*rP6sqUWtP*ir=^JF(t(><=F;nJN
z=G(52JNgg5Jd}$~KRxxQh41EOPrKwFwrZ}Y#k4Ct7xaH$IHU3V&b;WyUzifPW6gr>
zF79075YL!+rKFnsRASQI7C+_Cq^tWEB}~>^uqZq!%y56t#0_=Ns@P6HIpMXS(&fB+
zz(*PGE%ph!PBPt;_z=C~gPz3%FT;?t^F?fvBE(<qE6i7_%<A}e@6?3e`)%*mY`ypU
zUUu!?`pV^t%a&c~^l&)5tNRzf(qEU=&EMx<yy_{+n)}`;<J^RA%3qSanaj8zsK1`(
zP}|~VESS0Cuj^|KPxt%&X>+YMYbA>AzG53`?(-sRx^wOywokbalvt}gk_>pfZL?+^
z$(nC;-K46G>y`7wrucQ;Z`a%w4fZ?tz2wJojjo%AK3D#HKU1YG<m>0oTOzwE=YOmG
zKkrwI$ldRz)>}^NPI^$j^+?H8r|RBNj{VtF3ig=hW^=1B|NebP@Zp(T{XsM8&3lr{
z>J?O+8tzWNCj5i7N<f2e`Yj>F74JG*%(lrMS;nWCH|52w$n%yF1^2VgZYt~Y5qq#?
zU+Zl@LDkRa6z+ae+gI52WKmN^l9Y%`>-&y=?tNtrmO_TYCI06=%n_ZktGRm0KiTAl
z6%#Cf>}zPVJXKyQS`@l_ZBWd*GgVBlc31A-Eb#fweg;3@M?D*#DyC+x{jt9=F>{(}
z;q$kyrB2K<8?|OMXYR6KyzSn6r~f`<i{-wx>-=NZ*L<Hp{okeY%qr2o)@F%Y@7s0$
z>YFy<*Q`&`k$xM@7dAe!+OT`;Tb4VAw|9lk+{?FWLBxjCw6qu7p0TN$R$UJL$MlPN
z^TXxQ6%&6vt8RVp_iW3y2}it^?0s#xMZ*46)k>L^jq$g=cU*lU)X{i5g!RUDB~|?m
z+OoY}zEZ1Q|C)&`Z%%GzIeX!LWzH3AsYwiu{p}Cxr!4(e-*bjHQQTWD@{EMt-Ey@L
zb+*fAZgo5-xam($g@q79^<tg*&qV!}q;Ghb^0Ga5n@)@eqvoWQ6{Ziu^G`0dytDn%
z$6M(S?L9mH|D596Ua8L%ajRoX^09jrccW~k3i3L7);VNzn`Ql67j^3Mww=dwUvK6(
z-(}G(+_v_t<LuR&{A7%7CCzfE>9s$oF1g}L_I1<4y1{yvLY!`Md9$bH3a^ynNV)!D
z_vJ#1Ck1IU<BVUOT9#b)s-I=oUv<aMFE0`fKPhxJ`f|1Y;<AnJgkz0z8da4x&6O!O
zy*7Qpm8)7IOLX&fgU#CR1%J-?d!N;Cs^U?Gct)49SNF~`IXsQob?=%)@#c-SCl(k7
zgfTwbCAlH=z;l~VGE)PY+J8RRUwx**HCa@OeYSg_{3^|hJ~M5Mi~Sem`LF);cAI6_
z!NhwXyBlVz?p?UH@@NuwpVFJM(>;G?Mpx_Ud?+|C{b%du$|#G=WjrQ}-JYesm0Hq#
z<$q>H|BVeU5xtZCU0wCU`_%09QK1g%U#?y;XY;>3$?C$ocP!Dq9b0r$G<R^^&uuuz
zS^fN$X6;eQ-zFF5WXah3gsngE<Ijb<<Lm!CR5^Fi+UiY@QDd!d*WbJOTpH)nave=G
z4;0;7^s{t&Gt1-8TeN(AmT?5tN$H%uui??<u<-J);M^Zm+9JixY%;gcDxZ)ybKa%j
zhXSW1{a<}~&K5!6^tG<?KG#C}#C2JE>MJb192HitiECcI@MVSh`eu8{)J*jyvtrMu
z7RqI~v$V9A$oufFwB;;TT)gSI`Ly{VGi9HJ>=1oXek|^RnaZz&Gq-0=>HVg7C+1?)
zCs8STueb!hl&paL58ETuJy*AO%RW!6-V~8vR^rXRz;MRBfEyAgu3NIUeBZ5kdt?29
z<<lz|j~=?LezecL%T4+<XWMG7v!?Gq?YJ^|&T^&>t_PR$PS)ofxVZCPsV&zLYZkRm
z)BBOLA2;oIyZMOM`P<)0&Clk(x{#UAel~DNDDTM|zW<M|pJUwc?akcB79tDH*3U6t
zxTo#m+wP!dq0Je=KN_W<yi1*t61m_^dx6+<u?yiF4%mfC=`b`+RTKH=`LOzF#Y1cD
zmtSjdzK~t#V&p3#<i;i5+Id?nW(xBqv!kjx-Y<P?Dy)((2TIM4Z@XO^+`Qq+g?ai<
zu7_&ZZ(p!#!~3PLwyO)d2r$$s*>N<^jeI1pe^u_1!_+42(wAMTS8x5=JLy}+7nxVL
zt)Jd^XBKIxnDcdyOURCiewxY$jOR^$<}qW&={IX!XCK|TZ-Oe{%N8z|bv@bBIG_3|
z=6mkYN#a>9G;hztP22ji;||VS_OkF>_$SpTS4|nrOfLJ~tp3oWptoU0&Ecn$epc0e
zOYWckK_MblW{>FMWvr8q%3RXw{`a%x`>`S`=bKG)c7)GjUhDZMIrU!Hfz@yK@v+GS
zCVf&^xzBLcjvUUT20hoD>~fl`#ik1;ub;cLyVWeRDf-Y`mA$Edj<1*%aM<~Y$>)du
zlcdkuALD5AjP_r<^&IQN`SP*;P7RrFbnd;0kMgYzvy8aC)<@}9RKe1z?1GJxw&zIt
zB%fnhy~HM?=)=@+{9+~PPfa8jq#ZeaRqkS%g#P<gMwu0&;byj<Sf94V?#zE8`L5%{
zhl%I+Df3BQo1W*$60+g(fqsu#Ti#Fd6Q@c}__d$^P3xTZp2^2%2|gEfda%D`dDp8+
zSB|rBmv5T(({RGZ{Izx03TuyKcxp^--+3;vbh+NIve{qz14<R0|9yDaI`^_CPlvM*
zQ{^4i4f=5|VH@UD_ukRF7@5r=7n5?9dumYsh4rQn%Ir57&M@?yk*-|&MR3x7|FyEb
zjuT&<)qlP@UVD9;a@PD-@oOJfa-MIQvHeWn%`0UG?RVt9Jg%+h{PuCr%G7&_C!?HS
zc-<9SRKF&AgG657t=5T?Cdl(O-%V*UFif52_GLfYVz#8FLWWzj#Lew|nkuw>cl~+g
zbjc?DX)*V+zhbBNeX%oB5ON53ADySrd1s+-`MQjp)l*8MmA2;AJEzSwFJB^K{bEAe
zdU5VZlQUL-t;K8wu6O?wop*Z1qPlsX&#uzh^!Lhvdg;|JSwY_qpW2_s>2&j_i{TZ;
z1$F0M%)k3)yD-a%19MiIS4Da=UGnr;|3>1@#%Tp9_NzmxU#mCn@$Pg!tD5sZd#&!2
zvyP7>x0Jiy|MTuUSE!6c6~n9(vvSfG^VA$m$?!cAI9p<MwsN(<gQjEC>gOdV;;nQ}
zZ~tUzv9~%Q`MgVcBkSLs?k6R8e?<iKy55+5?sSWH!ja-)-w54ByHk9&Yd($SzMFVS
zSF%k{dhOM}4fF3#J2y+>TE6CWDcirAcYVB+s~tNFxNA&fbj(YR*?T>5(hB~aS~bU8
zmV?#t&;{|=-%K|hHcaYuJD(SnwdC%JW4too?)My-{NA=#*Cu|(ccbtpGThcj<$E<b
z-TiZU_MLdJ`%T+~b@tpbAyP7%;`+Kc(>V9}&b;wr*P_?lAEnRenC3R@KO*yed-8Pe
zQ-L)rZ|AQ0)nG5-65+glg2Ab{q<Mc%{@Ggade1EZsbvC<;v2)x`|SGL{;{uA@?`#1
z0qxvfAqlsGYKmhs?V8U`SF(;_Da`h-ei2hLbMa!C{grRD>Tj`rys|5=>e2M5bHU3M
z6z9p=rn(!+wrOaxem~`7mvMHQF~fE%xs5f6suOSSF0C(F_FlrwOTeXW!iS$PJf~dh
z*=m=!Gwa#fc{XA8bBn4U%+Y9fHVit?!EC$lP~$g&GS`c4s|8NfbDXvKBiEm_eATwJ
zne(Ic3#)xBA3n5F{TGt_Y+Zb|=7P7b`ICgtZB-F=yQNZXao&23>2a^UbqlXvf5iPI
z*g`#GL-p0>l6C(b)~SEB_hj2O<7`4!Oyp#y4?lFLKjz+>S|k^+^U!VC7lr-DsuQzf
z`WIgdJm1Asru1&=q!*JWHVPk8%4V^=+sn$7<}a!yE%;*7RL!onCdNvKi~=8T{km17
zXO*;9{I*XIE1&Fh+_l<x<D!|DC(4`Dn%;XKe_zc~htuKBnHY19-!sMfdFI7daJiVM
z=r4AYO<JFNcqP|g_t|xm#13iLpPA#Ae*T{8yWkBE5_uCO*G;^)YJb9&8c{BRy(cqr
zo4#<FykefH%U#Zs-xs{)=#C?8D~?_-dd;z9s`8@tB`eFn|JFB9K6~rZ0ReWy^En2W
zw=;O0`ITmNDgC+-heyGmvdx0bmkX~Y>BnRp;!3!F`Eg*sau81e&ztL8BRF@u|BHBk
z`DoXzEmkvT`#+9%nmYNXzsnJwN86eMA0BD=aOAoS|D<2FLP1i$JsY3D-|%4J#~pRm
zDOY}OJZ}8bUplp!{m7oF7v(A{HrAIEo^`7)Wi#NN-L>gPB!A_f)1SPLuy30`eRjn0
z6<ek_MqSN+V*dTvwo6w}XKPr*7fyR#!|gdqNx3MMXVwQ_x8+&;B^!6K*skRgN_lht
zte(-KKhuvMy0s!NCUxF5Prj_@`<}mvvSVG#=@Yp45o_U2$>WQctZTgc>+S7R?UTOi
z<Yr#j{qCdKL|MP5Yc3@D9hxmv%)?R@AK=H~t11zDaK>L#9q$O2)2Y{9-^_WKEqdk<
zn^v{aq^kYa&I>MyO|ljBty}n8%}!=j_U<YFJyyP6JnPhN26pc2uYPWkthmLpEwpQa
zKrGu++h-e$c9kV(&VMWW?|`aA>0A*;jr6rqOe_=Tomss0*!yqQjBlG4{=a_n&Qq=B
zj8z$TE^ifA{x?14i|w(U&uXi0o>}+6)h^}n&4)X38$wnb4_OxYWm|k;tfY7k<HW7<
z{r4^=9y##mRi5begG<Wx>bo9`$)5dQr}%G6l+TmN8Bv$~j-6T>l9-sS(iyheZGV%y
z3Ex%QiC@#_o13s--qDnQ_2jY_-@+?*q^5Z^N|gk1u4^uRTN(Y9v*XwCk3Z(ToRPdZ
z=j2X<a!tSFBavIYPjB}yHrwq`{o$%EgTKz7gY!4o{hC=LJ^81hREhxmj{u3UGWXXh
z>&OUJaXj3?xIy|HbDgfrOKX2Ezg~@x&o<7Uv-e-jADc~w{_IdnWxaOFZ^cFPKU&QP
z#8wDdeQ5eL;rYuNj)QN+j(u+yc8ZT#yK!3oFJ5N1DF;_ox45!iOU$^!8*uLX+cmsv
z;?^yBeq+M-B2DgziI=9n&z-UQvr5a)31N#f|B8E`$&D76>&QRN`gL|q{9TUN-6~7v
zXRc+~e|O3r^SF8PU+eO2?v~`9ex&-;vU(YnwjYN>dK^+L7w=&=c)TU7#dCh*l20$^
znw!^t(!G69pi#hU6O)bRBKN9~zn(7K&@t;Z|F7#=*Ets?Tis%s<H0Lnl5*zNY1coK
z&n;#BD*S57-qfzh`|KJM?HT(mCa^U=k?q)ERIVHUfBT{ICGA1-&$ip^9TEI(S(*BC
z&K9AzV|N~yT<5zswT^Rkozwgmo7`(-4VA-c8ckbD+t?euW~hByvuH+ftkU5vb@xix
zjqgi^v>ZR<pkh@v&vwE2M;ljZ={YO-o$;xhb)NljEze)6I$KW%$&dQU*^hob(dFAV
z<K)!Sck}OC^!>`&mpA`@7wfBkE{6o-O`WulA7?!)9pgRq={w=uxvyjX*q93Jxg_LZ
zI(<*^OxHaNggLh?b6<G-@IpqN59KxQ*WY}xrT-qIy6g_Svw!WM9*wzdkiH>9Vu{;P
zRsV}A#gClWIv+}_Csmsrjr4B4F2L;nDWUJgny*tT-t<fsuZ%obQ=#HN_iOkEYZKo?
z8b@lfMAo0siH`VwTtHK!R^y?lbF<Ow?+WpT4R6|IZcnw}6sUJmRA|X2$9LMx-WO+a
z&M<auw_W1adrzXxM6aG}k9J^q|F@4-ch<4EX=E+Fr60Dr>*ik{feWt>GPWlE{F8s`
zziIj|`JB0&0udAc>|FY9u1^%pnWrp|ejnPqs&ezoB+W`&&JfW|?mCGnR}RihezrgA
zt>ZPJl=fFA_ue`xv*7vVAAclQWKB31DH|NX@@kV}e?mx-TlvM~F;Ui%&-?b<ad8M<
z^|&UoL#Rt$IDm&&j>V$g>BlcA@5i5QeO?H<to)sEaM$+~cFBOsJP-G`jy3=DB%ZuG
zw|w@-mrL_!Yn-e0d2;6O6CSy({jNNxd#kx+P4%)?c;5T{=X%c3``(*p9f-Qet#EPS
zvispq!IvdhNZ4|o@;kBH*(S_lt@pYg+e`mtzkE0UW|qHv$ocpdDI){vV|(3a$A^@)
z$=oUaZ*+Qf?7yeYc9qr&&EFbKrKarM;;w47Mx`?OL3X8t@~#yV+nz6P)MqnPI&|cH
z!n&)uQZA?Bb{P4Kq_<gVtG|xwv~>EO_{ieSlE=y(7i2FUZM-yFs^X~8)PsL?<?aOS
zj})GC`sRmXAwzNfDW7cLY<5w4apQug^zD#SsokEljF0(Tu6rhWyYo@y%$T`nRV{bd
zEQlBW^wUG}@5D`>2`fb=&*WJ3t8uHxYH_0^{rz<z`S)XPd|GNaJ>}iKuPwVy@$N}k
z&T;O?eycTgX@`!9PWxeH#=I}OIpfxn+PkZgX3MY3*{QdD`ixssn5}DC?sC+vu{r8K
zSGz#&aI%)yicG<t7yhYbo;MagnCtmxk5MNVuS}x+Z%Oef##}e;mjA5ef7f&~{4)2O
z87F$8&iKzX(0(G@ygA~-`TN;H(HEurW@<f}y@1`kD?8lp<n%-?Pu`w{{~h*;{d%2O
z)um1aFMB6qso6C5XdQcBz7Zcw&F;mGZTr0UbHsj<k~#QS<;w4MJwHWkGdxe<-x0lV
z&DHQ1(_&seXq<TKz^WbRnVk=Y2cFD0eM9q&w^iqpCHLy9Z4&1^Ip&<dvb}xvxf9E?
z+RY;@54#kZDxEj4ZGM)y%6ilCC*nUV6|-(GFbVQl#&^kf*KOXw|Fsjc8!TrrKA*^C
z7xk92<I1t{a|R0!n|*&+x;`dl-v!AjlcrmLe4%wsocrb<<{wiVY8=XXd)|xw<ojb#
z<5bjnu#WHTYXO_9tSfbYFP&(VmsFnCXZ2FHxOv$JN$IN@haNZ8h!{<}x9wc)xfho*
zcYe4O$<(a6Oq?Y>?(2DjcFQV{?pqR!6Fa0iChOdi3)fMYs{PNM>&dF+_w(JdzinNo
z9A=Z!_3GNH8Qoh1tC~Nw<$gS({P|VYd7d3p7jg0MrJQFmn59~J+TV9Sqs_0D%<ET6
zFTRMpS(5Cq#UStDqPcE=F12pIt{}9x^T3Z~mOp$$=FD@^6P<Mb&_C^4oZq8`_x$jU
zol?f{eB-)$(YyMhp8-L)?oapJ%gXKIzCuk}Wm)u0tC?3>d7N6`r>EXNmL~e_s`S_8
zXRB2Odu5YduRr{qc}}{(Ttv6$jYz9Ye&z0cIdi0yCwN5~a^`FN__1+;v%1^X6C!iI
z?r~iH?SYNL<515PPxdG2lovk~zM-{GKjibe`8+3Vgx0t?@a%g0ozEo7b6?6k{kN~%
z9=~{LTd;Te%7+UVthlL~uEF?7^3pS@odsJ?m;AL@cAO>j-Q=B5oC^;gV*Bi6-pru6
z=J36j8@f-|Rr)-$npb2tuO#pM5$;C?CH?Jxo^Dxj_uwi2w|wdCvmLb7WS2d=DO9@6
zQ(IA{N4mc?U3ik%u^IU}jrJ=)Z9H{VIe_ifzG<I2wr-S|G)=l!Ve=z}*d3vT;l++R
zz8hBrs@N&?xJ~Qb$(=t%d)9+&&&`h-T4n@tSUoE1^D}A^y4$5DK1r^{uy{AyqABZ@
zHq85IEL(ZPzd6?D%=?0-$=tzHUiMyoJ;Bx^Si1G*%cd#Iw=6yWut&P#s^TMNgL!wa
zeptxfz|5*$%v-VXy^|8_O`DLrS2r{7pPfJ1toggfy1wP=1{dBW8?K+G6PamzC0OTX
z=-RcM`jYjr7ZyC+`);+0N%JnP`^nOJ?CGp?+!WGo@y`4mE_+3kv9fl0RGH!8d%1Gu
z%B!VRC$6dfbSnMUgte0w=I}r43}#V2SUk7(_FUx$WjEaCdzqJ?f6b_;RjM7{t-3}i
zXYU2K4|X%BZJ)mOy?n&I3+AdhFHXO)@psuLT)jKpF14+B-if#r*N7$w>x*ZK4u@6m
zW!tK|<;Kg3r#YtSWpmv(ZTS8&@bd<R>62vJp9w_t-Tb)Evg(n>;_KnuK_?qnS4cJG
zs9)Js^)X~~*t&LxzS#TbK~W-a+M^eX`)_rA^~?CL^W-Kwr8*zByoq7)AH|Q%*V+^7
zo}xV^qtD8}`>W<G-oF;=s=~`P|9@Pde=b;eskh-%`DY*br@mQL%YS&O+e4FyZ1;cu
za%`7X{>vOUGq7ao_UiRIS_kWoh+X=r$fv#{;Hf7!YxN@5w#|wAIsayae8^-}-*b;=
zezxm{YWw!z^S>7S?O2={Gijdyo6c3iN$2#8)>^NfeDuirpFtbcC;XD?jy*5`OG296
zQY+x0+V{x{RoD5;BK|a0_0F`B_s@Oz`L>08Qflj?D_>amwy#z+)!(QaIzK3_Fz^i1
z?w<Q+4=r(z|F}{prnl^o@@sW<kIXjd*>V=0OD0xuX?JP<SQe-iyO?uX>?iLFC$lwH
z=uXtXof>`NmG9)(H8(y#e;Rs{?em<#n#I$;Jzgms(V%|o-wf;NF`FjDxU%{FnfB+o
z%O;oNce~aaN}imNIX~*puOB-u%<Fa7%wzf9)<5*gr^?NCP6peS*4Y1zePeP|M}VPe
z3%~Er3ro`0-!Ur5zioecd1z5h)GmW7;mMB}T=wU$xmLRNU)7wNLXIts2Y*@%xA_Wj
zbY5=qH(Pal+y9gz{j=x)rU~wl+2eG)HAJku-!9?7qUaB|Emmh-TI1iR)P9NYh6+nt
zPSvWF(#y@RcUcPAl@wnwYX08d_Rm}JM5_zSxl5hGk||6!XS!FP-+M!{;D+E7{`iGu
zZXbVdaz7%av}kG2TX)+FqUvF@t|cFSoa$5D+;Me7|3j^5Pb~@zTkksbRfbl)O!Wx9
z_5X2j(>FfO**lgcDldQk<70T&<kAhZC(V<4Yq#61pReME?(X0=yAKt)8H?oO^(J_A
zI89I7|1bIf5zDD-q(ZVXHD`wDUE0;9Eb#7QYRd;%i!*b6{ET*+xn9rN`$dAm{mkHl
z5)ULkm}<V<-9K&PwC^7p&!imR6e0Zl<+h)NAuE!+@3ifH%zpi*z=pC(HOCWdqJnQ)
zKC?M7`Dxcl74gG5CQMv^Z*|G@8Xo*`^OK27f2eNAT%K7=*g2Ehxfku$D)UKS*E{pi
z&HddGryJ$uYSR}k6y4G!uwX}=g%g`Z?t&%@op8&x9~V;&+}7YzPd)SLdB05W<-Ve8
z4#AP~nN7DXd~ByKe7-7G=6PG98S{JNuyg#m#XL#r(E|PDo0St|g%cgtI7{TaTL#=W
zIr(&J`8DYe6<@u}cA1}XH7}oHXY_5^4DZ8pe7Eh%Gvwh@a`~O`$f`}^Ktf9X<-eQP
z$16WMvtY;R8p~TxTQmRfdHecB0t@3~#f9g!wwljnvDQ@%H(L42_WS+Gdl&xZirBDR
zmeH*Fj+SMmvk!yTzjZsTb3Q3FT~7MDI)G>Eod;a}_sydUeYO1UJ{ijFn<!{-V@iJ8
z`qxK_0wrxj%YV6US6_5%p?$$6|NBh;R-`Sfm8?%MQC?PEwWUC7X0LSXlR4aLVlR3o
z7HG;$bk)34tEhAJXmo$*4U@W^9M<A>tKX*d8P+h~emTu<#uO>8<RyzL1z&UUGavuR
zxZ$9?Th2qy46Ez&HvHQs{&7p>;`^rAzuqjAJbkIX`1r9K`44_MU*qLm#E>V=?l#AK
znU(63_3q~qF67N)5X>=K`ZY#+17BxJiMfVEmv`f~&rH&f_!yHmf8N??@Ka4^!i5Cm
zuVE8!+~&w~+;sGUf&puF{JN;sh0UIs`R9EkIHgSZwJpDKcs$cu6Pn6W)UthN@w8W^
zo5H+=yH;MziTlg+v0j2t<*;G#nTn8qF4MREvOj%`Z$;X?x~KnZQukZf`gdsXsJR94
z8z)VjBb|15i_emV4uN|z-!H#wjJ=d7d^9sO_OGkcn<<jkDen)=xc$ib!P>y36B`;c
zAMk8lq(5)n0>-&*I?{#l(>$Z5S*<;E@JsWRfFkXM5<grwEXdd#RGY$hc+bj(ep+v|
zel~yl@gdbS_F|8n>Vv)0<v$iBi|D9@zf1h467fU3Mby$*)?-O@x9y{aQhpzl_^eHu
zo?ZR$@&20Pw(oV%9TSzNmaW_*+_?DAd#PDwP8066L?_$)@L?!Fsibvn^PPsT2Y9{j
zT)mfDbengx7uOus<#S)j?a_al9Ivoz?pmn?t+;zHUtW5@)}ysQ>G!g>tgAPs?W)ba
zoELuSi}tS&CyTSHhs-P!4BfBJc^<uJk6wtw<6|4vUOTAdxT#Q1qU__DOZu@@K~alW
zS-#ot`m=V4k7Ap*q)_A2^~NiHeqC(9bMWV$54$eD5ZG_C>ssn8=B|nDw?&Q14#z6&
zmvYiAKe{RN*vtOhwWWb8?!?+3zH=nJL160I(g|jcpH7y};4<HreNNAnOMU+3Z})=M
z@m_Gq`qH`J*_tEggr-+UMKq*8u6?cXBhn+2BXMamhrL^JBtyiRtPgAAHF|}*{+;5Q
zr*z7%RqER({;bLr$9UsCuZu4Sulv07hQ*}C@@)~Pzwk)?|7mme-^_>oK51&@g-eRA
zH!quItm*r~E9ckT;tf4-4{x)J;d}mY^QA6>NhPPR=VrB}asHAI*?Rl&;;O!kr3V7H
z&SIJWP<GPsPP-0WrzHQ9*IJ8uG%r1M-?H4lbCQ_sui6YFkDB#`rdyuR@6p?9$0GHs
zV|kf5SN3%$qbV~!ZT!n=(dn*WVK06DWuWaVy^SCC-@JOOKy+r^G5fntVw#^cW*z3+
zUg`Sl@;y;jz9-g`W;XVGK0Re(HTyd881d|Dty&RZ*divb%5&)4oL=R3;;@XfMZBke
z{0#lS>&ufQc1Y}<{`cgZBUfCU=c)uOdEk?yxGrf^bm-K73r+W%9}#8lOA4H8Yxwd*
zYlqs#7jCSPW<}d4+z_6)ZsJ+7N2=ZGtIEAJ&!qUOmt3(w-zMBB6yddIzLC+@*u9JX
zv~85sXV!@8Sn}gq@e!3EJMWIn<QL(d8$TQ0Xe~K$PK>X{;HnyfzevYb$=j>X?GtwP
zJ2$iWrQNkfuYcEhwm;JnmU^=ywISUwzOlkzQ|W>1qBJJ+>&I{Qf2&N~>lW9yz-$@U
znSHw@#lJ;P<@;ImO|rUTmEF=~3ubQbx&GkwgdE+%kW+6g`>pRCox&c)7h3W{W4F>>
z`&%a?Sxp6BL^(_m5sy*I+jH<jtBKdeYaZ3c3lDT3S>9DpRXSCYV}n=+yPslh%`B$w
z)XSbdf7Wtrz2fpO^;Oqqg*dyTD;BvX?!RbkyF<xz$&5Q~+f<wa->O=snD`ZyWn`Y-
zRK43pVEI1I#Nh0{nvD0&68CpJT^pG=D{jr_e?i)-O#^04oyTG@S?S}15Zk`Ht2fkk
zd7t|bCDDI0LwR!F_vIEkP1S3cnn!NEGUH*f8^f1a{UgabO@AMT-SC-^%04asiPCvV
z6Z4`qFBBET&WEk_oAWm_>9pCo<%}6FkEUnmP37XgzO?d1(&IT?0<1<4Y`p8Ym9)9^
zhy>T4Phi$)d()NWeoH~NXZsWH-9{=8u0~(T-q5-t^r_id^Yi<AFFzHwRonbE;HdD%
zcE+N)$~<%SF}=O6@Moiz>0aNO^5}@vo9E>Ow&p8)&%EjKz~ZZuL9SWEWCNQ8o$<^~
zH}n>#<O*mRiM>9kc-86f$DHN`XV3EdaQ9#<TXslKdyT0ozt^rCizRdSI$S7|`+Y1T
zVET9C)<(al>|g&c{##e7!SPh)D$mv>UoDipJT%X#UX@z8uTEQe$z!S48fuGHB^3&%
zZSj3B`u$MIk$vx3?2c_WJ)%D&x9rrxGdDjRIOCVs&3Iqok>WQ=kxGWZnfn#umhNx9
zmGLxJclD<jZO*E5c}lBp-rYIx)H>bR#_5OtADhWyx#+sk>f;qpZ}MdM8tKoT`252f
zznxt^PkC;(`v#r1+j`~eUuFKTcbx%?csT-lKgn8tKXh~rpFY!W<=<z`T>OOvWM&<A
z+x?tJ&*TjIf+r3Z3=6~StY);v`u?9NFssGl*WI%Btk>%1ty!t=ay4JlfKzbA#2q`O
zTttjAzX?9HKf5gDsrrSE(raB=LYqHtQ#w#uH`h(~YpJT)5(_D>w;Rv>mkwcUxpDsF
zeG$tIIWF&6rT(njlIfy))llM?m0fk2zOuskq@-i&nE}ilH(onV3`+fT<o}kSWOb*&
zt@iE<y_@{|QdA#{y0F%YHtaJFeRZ<bk^R~$m*4zvW~yq$e=RYdBR`=o?P~g;qS?G=
zPiho*t6!BaJ6#>};^mop+GSHL8{4(EGc$@5&upnO?{0g(F>{CIV*W2-LE6{nU#eLv
zSbw@Dd86w7B;|FPR=sQU&)k`wb5DMnEvJg}jGdDuT4p-Do^bBx2A2cXAN`EExaaOK
z{CRS9^=p6s1sN7BM=YQ1w*JM^_DnJEz^1t0e(K+j9RH)bY?A8j@A(_Jem*u*n;y%#
zWSgr=_1@nzUapLb&nnu!Quu4j(SI|3CUdg1PhK@`LtX!+%S*W9t{F=mGHY%4b9MWI
z%;t@D-;C#aK2zSLX?pthiIAP||1G_DM!Ad0{@c@C0lK>C>rYxgy~D8L#>NXyQyPQ!
z=j$+(T=D7;;)>Io#V}1mT~hnq?`wx`w=ev7RDIEU$4x8P6e4n#eGpT5r6I~NH(=j~
z1cjuGVztYy54lrbcxY~2p+EELJhhiD<sn=`Z^M6S3bb5iSnK_2W73<VjKki?I(H~(
z=r>r1HO=Wv^xl-c?1}ul@amX5^Qv@wKE$owVp_4kC4K(W)vq|FDCqzCl_<APKJV?e
zaETpWcZKRT-vsV4yLfi#q*;Mi{d2#o_hn7Eb&ADWcuLjRYYq1Eo_u??{M#e5NPiDu
zxr_-Sx;jdmdqcLp4_*+qUxa(+<o539me+f>2<1oSel}QB65E$D*;LSNN&57=Z=4SA
zEM}d5d%@p}*3H)^ycK+N{9lqGqn0lBW9By}+S|HHa#XJUO6e4=xH8Y7ukqPd*GJNq
zGQ#eET)~m2=$;|N$zoE#{ghkrtj~KXN$DWD&5tKnysWG_?U}&vtFFG~wEv|!c9nZS
zb{W;(x_VOG`r72%yFUHBF0j4t!i^tcy>A6_tCf^Hb(Vg(ePvT6`;{Y0PG|l(7syuY
z`m^^(ReA5^XY*dpv3$B@qC(=uZhOn`F*|<ptV{iF!1L~{Y2z~9@(EwBUby#dS%3Rd
ztA?dZ)7|EFRhmoX?F*E><X&{`Li6e8r$pZCJ`z4~&1CsxIRlx<o!rx^Z>~vndlGu{
zpzja%8KTyX#oq)R*cK?yzM<oI{iNY9!@}TaM>jqHyH@b6_Va~z&QF{o=`PuS(f#v$
zTgxME_7$Hy7WnR6*;jPv$&A1$hNnYX#4`-c-f(Xae_OM{#pmW^Gn+$unBI2Zi}2W+
z(!X;`8js-e8%HzVS969~XUQ+#vz@v6+p6;O^*305+x?jsrZu7TZ4uY<LN}JbCaIp0
z>D*!2a~!0&ZdhLMo$b9^^ZCUs+RdvRS{5&v8NtbL{EXFIbz@EbtzL6_qn+OB+FIP1
zdXve-bv<j#oCD8{&iyXqI6QS~t9Sl!hWlTQr92sV%?tWgz4P!`FLw9a^*^>da<8gr
zv<f|4#B(5|QLp>ZpIUC`oapSohktD}wGC(W?`@i{Jy&g8<8|BK2a4QQMlCOP=f`M@
ztXp$%hUR@Aj_G$eznKNkUDm{)FvZ_O_t+!1KjQXx#I>Hp_1-wH+!^##<kr_Fp2WLM
z{%h3p5>E8iDK*#Z*7CmU7c-?GzO%iAcd`GuMHkLjo|~N|68C4F(`4CO0(V<ynrAm0
z;ceNZa=B=S{4}OlVj1l*W$SAH<vD&e`q6tK|B%b-KJld83u5d4rJkQL;bmQF(7NaE
zE7>0E@?Lm%aN6{rYJBl_)=$5O)D^LPe&|{HgmvTUx?TK}l8)3%N^{GfGQVv%@&D)a
zp5=m-Cf=V5SPD{XuG`NK-%=~<XTkHYsp{hyWyvMBKbM<*nswu-X7O3)jXIuZbo*0+
z1-xEV@*g#NyD3O>%ZhIy&!wj>2{8-bwoc7D<M!T1i;RBDm-ZR`o#wo3i*Q!b`zL&5
z+KM3($$FX$7iZ4cvr)D4q6BNS)BV|V6H2D+I-oCi$w6Pbb3=Yo$hsTO?3{PRPjaNZ
zy!?aPfM-j_D>kXh=p#kJ*-jT<-expB8?&6jrsK5Pnxm0<-nP3Y1lgZ5Smm^IcSX>T
zBRQ)~C7y8=1XkJb1kb-K?XuP0`kfTFr%Z*Gjjxk;+`g@g@^9{SvW`nzG|Tv=<ijWr
zS)M;q6Xcl=znp#Yz@2U-)$o;`Pad_DudJH)neDu1(XW4pqx~oDQ<=HkE!9BHc6yzI
zSh?VTsoxC&CiO0lR;O=?l+}{qvNSld!BRQjLUnuPR&FcN{Zm#)oSk&rrl{+W#($gH
zy%8eoo|PsxN6%vOIo-YZZ}{@V(-*#5etni&dn=R3*8+w&b$=&wO|VbNu>GizXAvl-
zW5-@Hvti!m{2#7ge7j$se0%c#yRRk9-y6%klRV!WUz&JIvG>)-$HCgMw`|YP(tPJt
zd8hQR>->2!Zf0ChD`NycC@F~DFb}Cel=AgF!_=w1_CC8xZRMUln$_iYqcxdVa>`FR
z-h~|^HEa`RygSK$#HP64!^A=I&X#%hf4iP+IXO#t_rmm`Ba<e66u6c(@1^ys`7Be~
z{<|cv3rQ25m>g7jVeOrj-lq;nt#e>7db%mn#C=-&Pbpc)51;m3sXg)AuE&(K$m-Ll
zB@cy^9tiCSxO=y+n(N&^;jjMJZtA>Lm}Bzg+?zks4~P7ockRKen|3;7XEonzUpAgM
z`9`j!ySePDz1#kHOQhbDFXVeJ&|o+7zkkf8yyfMaZ_kgfcpy1RNAl99IE8)tMZMK^
zZr43Cop^^u!{(Tw<U984w<UY|KLpRI>fCI0X``>nhKfx`Uq&uU%vR0+!Q^ax(=b>0
z;6q)7SIOn#j+X=`38XlR)SR+j_O;{9i{dA9tAAfyG-1af_B=nsm!3-HbqhHk^%<Oy
z+PdS;nkCX~iO03?MCtn3EY;jzaCC2^q&%a~mSp3d5tR%vH#e_5R<d5c`OCR;IS-D0
zlso_C?|r$oLBUoFJIc-6TzQ|Cab5mv@Yv{uEt|^Dq}>;4v)p&sUwSxGBrogB!>$99
z*Yj8Z_A{_$oPIL)_pxTjW}hkH^GX`lU!L}eA+EyqidDQ~ckSKo*0p|ecR4H@_n#Gs
z(l7q;@PMXO>Gbzjb2eUHk(E9FzI9m4B;$u{hGy*B@~)NG?J3rNr^x3db*+1cr8jRx
z`%hi#Bbu8Jn)9Z8n!6yaW1Uyr2I1}53CEdF-P3bw+$ZBFSgLgAj>0s7$+x(lCUhz>
zUbOHzZ^Sh}vQUEQ_%W^>eOsCZIhOvuSo4ZcnCY45tHS&lF|qksHN`QPZ=IXR$@Aln
zrTCkI?1uGqzOm)n4|nKJlMwyMcSFHQ*_C^hRI%ajX#!8D$ZnCJ!@aF^<^E%7>TI&!
zD_`%wFhgQSz2v%7@BV(ltnK+Ot_%JzRF+!plyqcPntz}52Zo8)m|L_SERwok`Y7s+
z`Kk*ZagUT%9yPDJUUyLcNYI}%)-v<oFeGNY`fF+*{QaXyK%tYtDV;5`hxcf2co<~W
zbT&yX^U#+dzQ83e6-Kv(<(2Ba?|Emn=kw2In;qM-D4=Yn=1k@WhP)PqTQ}F8l<AOS
zh<`lobm0uXY18gZtLw8=5t{SoP+hOm&mRYPxE8aA^j5FE{QZ7qjM%@qIWGl{{I|CK
zQGHb4qq^?%AEH;^FD@$kZ+cUEmyCZy$?rb>^o|-wj@1rd&rLNv;FGvkGiCE_=`(-C
zRSg6d7u-4bTXX(_-e*(9&9!r#Tvl#k{+Y4j!5-a)gNBt;wGSFuub3>(cJ-`a(%qSX
zj}Dj0oA;Lo@R(JebZ^W3`2FeE`4x-v?l0c_`|urQW&^X7j<y#jlFi~Xm#pkon|UyI
z>#O!955KO6nzn1!%3b9@_)6vX`Ex8yHZ3nRyeC((eA8v0S$9%29~&s2n|<JJW|Y_S
z+OO`m@3tDQzq3T*i0iSv5?kImnAm>&`~S}qb@>H`X7hbIY_tlebgIRl%q<DktZ=u`
z|KxaYb!Mr@Z~dKuLi^_~I&jkB?8&DKoa)2Qe7N!{m@{T&v;BYhl;RHEi|qc_0_O1j
zI%clUcsf?(q{e|6Td&MYobgNbd1JEbjqlI=T>sA4Ap8Fe2hZLacM8_d%Q(I4xbF_m
zt!E?mvF&Qzykli>b%k`@kK0eIW*k28{EhOtr$-zrV-@S7Lu*)<?>-u{Sg7Crb@llP
z&!;T2>pQ$O*@L}>gJ})Z+~l|vr)6oHcP>~x=RI`g^4GauHPY+1is*2B60m1jf2L^B
zzl~|rCd3weSKsy5#a-L%Q~kP?hi-4w)%oi8^uN}t^@qOSUA4zHM1Q-Tz@9IROU!c0
zR_RP!C%I0(G0JJ(OCwi<WxFhTYwC3!B=RKFABcQ#?ee>j_~2{N**T6AKAyh6={jf0
zw6m5QK8Sr^9va|fr<c2Z{hUij<eiQz^7hK>yv(aGwZQWGpR${m-`{<6?1AI&$@@wT
zzpzx~{<AI=-o+z6u`AO<Vwr3E=BQl(H{wno<oa*5Z@*Z0<v!lEhaDL2W^8|SC~2|P
z?Gy#geKAWeysnV?vE}A7_cOL;(q4+XZ_gy;rTggfm+G)K`7N+ly>@=FZJfqSruYfw
z|K`Xna%5k;fGezR>!nRr3O_A>|A;7XIT~fDlD;b_K*WdnwaB^FudGK`C(etomj52|
z%>4V`7yDM^Zb<M_xa@bcZE+80KkN2hfmJ^n&6RFN1f5=g>-C4YuxESc-ne>Yd4zuF
zE`|N~(-=3mN<Fm*J>0P<EnsH*)x#Is-cFHxuHCi0X|qhky~WogA`Y+?9lx0_#>#y^
zv1tCo7ZJLw6P*k0-Ynd`@CM(uWEsnxtj*i`ZwlX?AhA>KYTLTDbj?#u9o;oOoJUVZ
z^Q<{j{J+R=;_|Qd3xpbavK~G2c^@}7H?jO%!LmL6Z^EBDMXfw_V1u`9xLNAs4M){Y
zJd}&o|Ndz>U^M4x`VQ@xOYT+Ie4V`fj`%n4vpc!YZrh;U74qZm+H&vY$zdX;!oT*$
zXY!x#iOZZjRa4>l(iaolcF+IMY5)1H{LlFwhO*z|riae`%^!MkYp&+XRncnM4?B1M
zh<%ayIm_GkX5E^K_{))1g*7+wnNtOq-I@3{!FSE9$HK=>ojBrF?|$<QXKe8En&NDc
z$~s@A*$fQj(hn8{UQk`}Cna`{*=>=BlS6uDuTkK?XLe-O;>3R^jaxr!{j+!B<>zZI
zI;VbFb*q!+jOR6}PWLV?xiJ5_>rNN@vJFS8C&a}^EZ?Fo_e^DrZ``&O4#5tGr#&^g
zmGDUYd~hwxnPr|!e_3AYzO`DWsU(bVm6nzN#;LZuzUt=cZk{F`zkbQ=8u<&)SI)Y1
z^J{>m8PgVrDI)(F!WMVe<{o<F`s}};Xe7G}_lCF6eJfne_-0O5Sh9^f^h*D=Ag7Is
zW){YC%{{QNLRZovTV3gTW*g%(MO{AEghm&)Z)!VMD>|Qc|6eq5@6^vTq?bKzem3nO
zi`9d>*-J%Aec$iBH8VYV5}U$#56!QsS%Gs}J_o;6wBP19Y3ZZ)eDCIk&rB$YEVH%G
zZT$1_ba78pPf&PuZFz?O>f3kpuKqJooDuR?aQ~v|iPQLI%dTeF71w9|UhjJEbiYrI
zQ@J*r>Pud^$Ec#H=kWbY-n;TMZ2p;UcllN8BgZuJf6gYp*rf2M%&LqZQ?hR@ReN*8
zdtT<QtMcYsFWeFMbg^+>f*OOqX?)STIl`?Suh`it9BLNYTzAo#8<E%)yUQ=m#{1Xj
z;Ipw}A@8J58C`z4W6$SEBmO<P^F(xouj`o34Eww5WnI%J#a%y&7t~gZPhebs(K^Qb
zdh4D1Z){U+X1y?I;`lSIVtLuWRWrABWm$<!e$u-;an{W939Ghs9P-Y$pRUHP`ts=6
zp8{>Is^=pcquylhK6m!2fu7Kh6B1@uW;ou}s?eH}`*j9y%zq`nos3!?m8$O*_pY86
zx6!IU`s_N}^Gi3I_ouoq3fY^*)cC7@iJ{xuMLcd2?`HU{+-w{^QElqZ?d+TG@N%qw
zeMR=E$i7o|P8$fFY>!}=mU7A_ddKCp9$PAs`|tMGyp#zHd7{13Uvu%ZxX`@zO_h!<
zoeLIRY4><>?NyjX&gN1+kvV~~dbS&$g$f4zb&f1Tjm|I;_WV4tJ?`Tg7v9)E9n
z%0;fcRDC|Q-KvQDsl!dT?CDDl)g}sFRQ>V%7-w-_(448yCdzH(3yGdp_v87IyKG(>
zA@llkHNGrNNeoC+xwcjE@*%N%)f|qmil$s#dt6z#n)l$NPD_(A&k|pTr!Q2w*2eC8
zyMK+lP`N^9nr5~1(i@_)Vm2C{%)B;pRk!IXCV@?UOtab+^EAzEQp*yOIM~f~?FY-x
zOVf=-cFeHz-5Mf!D@BL%WaHES;i*d%7S6i(WM3$|W~v#BPDtssd5<`hXVx<;irrzw
zdog@U`eCunvs3?8{+oFAj;;OVc{6WqDzcONxAklm=bl|TdS@qG4$r@FvrB#AqV|xr
zhg?s$IGre6TKf59ol|kjmxH%m4ey8eemP?oJ^T9?v%>;YU#GCNI4)Rm{Z9QSpEKDT
zU+PTtT(;qR<F`-qRawuh{xIX@Q3e^gw^dIWrLXe!R;r1=o^n-3!u-UnzThoook43@
z*`H-g$VwZn_!*de{r&p?xh3p%o9{&1%$^$c`RNJi<yY>mn4YysK_lJcYq>!9ky$s(
z3YWC?EfU(Fp2vTxVNqNEe9oISTnx{4ustbRx-=ucb?(oSLjJNAc^AGJ&6&(sm8>3Y
zN&Uz3EJw|hNw0B>d-0WDzvT`mt&|i@do3}0Cqw9mJO!D5mrLZX?}>TS61lCkkYy_C
zsXgCAj*IL)@cYm0geTT1TQ?d8c-|~(pE>P<;MZHZn~zmpY_>Ap7&STT(r=dqt?^$M
zq&;`qVz}w0PRge#Jj*}5d0G?s{m$g5y?yx{2hQpHEiC!V!z%hL&~}1_b9bS)LTj<}
z6ty;{kaR<L&9)s<)<3U^KNe;<<a+Ff`--mli=Lj_x+d#9$J2Aq652ofkNO&U>|M_l
z(;8X6$4<Xm0x#`0v@Co0o1@a}gO|yvvuaZhZ)7^9<=;7XBU5+Um%<%uq!pQSSY#_X
z^8=@4AGsd??7G6<sw=iqQlA?5-<MDRw&Jmp!^9a@_Tob4PR@-H?OakMaL&-tG~l>)
zCijNF6<2kb9|n1ft(07C#&&X*bou?7CEvT|c66GZ;+^(kzj&_wwB6J5rVE;{^j#S#
z^1^yj;+ops%ZiPZni%R1FGvVHr1-4n#X}|IjV_mW?%KGln6Y4C*%j^c+ZE4c`1yvc
zVt#o~d-fEK9On-KLAy;3s3_Fxv-SxxR4&tWxu5^vjcN9?nsC>hS)ZluYTPSl__FdO
zm&43oYD(w6i%OL=<cPfdx9o^Av-b2#x31W^y9+e0PJP(x!MxGwl|@n&bM(%*y{}ws
zs^2g?=W7!aDpoC;+u5Qo^O0}as-23B3QyUNe)sZ!v7y`}VT0gzUiLE^gTghXSWo|%
z^Y~5gar@4eRVR6#^>W1SY*>?$TK%b<o9(*v;_5eSn|Jk`(=v-)rRn3E^lnG_%g%Z)
z{mdU>%eEg6y)MEsbH~r;EB~-0+HDkwZ<(`H+Vf$wVB|XHoiD!JI$8I+ELFh#+XaUx
zV{Q(CDyb9Qx-plXI9K%d$FZA7_8ytN>h2D{XQ$fCT|FP0Zn(@PsJ?ae&TC=ZEJv4T
zm3ytqUXUi_v#_bvJ=vF0XEooQp1|J{W^77F`>KCu?(1=l`aN~8WJ;OK?4~%iC!MR_
zn4Ec0R@>uypiSBQr`oJDdn9v9H(i=160yUr`FfzqlHHwWwg<jE*eg2qhkXK%nq(aF
z)D=^tcblK<UL(fcr(<))c87SjyiVeyhckSh*v-7_V#(H_?4hf2O}5dNEnchNqno=^
z&xZfq_48&|ebjmxew&CKt2?piUVWOPjdjL>i@i-dtlutjZt<z!cSED5{mP=VH|qmB
z{_NOOq7fCh%$-Soa!7u($H~?_8S&4#yANtay{(M8B=YF|a%Hjlc^)<@%@=Mhe=o7h
zSB349Lp1;4o$g2PmtEPT{$Q8q{0kkbf6cj7clwI{;M%cak@=QFU!C*wYksK*FzV#*
ziJH_Ol%~wddv5Ewon2S=8n5><+Rn7XyCtjMX2b8@N`8mRbaQhyh`evxd`)JF;H0NX
zwQ6R*d<yrS^d_xSD4w~hZofgD>&$tqy=@%|eymqkWCU*9d)nX7d4W!%aHWNcaQnpP
zXBsmMJ@Q}N-t{vyaAS%rd*J>LMf)XN+qM}WcsaRNaklWB1&-fVY`ybm8S^g{CZ5wX
zj&4+3u$kv6SBSM{)sg!_w(2F4|G%emD1TqLUf=@1*)Ai$v-9T){*v0tIWu!1<2;=d
zwJD3|oKyUACvT~;mYm%lzSRBqR~vqM@#By0L!*zUe41V@*;=OdOaF%UX=jbz(q~_E
z9t(uLGOH62Tt4r9b=c&`l6rgmn(K`VrfwAeFHrjb%Nfhb+?S1Ra4@VEyfVXov6IMy
zlmp8=&X?P;UAq*rKEf#ESipsNC$mSd{(6N;Tv(!fRAF*}rT2`jji<w&+E0&Ie(~s?
z0PR)UJnv(K<S)KG=z4wSvSbDeB?;}L>!;SFOv`7Q-=aBXtILT^Qv`2XmSmTeOy@iB
z;ovs;?M<gYtkF31lquuz%L)Hi^)yfIm~ty+!o=eZmp%#Jlbcg^PvOOaX?LD=8@pGi
z--zWoF<HXhw&dKtHV*$yol}nc&EL#^!?pB@!8fb#6%#J?c0To3XrEmAJwWl}1?S5q
z$-?zU_s`ixmE5*7Qm~vc&(6tyT0r28lUe0u!A4@|S>GJlBL6@-<<zmsg4(A(CFC9J
zoV2~`&DSlhPXwP_I+(})rL%JCk!kT4&$a~I4^gQ5y&(3cmh$0}zI9#GxDsS1Z8kcU
zf2F4FkmH(qrAR5qT)wk%i?@Yd|G4mA^3ihN^QD&$y%crKXUO|~Zccc1^y$ezr(~b(
zkC`mD@O5(bO5>Ew(r4U`3Et8Xcixxwdfa~;bLsp{X3Znf-eOm0{NBJY@2;`Zu|ub4
zaVBrr=D%!<caVs+jBuAmec2Dsvpu`>+2)?k`gY~r6=^3<leHa|KYng0(K~;?^OQ}e
zm6b-dH!sVCC9VED)|&*(dX@FO_3hbG%ehXRMkN`$_+0Hz?bKLvZ{C7`CO*5hCD{EI
zA3T#JBOg{0zWMFO4}U!V-ih>kX)U_l>CgPko(Bo$D)CJR&VJl=`GWSxuV;?_5x8T&
zxz_KR%s;RHSAW{xwp2M`wsOa!I}a@UbbZdfiMDEw+VIijTwjuAfUdxOy_@Ivbnmz!
zZks$^^KQ1*w_n0jy*`=7x^&KHjC<M9pP(_Xd|Ir*Y<Awir%P|%NtT{<o!>W+J+eKh
z{M5eVO8SZm!aRMR9d)1EU7bJgnQ_9AAHUsn4$bs^%lIcpBUzklg7UpYb-}Aqt8TeT
zFZVuU&3xPc$7JuP8$Zj`H!_}=UDThk#8HlEj^fn51E;%|z6snHGIe(41{JZnF)y<g
zNO7F#Tm36^W{ct#&G<8~gYqla1-f?1z5N+cI?Igrh$n}5ubkOeiQbHz-?q#B6n0@q
zwGJw~TYSg-JoBz=?Wa7eZwaXf?_VXYDaw4shCga||E*|05oKQi-5o~`M@F=Smn7<x
z#aKwaH7(5h{3>$2bf9Y9nH_;kF7M@Aa(qQlpsb##6*tSL|FZ?;)#vZ~>dJ6onY>cP
zeAX<rTTJhy?s=Yn?LJF%$L*Uv$9)|11D4K-&y_y&Y--}Y)XGJ>re;05c$Kw&@tVEi
ziu>PO+1wX$yf(UT#rMyZOP-#+|JYUi+9#euTYlE*hy6;Ax?enTz14bBMW5@&V2}2%
zJJPM|W+Vr;wB2)fuDqDP=g}WIZRrA|GwY`8y}>qP@?7n!B|HB9Eitg<`pdGQ%tg<e
zKZW_ADqGp@o#HBO->sQaln$57lfI?fZ;~W>;m_Hd5&`k`!fRH4e6nK8E_SgWTR-NR
zws<N$nQyZGx8j~pF?*slBR32FeR8Kvct6+MxcA|=6V<}fR?6PHmDKOc_iaaZy3y~w
zi(_{Envk}^v>;{XXK&Al46O;LR%osF_B85ba#&Hi)<%AB;BlQKi}P(3NB`S&_rCRf
zvER>`VYNu+=DM$eo}zdD-D+KbRYE4-$9|X6#!cK3KX;!pN|_qDR@glIum2X&#j|{*
zUx^FmiTIx_5T6~($ZIy&GcnB~Ez~~E@kO6Uu;tDwv5N;xHD7OT`7?EU#HOQ}rM3s_
zzf3S~G0C+lyLKVx%9cP&(f8ILq<^N(<b3_1DdGCMi<_oe<mI?Od8m2At7zsSll*Fr
zo6jSK-M@6slewi)QgmO+u5e-J^21E`;xg6cEDA3ssJ2NioLv*h8*uVvZ9`Fr%4Dtg
zD%Z9h|J-kAdSy-Eq$dU39=m3W%nU4_{!6_!^HaOHMaGwBMxhhxHyob+Ye(^1L3t((
zi$}%bYs`4Q8+=q^t9X7bN|bX_&zAyjVP=D1ri>Hrl2(sp^5klcRJwkakKkE8LH7QC
z1;ZPE#XUFaD(t$?mD<g-;f?$k+c|j}Cz&m_-0ANMQ}6DcY#_C}Z|2wHIWC)GL!S7E
zy6kObdz5qLAcJeFt4)XZpEVYro(f3_?+FpeP!jo|Vf4%9+y2PD>fHCwCHItTol{a_
zHeIQ@{JU27hCMfLO<L@sk}|E7b^f6>X<t3FXYA12_WX`D|NND69&A`7wO6ExV_$#Y
z+AASpb53!EToK>8%h>Lr*n$woeY3Pwqr7UrzY%loo-3AlQ0vT=gtaMJmdF0~v0eKo
z>7Jz_bgWhQBVX+bf$(h_)9<Dv^I4enx}5Mb&B`*5Q#qa>ToSZtTm0IO=O!`QsdXQE
zDzWVBzx%fhw>vUuJmz4S9<$gjFM#P@&j-D;Q99ejmMpVeknRw?{ue*T%ttzM??WfH
zYHSVt(V6&4Du1))pWWUE7&iFs&{eIH+@|$XV9hK!qgy-Fm&v}VHTTKA&9gD>sPUc(
z<%(?|S1fqLYH2hpGbv>I!q57<CbKU5z%VE1;RA=W2ERk~qdTJ5K8a5hzhqp~?{i|m
z-|5BeE}}E`Z@Rj{-E`laiQCgXUw`G5NWIb^#48_Gp&q*^YsZ_*Ub!36ZcQtnyI)4s
z%;v~ORS|{A<@dLwCf{vheDGD>%&N}gu!KX`az^XRn=WN<`?0TOrfA-ag>eka^B29_
zapG+IbeH`{@Alp}UhvN0!n;@eG7MSjzo)6(`*mv0L$^JtZ&ub^n#SpKc|!G$*=Aas
z-v-=iuQqxyZ_~Nc4Exd_@izoLe*7~0-K%Xg?7SC0%35LaKT`X7rEFw+;WX|Hcb=B)
zbKjP1>*|f4_~}N&k$lGQx3<4H+kRT<w#UWg!C9M{e^;zE$#O02+`Yf#-m~p9rbV}(
zcHTN!d2*nH%Jz%J(hcW#Mjt<*^+~pM#^x6Bvb6G#J#tUHcFmfqEA;jAs*4x@P4yRX
zY1=HnQASJSM#?+GTLRl7P90d0m=~rgJMCwG_MGn1Zfbu5to9t(ne#&Ksm|t$da-Sr
zIq$pP&p-b?DE#kAna+!emcCP7UOC^jLZd+DRrxca+^_2Em;0XEc{)cZ=h-zsVTb#%
z-*&w_&wai(?UzvP`<p?(?(NK-Sh)IP3Cjf)U&DXa%w3(Q|EShnlUiCjUESR^j_r5N
z-WyFiHaAtiajkSp30F{E5bm$Sb1FCNe}0s<q4j2$IdX@MAN~;77PMjOomcnH+&KHD
zu~IZjwn%8_t_j(P-p}j$Gtr_$-u+W!pW#>e)BELK=Q-V(@0P?{{OO^O#JxH<zey&G
z<lU~Esa43ZpD8CG(=}h|zTugD3m;u%fAOtH>&)un1xft{Qzw4nN#+Q9@UK!_konAV
zJ??Ll>)W*JR_oPen=Z5W`f<AFpT4v6Y{^8v7knbN2UO0j+j-(tkGzW%TgIY~iOMcg
zlZ<;#GVn`hv6gQBwW1~YS&`K;b*<poRfTsSxt&&S@>=-)#Pey)n@mohvESCY-eB(>
zX4a=si=$6w+1ck=NTqC@{i}VCf%cy3>R&~2>z_;XKaTTc+`e|B{+$<IOJw@CE)SdV
z-uCr=hOKY6|Gg${@FTa~!Qperg}zs!J4-xx-bh?YuG{=hHeTfOH!;U)dzl+sML0|+
zAAI;`m&$|tf2M_X{>>2ZG?|=zzwT#~f>f}rsl1L|1!qoWuNxaH=e)BUzud5`ys)8u
z8dt^4Q{UdXZZ_^PDBG#p|89w}&4$AVn)L6_{Lpd#OkwjY;qXH71b5!v%*jd|pMULh
zuJIRgx@`H9S1Kgz!dCWc^QI_fU+m!Q|MhM2qgA&qDfr!gShTTo&O?bK&VAF^wjR=&
ztirHr@gbeopyUht%zE-;48GOe>+Ad;!D@X$P)Rd=&cOg-J0YGB*8A3S+j+OnPxRA!
z%D?g24EvwP-vfkSXue7K-*?5|BB`m@K}}AkD|6oJeH}a|XG<e5Tu+$0$S5yo5?`xk
z@6t=tx~C;u^O>q;eDC(Ch~N#m-M@lKt9;hebvqBUDko?kX$^buXr-M_+wpH}R!<Ld
zVSie9py#pQwJAFeIvDNJIKLumt|Pm*x}8&~x5T5_QR>YGI#*||=?xY;*QNfclkx7F
zB@L&eF8(fLuYJAyyTPJxDW;DF`z&W3PIOa9Q!L+6IRD_C6)DXtf0+MV)${XQ^#7vH
z<A09kCocSQ>a~iz%fEsLv!nH<-Eog|n)>Sh#9(iwZu`o|oD!$=tY02TnD2X>&z?<c
z-oJAJt<(2k_u9DsN_rgMOTTF;oS{Dx%cd*Oh?%i<y41(w&)FN2_$-%9luQ0OW3uSE
zvuC7RGz9ONz2EJ@A?G%^lzILco<_Yl4`+Y=C;dXUJIW;Pir5K}*UdB3|NnasVI8%9
zehKG}wYyWM>~b#UHvJzl;Xy~~(Uimjn}-YLiKTya?fPJ5u<nb~ripCX5{t}#q-B<b
zYBMnUb(sARcYQ1BcdN;dlkcELxGDpysK+iV#SLn@i$VqVw4Cwb&Oe_Rv+?2^clR&x
zZ+zbG7Cmx!uHQE4FYg44P1f;0J6o~9;*x;fx}x~{>}$6zz3($m7B>)C`S9|*shaxk
zYnJ%#+-Dr+`EvTKt4HN+l(<z@Th|=?e9NWXyDr1JJ#)=|qg~T=xNP@We}Av>!qR(o
z=|`m-+vk;vUjAgh>TbiL3;T6XOiHl){OaH)@uw?}=c_k`emRraXtK*_A>W<TQ>zz8
z)=#$47CpQ|;A22duGli}{Q`IA6x}%Rx^`jZM*fBDVkM?)r9XF+-)8%x`^C-w74zSZ
ztbFaRfvG{xA)Cz7MNeqCzPuGWuW8p37RH6{7F$-X{+4X9U_W=?&Yhp{O+2{Z`1Z2n
zmsMJFUh~h_jeWYi{L#9%%d>8GA9%F4`A*+IVK<khVbc$oU!P&|?eC9I+v@)3*jI>@
z|24n$H77D!dS9Za$m)uf|90O@e|c)kr2F0hKUb?bMSYZ5xWdz`Vjh?Cehp#1ohuk#
zy*yfe?7(-;7{yhrCuTh9^{yzZR@-~!$`bj<N?y~?^lVcw;_YXfywrN?l0;G2z|XFX
z5w8Ck?p9dFFWBQh^Muz1Z+R}JV=)howns9o4clp|q`PAMo|5@D55%y0^!m+wA^3Mj
zkaX8>g~r}5Ep8KCJ}neXYFS$xcXQ&8+;y)!e#c(Wc5KVK^`BqcsxHOx#M(O-?>-2M
z-l6y0;NpT_ooDxzZ5Jrs*68|s%UGvEJ7R6qzLV!KH1@Ij3Y}lE`}eo}{+x-wKdMKE
zzUO7ow!3hCs=@VdX7WGZ3tU;@C|~ID<c3AxyI+jut?##fnD01S;Nh%g?<e)Lybu&y
zeXZ-h_AgcQx>Mhd-Mb@Go4z(6RN{Wz--m)fM2=1Vd~;is)s`OzKOUCaEwwgUTQ_?T
zzx@>kb>4OH4flnl1h?Nf8c|mMd$T4Jdu8McmE$%~gZIa-*6C&X71Z?ppPbZU;hZw|
z?P30>pS}ION_pR@^&Gnkk{_OV6s@Z9sv)hSd2Z{nL%+=gQm36Pd0@JsN9lx0`uclb
zep{KREa7t6{ps#44abckL7VPo{x<q2+GKtHz2?)bq{?HzTwd#|cbpf${V-ZtaJ5k9
z{?7e*OOO9Id~rwl*5@DB6Aw%meo}V8|CLw9#P^q9H`@m~e`GD=e_(IgR4(+R<o(CZ
z6V(>^rvzDOcreWSIfW%uuxDGc`psgkww1d|_Pn@uYnGPL^aZI*`Dcx6&&m3>epqKS
z+rrjP`S=XqL!D1|z7ULzwThm7MO1yGU+9tlTG3Z_zEIA5FCojn;MUS<-KjcrkDK|&
zFFWGb?vfRocI4xI!On$V|Kz00KAbx!{QOwRn!V>6WRf)v83Vn-D;Lxr*`mVGaZYi~
z<VgXljnifFtM_bvnY7({pP<Vn&cdp<Q@K=j_?Pe*&S4AD3OrrK7yG#E{k-~lOn+?}
zzHd+Imb%t^Rcq$a_KH54+RP89&j`0|I#7AOWwPbX)OjzS3wP8oMPDiSwlbDIu+VYy
zlG61b&S+I`)4UvD=&Y|f+qEk;sP9nu=l6GbZv_bI?wOtGTK4#unZEB~A@)l@qP}Er
hk6u>)`exhZ6Q9IqJafCGb8ODtJ(K6H+@|mR4*)eK|DXT>
literal 0
HcmV?d00001
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_eth_crc_pad_rem.ocp b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_eth_crc_pad_rem.ocp
new file mode 100644
index 0000000000000000000000000000000000000000..923cf90d75d386e8265106133174eb32ee03b457
GIT binary patch
literal 1088
zcmeAco}<skz`{`0pCTyFZ)<agLI2s~|DP|$F1J}fgSpQ#|6Px#_=dI3iThZ%9QNK^
zzweXlyuUB9{tB+z!(t<{&e`wRdmfJ>t#1p>IqV;)?%(A(tL#nUg}Ikj7hQegu;O8U
z>LD>x+i2xuS0B%8TJksfgpQYR<FTfR$BV_EoVj;SEW^)lswnUI36^u8hqP4ppSq|s
z>+eq)sYJEHChuMuHKvf%)sho8ttl`)ydYkL<1MS|PT{-Ldfv>c_}6{Rlv!Tq71yDR
z<I;EcGcw&yIkR+&OJ?Hn4XbDFjhn?5`D5{Q|BDrx&mzj@PtU9WVp-d(wAd=HLip{c
zuN=o-9=s=eKyjJ)gt{Cz@BdP55p{-nsXw}w{Ax>Hx$f}|o-a=d_{?9uUcYMZZIePp
zt}R`rx&I0Zr)=VLE_%&nyrks&L-`M7)%mYK%}VD>$ZB&hIq*->sBg)YSl>DK7BHOI
z$HdhmBJO7Q{6>_eOw7_#hmE$#*qq{N^3khgdGKbg8FwW6C)upx-q(gpYW10y$C{mM
zx_)*~YJtYx6TNkkvI$CkQ~y_g-Zj(fuHL-vZ5$mQcb>C6nkeql&U?d2?Ow4#E6egT
z&sXlcF>!bE$%V5El|O#C+PHS{qsx`d54Tl*{;%*cH2#~At<*yg=ioN^sW}17tCl&c
zv}hg+>e*!E`16~T%;Gl_?;Vx+zstK&w|8aH(fw~5CRq0?II!PoI<)DoySnHC4((F;
zS*?%Sn$Agwi~7s2GqK5D;ifjd?!><K1wz}Mdwi3==zp3y^L``WzR#wsm7|>|ZSH@6
zb7`OC;`_6TkJ)HdiI*q2uWNUaY|m@VGrc--x!|0&QTsI2<+u49fBl^);ZTe>d!^&i
zGfsClm;C#E;$pX6o7`!y)pzzM9;++g*(B^4&QxlslpJIc^_BaHly0%_fwG0E-@aWf
z+9x*i<JI(ovw2@U(kVG$pf9;dBlBXvKi`Q%f4u!1{%Zv28`rE@u+?FO+4C6tNV|uV
zrxkqp7#n4;KgFG=ZzDrm@T)}YxyxOoZ!VTyc<I&boEPyAe;g~l{m|_iYuk&PeYKiO
z0XlUR5B}Gewv=SfP@n44fB0;P|MDZ#6$?+yK6ZY!%HFe&yN$GbyV;s{A9HQgX_mB&
zU9;6n%2sCHteT4^d_T>(r~Uc##7H1r=ODv}{a;ufD&;5F6uyYL9j&?G;?0{+tpfss
z_~xz%TD6iZH2L=-+3iOAmX-#jNUZ<O;a*s?UrfSUV#|bUn!!0AzdnhuUh;lL$+HcW
zl8XQPRo$LB%-ZbHSiRWguIzzxCs_P0Wj`^G^SbP5xHIO3#v0?tY)9*_o!_d%{XUN~
z>YueAZ|3E<qG5-+>l2#7!(Tq%dUuJXRG&<BVZT~k#XpznE9X35V%FE4#`<J-<JspI
z?x@^I;WDb8tKM|Y#_h<??YG=QSJgLlMJ@CZR#0!Y{l4JP<8Ql)b7LC1tL7MlZE^Z0
JzJ1x#=Kwee9Y6p8
literal 0
HcmV?d00001
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_eth_crc_pad_rem.v b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_eth_crc_pad_rem.v
new file mode 100644
index 0000000000000000000000000000000000000000..45d4dc382ae1586dbbe83d2423061e360579549a
GIT binary patch
literal 11888
zcmeAco}<skz`{`0pCTyFZ)<agLI2s~|DP|$F1J}fgSpQ#|6Px#_=dI3iThZ%9QNK^
zzweXlyuUB9{tB+z!(t<{&e`wRdmfJ>t#1p>IqV;)?%(A(tL#nUg}Ikj7hQegu;O8U
z>LD>x+i2xuS0B%8TJksfgpQYR<FTfR$BV_EoVj;SEW^)lswnUI36^u8hqP4ppSq|s
z>+eq)sYJEHChuMuHKvf%)sho8ttl`)ydYkL<1MS|PT{-Ldfv>c*!zUhW&WdCA2*5|
zVEo-Gxca)!cc(|TCu*;2>|Y(n%6p%A>$Ew=&9>V@<k+IVoe*)_s{hY$wX!oKt6yjj
z`@C6E*5ay<8828pWRU-NZ0@pvU}=~5#@s8qPt%`W_kQwe>YZ6H)@fxPn91S1YTXfa
zV<EqdyO;f&_C{5YX+@2F(-IYn<GVb~nC>5V$5A(V|CP7v^?omt-^p#Xf@509Wdmt_
z7KwcmwbhrG?vpOqTvK>UxRGi41i4>%{#Q4iiQ*Bo`|lSiaad79IHVvw;^&8h+jail
zwqGnTMcUQw;Au`C+w{e6XZ`tibi%Q;KIOXm*;x-1HBWG-{Sw@^!;+V40{2R`*wbPG
zF(;k1oEy}hocpR2tp4B8ctXU)-7$=EY?pJkiSHBDlXv{z@XF?Jkz$gRwRYcXmZwJ(
zrxhm~l+Bu$pa0fLrO9;%!_k@B?`HJbd|7#|eh*j1Hw~4eN14>_etZ40R&m>$H>pB(
zDQ#;07VKwu7suE9{hx8G`SA|6qFrV;uT4nkG^~1VCF^FzFOpT%y=y1$jLPzJ(laHP
zt|u}dSdy#zyzZm#GU>SI7rFUVO%itBxMMM8&(^o8LR*@{Y;U?<>R9xBmr|I_S*-<P
zd-gU2E4J)E|H(5=R!OAmhTs1ShOhP%)cPkRPxNZ^m=?(0P#5v|evZOK9f>o((fiC?
zEL@h_cgeJ!z5cTzU7;dYFFUnN`am1M(Bc2nj`&X8B*q|h@~`Rc;@wlyPvpLN(cg1)
zRg&70tB>v7)+>veRn^zd+f;JXGm}koo8arY_a9B&CG$6UD$jrByqw4{UB}H*CM(Tu
z(f;u3uoG8Cy!anEb%A4Trux#kcg}qI!}nxiWqr)l+?UHXeqGjom`U%y3^#vr--A7(
zhtmX>DnB#w*VK~|6G*tE8K5YjV0v87CiI|&)mMiX+Zqmc*QqAd3yA;N@JS%*k+RvA
zYyTQMKHt_m)YKE>?YosVb@!QxuM#eptu38DYt11Ulfqxl3hS?2GfPkPnBw3TuC?TZ
z&DL9Tt5;+uKbZe*+0L5HS6QCESSc&^=DWBJOM;|iV~04CiN^HLJN|CBRa+Tfd+Mfj
zq}H4DUksSp9<DAIIQ4hO7WR*iKefH*jC1adwzADjzn{}Gy{_I+caHd<2NwPg2Tn(P
z+iLQJHL^{i`>2NJgZ_vIv#%deXj>mP%f<8f{14$W_uEbX1Wk-FUVMJxtN67~4H{y1
zSMk0`e3bR(nX5>m^tuAcO0S=-k5+l7nX|qXKf2?XOZK}b@duL?zkX3ZVZBw$Un3`U
z<KbKOA6T`|lrS4;-{0rq(8}I&{Fhn&^omnXhqbdA%nyeDDOxFPa!v7NkmntvJxY}~
z%~cQ2+uL-qDN~}sc%`qb*Y!tte73lB9`L$3srO}vH-mcfU*${lZWkEe-^K9kUeUk3
z)jI^{IM0r}$&(Vp+H*2_viL21o2M^+FYx`pc#3_+$4cp|KPRrqoN%akhBrGK-#67`
zC;8Q{XkYlVN}W$x`@ekkiM%d_jXF(CBJG9@q1A3z-}x>m%~{^H?0B1__`5@H(`8ea
zOJ$~LueiNtZb&?nklg3;>t`?O1n3&dGdtCFvPiqKtSOdeiaUCAViwQUdxz(gsh*Sz
z;=7^E`BOexp7DGBLfeZgcFmkOgY9}}=FaKApZq!WW>d>q!zVlB#5H<<23PH$J)vrc
zv`_7#x2e1hzk(D$3$|RoH{<rv1)g_J-byZtZ7#agab_7u*kt3|t-n*2?c?(Qy_of9
zPgnerS4p3uH#q<Qen(%g)pAP3Y02`{CrT&!mn;y!TRc}bZ2hfMhqnjXgyl`!P~7-!
z)y$(CtEawwrf_ugDT`yi2D2I0RZib_{FmJO6N@iQc{%0%`hqzNA`kk>@8Y>Ep!4W<
zt(=@g<fPO|(czO!BIe$_9@VvQ_p3$v_5tAnN6&;*`Y<}FERS2b#Qv5*YsDH*Lk1tU
zyoagQa_n=R7OzdM{HSaax?*vRm2>R9Cim4=w{kf;Wun54SLU5PE_`a|uQ{{%nYZwJ
zR;GxjzxXl1m$m%(k@%}M)pm(VJQkwYJI;QYcFcbJo(qP8R@-+kd^q3fK{(rj(r5L1
zPbcnL*L#3DC8Rh`ZI}N3ysYi{pEsXSdCvDEBBySBP?4aZynRi9K*s&KRnC3fA9q|A
zKEz|Hu&jII-TO<<RJX>r=bdu5T)$Ic`(aPX+tY5`%5`V%%g_!JP+NS8_x|$Dn<M|T
z*WI)!lD=|r?$g93*GWpA1}ik$PHi$c|Ni`j+TFoDx9lG(9GW72MX2J&_N`~)V|IOC
z=JGM$>t&wrr*|gum$%B^x}FvIN^bgzuO2Uj_HZ1({N!<^MA6j)>1+2J+ca+Sa;`U3
z{XNB_ea*+H<0gx}YK@=!Z3v%W(e#I@uRwfPm6^AL+pZbK3;t}+t~a}pH1lr$-?(bF
ziyO?G(xlX9q<tvae_~Fq%b(fj-fsAPy7=j<&;I_^=dJI1J%4#UtbS%X(^n1eM+yB}
zGCVUaAMBbF`PEu+!G{37?<|}-6K|LM+*`Bgi{wqG?K8|;+AmJ&@65P0nN5i|$yn;4
zZ=^`FcG|f|sm@LBzsoAJT7_Ca*(_n+vnEZ4^Q!i24&Mu+7fc+3qIR=)z4mF<R&3$k
z_E008+t{!vMRe-1b@}xQl~)u_yWTifZ@hkzd7J89!@b|zeTx;kiZf>lYWB|m{apWM
z(IU_7^MWqx2Rxs2Jd&g9kjJ5OKcAcb+<(>LXh!bk%Snrthc>H)yP56jS#9se`krS?
zb@K5;!TjpV4Hk~N!Hu>bBm|e7EZx$xSTKK*)U0Crst2c!m(HJXdD$r+8PU!CQU{*c
z_;%dglgfGO&hG;{aT6t$yJ(vf>o~^pxSgMqvufq<*$OB9*ymI^J=nQu`<hR8L)zlj
z^Z&Npd@gmW#OA~Lx-)8TJl_)`w8qrzP2q-JE#e2enx0RWx9{&<yKIW?ij_k5ZC`(o
zW3RH1t_YnW)4jCx{mO}w-}2asVxE3IGcDxEgU$2qG<%DrNS$PyvREqB`R4(fX*Eg_
z4R$>Hdau1$w%>|t(KlBs#(k<+p8veobLC^!EH~S$LQ*zbudQ~(-aZ_YqrIRyR70i0
z;ojSvPck(OrBd6D*)1>%eW=ar{VVIx?_DawLSMLDcBjw!FS66ubn%`HxwYqYb=NNH
zZVFE0_PhLj>6r@&qGDg`&#hVK_gduq19^sshbnzO1%)wdWiwe7GW%Xd6nyo%EL_F@
z;@pD2tNPRQIO}eo60ZHHt~X78^|G3N(GI@7zn)FF{A0eQXe7tm4c40bw0Ry?IG?=C
zucR#-;~QBQCh$t>^ptBkuV($v|NWFnBTV~yZ)rpSn*>%(nPrz&l<ihijeNuIep5Gl
z5&zza?WGemL$mM7K7a5d{Sw>kNq2voDcX4ZjcZyXw`<QCO^Z&pCrw4Ge12YY-d5+d
z;qk8<f2Jl+e=R2S!IH67AW3oIpM|N)K{vT2PF=fX$182AH+_4>+-Ix~%R6Q7-0Rvc
z+@QI)G57shm+J7cwg1^{e#o(LNT?(WHM1}3o!WP?wKu#tU$MNu-AHA->+EjkBiFRP
zyeMQ}_-}1--JSV)6J5os_LP}4i9YPAX!L%}vujU*MO&F*s`!Lc`tO@A8%SPZ<0v%X
zu@ZYNy^`&yYx;>>><2%oC%)Df|FCz4`=K8*7P=U@U3kO2Wck@TE<yF=@Me=ErF}I|
zn>HLhv|aT0xAO|uk9=bjoHJiv(NJP1|32|O>*}7x&rN$7@T)>a=i@fcbz7Nc2iq*X
z*!IHJBX-i-WjC_QF0>h)eLbsF+3shw*xLs|EzjE6e*ZCjYOZ!jmbdw#2<P=VGdNEA
zzS<B~_e*~J<T)j$>e8!!YkaHkvbg_GY#zIc{;h2ujwj+K^<*U3F+>+%**0mfv-7Oe
z_xDYBX1z)y%!if9;Iur$xtmix-Tt-wj*{JZ#Ee<0t8MSynpbf%<C?0()~=uT(85Y%
z!4<zhnmZ(g*Bo-!`u1M=fX>nBoIy)E1oqASFWbEC{O#YVr<6tO(tc~7S|}Q&=qcmQ
z<S?K8O1M|gZ#~(7^Xrpt+em8~bKZ$~#NqeJV)_KT@GtLg|M%V1=IiM;Pe<gj<-RiW
z#{Uegzf|)wo*J<3_##;PCVc+#1>O6!rKir#UHC8FV9CRN#fa#9*J2&>6t1nse+7?f
z2EE8rb2$5}-nIJkwe%e-RTp!uF04D*yWnw%&Mn2oFK242@w-PYxUQt!F_)XW`QY(m
zPFbCN8{_o_;&hx?HK#_1p3hm}*(7b)so*lvw{vY_YmQ~Q?$dKWg)+_AA5PizUF74r
zyPFv1NZLv6V!P_$r~3KV;r?5U>qKfi=C5Q=+wxXp#>LVjcb~pmvwNk-v*2hp@&4pv
zGavh?tXH{Rz`C9#GN$%)+Tll&W=KzqOZ^jd@3)NT3g;_4pAH*5R4dk8wa&vb{mjG(
zoI3>8EnD^O^0fBWnfaPN-?~DC(j(>9eEO$5VQzQ<--!ZFF`lq$?Hg{^NlAH6mzsRv
zu=~;7>+7Z@^xJT^Xqse5)EkzU1)X~?F1ODkG3x4uh0%#=61S&n&Rp(&?aoov&q9&+
zerx@{=`3n^S9*2djT5@5wKlSsSW2X=SPGwV9?MaS-?r)2Un4)eZ$hj=8B1*!H}K77
zy0_6+hvAj4?=+2;+n<uR3Apa;nej%2Gw0+BhQ`(hnU34t%T3qDq)NGqPcqDAdR1oQ
zcUn17!RGQxrmnyhbFEc<(k>e*Cpt_>GD*!_n&BY6^YZJ{wL#N%P3$lK`|eg8oAIr(
zCH610%3l0x>&=v#*=oSFe!Vk0QwVpFu1Jdaqg=~*X5n?m91fh6db6zM_%5TQvu~1>
zRT)%vxjx*y?(;SChB%gO-}zhZpG{d6ULd|w-sPw#@2Tepj!3dDRhqOvQa-g$=h@{@
zrH@}fg%^vb9na^jufEgP@LqR&->EH%c2(YwkN6hMQ$Ja8<DnBL$C;~47w0#$Uf#df
z=Zoy_Ig8`;xD;GO4tq`Ac~T_g#&YFAUWvGf2UGc2Yj#|-QaZoetVi?nL-7Z3+1qxA
z-&s1XaQBUZ*@=^mM>&}ogsm;Re6DZdivKx^Z~by^o!IXw{B>(g=K{BK4d0939DJDN
zUh(ZbZF%v&;Tr3o0s1=_Uay}XV1Fkpcze)R-Omw=0_%2`g;?cGDqbwFR`bW(h)rHZ
zuxEzvf;llJ4k!J}OgiVN{$TIql(|wUJ-NrgMDP&vs>vHn^uM0TW_qNe;T_-d;cUp(
zQtp=(=XQSdzxI;Xb)9b1(X|{4mx*W9sm>RE@MiYf(1s|cTP0Qdvz{(dePS0l<Gqk#
zvoq&m|A5qY1zuO2zNp^+y6Rkgbx)W%Gqb(5_lotO<F&5uFgDt@V;7U@f#3V(%C;Oh
z5_`?#vr@&;TW?tm4tejn_0LmzO=jVhWUG|7VRnI<Z1G{Md$Qg<@by37a9B!sV|J^6
z%QQpPoQE=h(k6I*zq>Tyzv3d{t30=M>=%Eq{>ICnDFQKbe@u_obFvZad&tq@_Tw_g
z+wYs1ZYM5ZE%|Z%+18_cm*jgE@K%<8|Ed=9{n#~Sql4?a&dH{hX5RkssVwxRR+`fh
z?sbQpKkIFXV7_iSMd6j>uIIl**F*_0elxpwWkRC(J2C!5{jA1W5i*Oqj$W7B#;bq4
zQ+=EFZOvOH^;+Lg`n)z<#k4Q#N!ic(gUq%ScU;cdZF*kxuGuR0-3{Z2pJ%5iRyZ`+
zifsOQV&<FRTSxR4YK71H_GvY9^#fDgv;&tv1ePk?*0-4+=q?|mx8aL&(B-yYYYfBZ
zefBIobX7a%nYEj7=nlm<Zi$V&H(%Sk>Flien|!YNwcv%bKMmPM-YAJDU%hwFQBG-!
z&GFV5k&U^B7t{pr%sf`t=->I)Tfk<8)ua6H-1F7;=3SPpkl7GYePO49j>zVNWxF$^
z4jOi7axHp#Pg10MW*yh#C)w{hw6+OvuCCMFw?(J@g}~ukbB-Mgw7QosxW3u`it^7u
z>8-p<T1Ev1s#lBOXWRCiJ+r-wVY;SDp_b`=!5MRcW*9U$u!LRi^Ncx|^y$JupBb~3
z9CG8(JoM|~R^@&b<4vyWjKQZuG~Y}(clJxqGoGz)FMK-YvL)h%x}}@vD%&#&Y!>a=
zZ90pt9*Z$8JgV0s;jw?K(LpEuFXFw8%T^RUWD!~B^8ffly+S69I9}zGhAb0!SG;($
z_DJXaX9*ilGqbN!tL-;SUcLKf7Vom$Rrlt1mhBeId}pKd%YLWZ9?8HHo4CxZ7EeFO
z5#79NQC**?%E!fwPUe&LrZi2z;&;5j$6(I?MOUXk|8Zo>5?8s{k5VO@xu@TIq5gRX
z&;RzHF4GPE98iheJ$;FrpZOGPC;yvv#-GjSUUq$ac&Uoj^&j)QkDiD)a7ah_nYG56
zLe7WXQ<{B^m5fS#B~Il?EV}S!n^o-7Jz=dUo`#y=ai|Z^iY`C$SZ?#jZQ4;X3nb?F
zOl4`*DQUFc!JK+jMex)7bg6k8S6^w*N_=#|*kbY9-AiO8ejDBR)|&cM?ECv}zE<y@
zGJmdKw~U(gaiyz|MM0KU{=Ick@0Y#cx)c)dgtb_7{t5rnZL9w)shz4$<M^e&MsB6n
zZ;A79Z+Wi=BqVx8O%B`G8K@I&Ayz2+td+ecKVZwx%_q(ssb6sVa@nWNhJn9hucsZ=
z_fLKuckEoz>V@|n8h=%bIoEY_lfYiFnZBmhO~LXrB5K4EyO!0x6JhO~`upo)27y>9
zxy@SDaa&Ks#o0~~JY=gA74*kQY|W(_VZW=(10wjG3sdUE*k2bJxrKb2*0n!0cK$7C
z1<u+M1@ki&mp@!NU^bg=YD=M?;?55{mM>WD|8~2&^o>_b6=s>JKD{RPQ1A9!k0&oy
zDz4f7MrfJ2+K!2{K0KYF>(~F|@C!AUYbU?1EzbCL{A}<%B?q_IHOtN&i%nF?xptT3
zxu-~Arpao@Q?7GAgf0BGv8*s&?zb9?`9<r`{gyAAcblqr@6i*;tXUIW?v*DTep=sb
z_l90ShaS&|YisoWSALh{C^Ay=F*%v>YRTa%u3`z*YNx!fwmSR{zLaVvusD17MYq`w
z&670t7Th|dxa``ekMZ)`-=5aLIA@OW*2}wv_fM}`qnB~`O?zLYn7!wwp9N<k_N+Z9
zwsB&M@vHNSLF~5SKBu_4KkD85a<uO2re-5cSI_oNK9<$<PPM#$<ub>BorR_K$eFl_
zxxePU(tV*Mv|r1|MK0K?|GwwF%LTXX_=68Fc$Uz)aJJW$BaQifds~)Qp7``})vA{-
zlV7Jeu`u*xy<<(=B9+7t`cA&4_NY)R%V9}|wcMrKxb=K@evb>XWSKL`-XWo1OSOE(
zagX2ZO)G4<I14x=AEmE*y;7EI>zh5{R~0yYpDpr=DZR0EkNj0GN45ziRTGyl+b6i{
zK=Kj3e{+7ac>KNmrzRk^Eh~6Nh#XJ)UvVw{f@93>8QU#SxxG30HJMwXuqn17OvmDt
z*5TU5!`~A2zEi6!={&CcqFm`QmsYpKac4etjaHEg>5bZkdI2$!E~kRtS}!_q-g&2H
zo20EmwQo!BcCI_jMXLoaJ#0$YP|e6W_k^94MA*uj8p-4OyId{_*eWOI1b8RMegERE
zxNpk7%Wr=eDF<Bn^>F{rX-<LD76t0m=WN~mO#SDM&5A)iTTL!S+dPdtRpUQzMxx!}
zsYTCT?w-k}pen!J&C~khOfKgu5?!{rZpOVF&U<|yZQb?I;*QetZvOTIb53scsXVlw
zt9P1^>zo-gI#|!G56s`!v;Ocu`I!^vh*n1Q^RM>3F!|4|87U&w)0MB(PAXUs|0aJ6
z`?iC8C#>G_xFuFzc^j$HBL0_I)%l`~>l`0PzaEo6U0<WBCYW;YlxBRhI2!MkP<C?h
zW1AJ~tU~|uHD<j?T%O9fn!oF$+m#28w9~Jjtt{z_R%E-}aj$ohW#9fk_Ff8dwN=YK
zVsCtiU($bw*`TO=YkF9wWb@;a`;+FZ?Ohm~-MdiQ;?TZCo5hcHLpp*ls?FVeJS~PN
z!F=u0qpP<c(ToUP9pTF)6k?^-XAm**<jbm)`+s*ib@pa9{cx!H@luX`{r0HejfcMd
zRXVXYdSN_oh0Ect6$M`kBRMp0R>#khsOBlQSQD-8WXm!wp(AO{f#xkLy&LvhFSq}8
z=ND^Y|7C_lz4Dp@)Ba8||J?oLSYeEXvG%ku)n9J9%YyX-t_Ey);8`7fu_@oirhU^_
z7uHE(S-ZZw*{dx+!coi`)V#rFozf#uZ?~=cW@)Tk+tjbNYV(QApuWKF_0d{+bM>nt
zlRC~xi{G8EB=<<vc1D-J=%Nafq=*gcQ*Vh@&a){v=dr0ZbH(x2tC<eZ%eHPy*)d~_
zotTNg=Ff`YvK>yWGiKUX+}U@ZtMgTv-Lekt0GqZCohIA*KlSW0wtgpkS?-Hoak#y}
zw}r2bF4<PTX`jYiYIWhPI4A$xbuK*1riUriRDC_Nd||zhqyB~N!*4c)tU4dhDr?m&
zYv?C<_Nn;BWp6HCXHvcWj^l>i^eJKg`05q=);t%gS8BL*H2X$hOG2U8txbt(Q}SiB
zFJ_#{nEku?_J7v)74_CLW7MBtShB~bSMI{O@A6$CQ>R|PCm|#2b7Nmg{;I;RwoFw4
z*H3Xt1?S`T{Qp<}Z|cR%%dTaV=zR*g8nrnf_h%80R<+}zyjN29E5wzZoY%fw^it%y
zcVXW~%R;8~+`yKe()J{WsgW<a?3S|CWSXlNZ*@?=zwe7yV~4?3lV^JSY;?O0T&`qi
z_6}ua`h8Pw?+y3%BF@bluid=+(Qeiq9i8%krzJ<%JbM?nZP`jDMjyl7OC4WUCpr8-
z6duwdqZrg+`dROiWB1-ukM`R#J)76X|5bRi)b&IE0%I91m*j5InL79O&j)ia@--_S
zKT#5tZL4a+(D=8ruJqT6!p)c5_!3e-L`B|ns!Q~Hv-e3^#j~5&l+|9Iwt3%}sjK<(
z|Ml>5%Gwj_3=XB7+N@q(J@aV6{K}rN*<5uNh3aQAJ}+2*$!m_qo3EnAQwtqhKb+0Y
z2;gZb3lw1do_uHhf>yHw`yRQUk1k&xetBie<crzy)9!6tEbd=>sdVwuAC2Od4sV^X
zVZE=B+qUgePi!@cvppu2vR<6MGDhsm_Pd`RujMJSyZw<{E06PxXVz!-g?{T7)VD9$
z$&>GQ(0k?Ur&dbUAAABjJu*9{D7N^NOq_cE>#m%ytg+Q80cX=Vmi}(xzu10C+~Df2
zx+Gtdna6mih(2Gq+&#j{>26|S!oyQ@6Ar6~S%qY#tm+nB5O+UBJVEr$=5L;p=HIs6
zJmU}3nI#{#7JKcf><ypdeLt{GS5sw8%=5P$UvBEZwz<=OAmvQP%|mIgg_ZBEe8H_Y
zak)m8@x<Rhi#4M!UDuJ>qc3vt%JU_6!%bHH@Gnv<J@GTeq&J&k;>PuBcXVo*?F|1c
zCtX%mIDN;2nR6zZtoY?ze`$7W`MR3mkIUXwMZc7n&~Wp45&H8MH=q8d|AnU}E%0@-
zUH#i7;$rth!Ea0tU#LDxc$s$a{3ND(`||U1GhcsBFjKF(E5mWv_FRE?TheYDH4lEP
zzpWBm3ihxvUg`9?eNOo46AQ)TCMLfmek@#?eL6Dy>_d^IC4nWEpDv!Y>F0i)MXvA7
z&Z;mmA9dpFQ`vo%h4c3{Ue|Obo&Ov)fsOkmUpuOXuCY?x&d{{pvF**YN#zs%?GWJ?
zvAB9g>-?hku16!jMWyj-u9f#lVt#q)=B#gFIqzE9rH>tXGHvgneRJwh*W0qqwVnRw
zPnTYq`wa2zEn26(_FlEKSGm2b>gE~Q9PyT_wLKTam+YRfv+73T4f73;XU}IpvT5@#
zuC~`Fo}7<SO`UXFIP>b!Q|4JcXRn{WzF|_qT1Cyc$bX)1^4zxgK2Y%Z-8n(>_T;Xk
z-7NgfxxbjU7|xn*_eibjlX3F7J9bS5)qQUTmi~+X*UhkTmh^}E{hzr*?Dm*>So#`i
z?)h>3k-?QWRV!Y^C5ssc#bnqN2E|G>n~C$+x7E&Io~UdU(S5o_xP0z=d%m{YIrAHZ
z-p*+LuQWw4%H-;ydpm`dmA9w=U|OB+^F2*OsyWr-#@shST>n-pzIoh`tp1SeUu2HC
z*uMwIxA?}tZ}MHQ`Suy_u6I1{PVbe>mHMBF?fX%XnQP|G_?dBLXYj}7@RhkO*F(z_
zpCl-JXt3D1TAzD)Oo+i*zcik|Tp{zW8gsw8wt>mKWA*7DYn;@*mO7aPN*0x;XqWv<
z<Cf$1VSRDEwBcjh)76{r6(vRI$v%qSnzcdu^yJf9_kKHMsbYRbdCITubEl5%{yY1B
z{`!Yo{(rk}B+DegaYJ*P<DImJvM=LjRzA<?W?Wh(@cVAi)U(Hyy^*uoEWWAI^Pyn$
zicZHPN~boiU*uQAvEXWW#PUmtJ&QaHeD6%ZX!ywGWv$5Cy;lVzg}#1uFugHd*IMW0
z6iEZaOV{dt@9~{0y)NwPhKL83PAe%_h|FFZ*;OtSenkAaQ{+qkOS}uhO%E+RvBu8w
zmUq`P`^3+mFRO81O>*^K8c@O5)pA!ptI0@W=US7?I*fcfG-4W+4u30gm^-cX_Wpm1
zne9`G4=@YbnXE_@OM4~Q8D?=@)OwECyxCPIb1!<|E<W0%Dwkn8MNG6$*VI^i<}|sh
z(bCy7KJSj``#P6XxtRHi%Yn#1!=9%cr&nFvtd;-i|Eoypr(Hr9C;NFWKhi62@32zE
z-o)r-MQBH<Agh+FAlt5}<M;L6TeRP*t*e`;v@%m?<y8?4uk#mj-gFdr+sZ63=SaEM
zGx^-Xk~0^JPldJ|-B8%MuA5<j;pqp@B&^CCoVOb9na7f4lBT_G|7<J&0{3*jgBOaA
z+z`zV$$7ITlJm;%%JaD!YT_S6&ULuPzNUBHKe>Z#65p@Y&6IBW&TxB`q;muB@$DDa
z@We{w-kEtT{lvGP)b<?>cV;g37kSK6JY#l!)!pZ{57e_YWhWf6&tCY|uIhis<*+r=
zr{2;sTyter&9|jDd$onCPPfUuUAI4`Bma<Q$Lu?=*(Dw%3aQMtY?#sz>Ro<N)BM$g
z|7IR(MyCa`<L}&m$X8{MI`fc+K!Ed%V)X^gIWNqY>INSCB0q7@O6m4T$F9t>;!#`h
z^-ySC<?Ap_Znk^;Hhy!D_-KYGs0h8v{VFqw<IHmY!yUh;AFzG3%58z%CiVyI`qL~w
zemvX9d8FQE`y%@dUV_3C`Mu<v9`;6gT-zI&+4X+Xt|x`v68j%)D9Ky6VPkd5mQvdc
zS)*;N`q?I5*rK-|nNs_8i_vDYu%NpMH_AE^cbw<#EM&Tp+<GqA;n3&*avvABEQ)v_
zCEw#S<I=sI|5o0sxx3Z#P3Ex~Gmd3fAJqPK++}6+5=$x3!%jc8-F$l7rOrIg>|D@x
zxryu4#DZgQ_X`&l85YOqz0=e)?!5A)^p;2RYW2AOR|h^W>$<`@t(&>ZbIE7Vv`=3z
zH>Z7n!u96io6P}fRUC(R&hF9M#&#yxfAuq!ILpVU_pIACPyT(n;R}(AOJAn$le@$F
zb^YqI|J)xx_3rw(T<vy8+6F~tvqSPr3_?zpJt--uGt-@DBX>aUyn@VEnVmPT<rQ@C
z2=%^AUjD1qo^3`Q<Kp;*t`0FDu81zv-}%<U+=uaML&%!;y(bxi*#8P|c+a-!ob=vX
zS!>**D*xVnx#O#<7taN*63u79ude-3nzLKw{kgZ>CvyMQU6FKjes;P+Yeu+)pVGB>
z$%jS@kL$~+*yY&rHt|hdytQSQk#^8Onf?OCNv1pQ?rLDTTPb`azKqi-GDwwKFI4%+
zpSvd2nry+#C;kakR$)}pT{Ac2hN0gC<xAPetGRyP&Ad55P<8RUr*TtnERXtF_xZ5R
zgKq*(>wAiVR0><qomY8Y>0csg`*oi3rk1i0#ph=aKR)N}oNRTH?a=SEXBr;&ckNpI
z=u<!#FKe@P_wyV6(@lIjuOFH#@Nf5(xd)E=@P6wsOquq7?JJ!w_b>B(raJp4L^7YQ
z+Q7JgQETJ(IC*;&mk3T~&6eG|H&*>H*)(;|DaALp|2}GTwR^HD{ojRIAJ%PGSmFDN
zPyffMHG2h&t=KdJlZ&<**2LdPeEgT!=nIdIZrY|(MjX6Met%M4T@4Mo*vGOazlXcv
zsm`_Eo2BP@6!NH?J^E>B{iEt{#Su(iA8x%2h)})D<#O!jnduB?zJIV1{}JaHs3_BU
z(@gL3+j4b<=dly45A5&x;&eS*#9KGu^n|ku9v`p$yfUo);bETUHMV!}MYLbv_4e);
z$s*gSyoG`XT2D{D_?Pod)6&~Q$0ta4UFnPHKPcF@(?RhTYu=~1E^P(9=J|8ZwqEi-
zW~uO(k1I!0^Tf=VcTzp>8R@?N9$mL!shf|KqWi6)7k!t?e$C#)x>uyXfJ?_R=);z?
zZ*Dl*Hmn!nuU|GzK$!8b<4yO3o)25roR}YC(lh&tN9Wg!fC-bl88u{n->Q2y+5gdV
z$@17a@&+4u%bof^Dc%l`n7B()faT7o^o_yOh4#k$jjipknQ&e)P~?q>_R>p7cHC_f
z(ofo!e}CTEgFcL0?943{H%%B1u>33flC?4Jv7oUW&qn9Jd%ihxrZwBo-1bmSf%BZa
z@JEKsYsCkXIhVB<9}7t?|9R@S;r}j~<D2hn6MuQ?#c?JnCcR4w6K<?)&8Ylw`UdMg
zj+F=JzvM|;*f>?FK{=q}n3!>~#fQjw>Gzyk1q)<b=S<|}PCDB6-{jkt$+`vYr~FH1
zeO}A-S?I`l|K3aDkC!f;z0rqn`+<-P+j||}^dDPk`!8gn8n^rftG=LRyzAJ_rp~>-
zN_qc`pN<c?CGWR?i?!jC&Wo0P6|~HQ)$Hz>lO9W#HJMNL`o(v>DO2M1j9IgL;{PvF
z*E%1n|NGzGJvYv{MxCw_nm3!9<<>g)ZO0paYue1493fWTd01TX$I<1UItiyWY)S;a
z8EB^OFAoZxsiZVBz_hqM^sn##_tPv6tczQEJZ7%L{Ag?SiDzXr*gEX?sj)g&ntk1?
zeSU`WOqMlMQn_s2&FHyXBP(>E<2}pyIW`l%_1^Pc-zMmLZK}!Y1GgV<etGV-M9zxi
zD^<_NJllDyLODu$i}P8_y%DkAv!69<`4@`!|6X!Fbp4%0{gJt1e{XNP&LOp6&5No$
z)>);Co)<I+KD(YWeb48rLw1$idu&b4SZoiPKl5VOSHIKCHqBjj!p-KwC8rApk0Oh-
zI(^m`E3Dl0Qs6?{!tE>8EqXp_f|jCc$hvpSF7NyNra^7zr&|8HS$?cpPDKZElCCJs
z(%i=vX>r`@XxU1hRR_85$f&=ccJjy}^D`CaCmPhQ{q;}%sFaS8#GIDxc?q4&mihN9
z&spx-BDi&1oH$GBv<-PTc}o`lTCb{@s;ngU;=}Z9muE~*>9kFGy+(qA!SejBgNs<h
zI6t<YIS^N6zazq9b3?$Xi&v9M+qX^N^zoIj>-+xc$BQ?4a^EyQu)X-r@vmeu|3>ln
zlI@e3trkDld;FF4_4l;a^bDJIoIOW>E#0$F{N3A&X35+|2YVZy2Qh40wDECA0;^_J
z)xs@jFD>k0v%h!zp~LhE{EvD3r<knQ;5~BmzVWn01qMZjRX3ZS-`6Rbp`1K(#;5kX
zcPIRHeHN80sULgOcGs+Bo7hzTbbQh5*|KHr^$)TevL#pR%@aR9UHEhLqJRyb5+?}r
z81f{G2wBT<xt^b*zUJ(lio&CUoL^r~+`sF-?e}ZvBu-uU%#%0WsAZ}{wz}B)Ne0XF
zXO$i;Qt6EIGTy>IkIA|6yM#hONP8~#4e7o;@4ZYf|M$07UnZ<xso<EG{P_IshzAT-
zVw*SSJ8al|x5f9!oZOl5hrjQ;CtcBh(@V3iP@7?8hJ^X8)@!|mH{(`c4-h*n-GAm+
z(Dx@cic&R_S}AFt7lnz;OcGnLIzxa*bVb{p!kvE_me|Iwsm;<AS);pTL6uaV!GnqY
z(|Rh)9=?kGr7+7QrL3~1d39Ulhl+oWJDp=+&OPzuE9aS&_LJBRUR}7x_<sE~y9;&q
zWd%8o9{X$};`YumqPj0Tw#G)_=zWc6t1LD>4-7qQx{`Cv8~$_eiyZE5`DnRy;Z94g
zz$FX13hzHuGnwxo6Mmn;!I*8^$BK*A1>cy97G9a&dQ@{tOUjbG{xyc;b}nj%LPb-5
zyD87Ml<U!9dn48^k(jVwNWb9lLc=`&pA0j~<$2bgTw-=W-n2ifVv^AFnKMP^RN1&S
zJWze>aFT06#QR0R|F6;c(Dz{Z4vvkPP5amD{Ea9K$&8-Fc>VRQzYUo+zH3|WKI^YM
zUl23trF?kW-O_C?zjUmQs>M|Do=|2oSM`5ce&xxYV7>KQQyf=lnVS4dyE=1~M`MK1
zmlx)##^O5;N*q)8l;*#HZ{0%6u*vh|4j%UXVLoYxY}}>=(|5B=c6>>0jWW7p$7ag+
zL%qqgEF*BiT>iXumwitNG(9lX;0;^3bk&kah9{Q9F=RRJIG}O;W~xLlN66kaQ+5kw
z39{LA?k=D8V?}3disRxNucvHuw03OzKAB;s_{A_*`6f}pmN(xt-acEeSo-%e$H$QN
zCyztcynJ-H{Os-bMi$c!Z7ewcw)kiNbvCvA)j#G{PyPLZoB3bjq$iq9eosW%Ufep*
z$sF31+j4Hwi@i_G{aGGa#~zrqw)uok{o;*#-e_$ToXd7=eaUx@7M67(>_*B<*?QHM
z&vic>`FKjfvQ;|OGyhp6eYwMM%C2ttE)|(OLKepVrlfW-9NHyvciFw@5U2Itafj<T
z_ivJ~?Q(uqbobv&y?GurDKh^VJ_ThwTeaebcvM?i{f+8Mn}bKA^qzmz-lnawD#g(K
z>h@cUnM$4S`7PgaMB-{zaZpE~)PK93F}D~eO9~l0G1M}8=C%5b?~*;cw*9zf`R%n=
z;>GKG6BpN<=2K2ysWByjLwoP~IW@_54nC8<+9qmsBAK;d*&^+GS(VqO8n()sNHFd%
zTUm2xyU3zad+ymLdNKumN~awSIAUK-^LinZ`1JDK<!@KtYW^77YiD?#<@X%}OT93I
z3Uia_*I#rzj-FZ{F*#(@y&DHUADaA%iDA~UnTOQULOW_=|Hz*I-f~Dd$j0OY%VQql
zO@8v*bnkHrpWRs0GF4=fwDS~hdkeQS5h5-7bpA)bRf%g|_e<34l;@4+#Zi0DE!Nw=
zf|se}{f~1xF(%Vng0q7*?D#h$Y*Rtwj|#iVpI$82I8^v^&4e3=)c8y~?45VKXE1$s
z`Pl8Hi}pU8_3{5HKEc^m6*^_hTpMaH-S&1kv1#L!|DwElnJ3#s=ElWVbZ}QC{y#YB
zQ7X%o<7*Q_P8&9?vozrIxvmm+*!YsjDPwEH=)wa%itZujON~7pe;#%V$i8Ot-9b!g
z#|;ghRkdomGuTyD+bs6eb2a?`cA?CZKJVJqub+FZSJhZ3@i?f@-OYe6xNrIOY5MPq
zbrcWHE&O`tm<n&m@8Xr8HE&-msQK>WxGrPQj<n{5s$W$P%YRtEy6(HMz#^WK=rSwc
zNiWa;wK(@+W9LncsQ2#EHBUc1@sjQ1gMGqo@l#%vESRHGQO8`-S3bEk=D)*JQQwe@
zfAR!kgkI&QGH{>&-J<lX+T&3E{x{_=uh+ecyz(KQ>H6n~=Eff-#P9WViBI2l>4(pb
z-G#v}C8BRliWv@Ue7`Wa<JrXx{*P083bw3i*uN>^o`lI_q2ssRUwz=y@>q4gP4v!%
zf^FvS%F8u0w#?V5vF6V{W6!f%!PCO&U)uMywu}p5A0+G-oNf`c-;t-WWk)V!MDy+D
z$@V5%55zU}jV89n&xroL&^XR$`<@*dMd{vE&hO_ecKO0xA-`a;*^DesXXoF-(a}=B
z7!0nm-!#nfyz`*IM#;CJ+-%Fvcc-15_$LYEy<T%`^5>{+c@HMYKe-&V;a2RVqThK+
zPxmIw&RX*=LVQBaRrR7`-_1o4Pe1yvIk&Rj;G}`Up6n|cK`W9w&(D0pHOuv&wtXPa
KThnWECjbBj<L;dR
literal 0
HcmV?d00001
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_eth_crc_rem.v b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_eth_crc_rem.v
new file mode 100644
index 0000000000000000000000000000000000000000..e2b84cf1cdad51ae957dbdf0598f95e5387a4f39
GIT binary patch
literal 10048
zcmeAco}<skz`{`0pCTyFZ)<agLI2s~|DP|$F1J}fgSpQ#|6Px#_=dI3iThZ%9QNK^
zzweXlyuUB9{tB+z!(t<{&e`wRdmfJ>t#1p>IqV;)?%(A(tL#nUg}Ikj7hQegu;O8U
z>LD>x+i2xuS0B%8TJksfgpQYR<FTfR$BV_EoVj;SEW^)lswnUI36^u8hqP4ppSq|s
z>+eq)sYJEHChuMuHKvf%)sho8ttl`)ydYkL<1MS|PT{-Ldfv>c*!zUhW&WdCA2*5|
zVEo-Gxca)!cc(|TCu*;2>|Y(n%6p%A>$Ew=&9>V@<k+IVoe*)_s{hY$wX!oKt6yjj
z`@C6E*5ay<8828pWRU-NZ0@pvU}=~5#@s8qPt%`W_kQwe>YZ6H)@fxPn91S1YTXfa
zV<EqdyO;f&_C{5YX+@2F(-IYn<GVb~nC>5V$5A(V|CP7v^?omt-^p#Xf@509Wdmt_
z7KwcmwbhrG?vpOqTvK>UxRGi41i4>%{#Q4iiQ*Bo`|lSiaad79IHVvw;^&8h+jail
zwqGnTMcUQw;Au`C+w{e6XZ`tibi%Q;KIOXm*;x-1HBWG-{Sw@^!;+V40{2R`*wbPG
zF(;k1oEy}hocpR2tp4B8ctXU)-7$=EY?pJkiSHBDlXv{z@XF?Jkz$gRwRYcXmZwJ(
zrxhm~l+Bu$pa0fLrO9;%!_k@B?`HJbd|7#|eh*j1Hw~4eN14>_etZ40R&m>$H>pB(
zDQ#;07VKwu7suE9{hx8G`SA|6qFrV;uT4nkG^~1VCF^FzFOpT%y=y1$jLPzJ(laHP
zt|u}dSdy#zyzZm#GU>SI7rFUVO%itBxMMM8&(^o8LR*@{Y;U?<>R9xBmr|I_S*-<P
zd-gU2E4J)E|H(5=R!OAmhTs1ShOhP%)cPkRPxNZ^m=?(0P#5v|evZOK9f>o((fiC?
zEL@h_cgeJ!z5cTzU7;dYFFUnN`am1M(Bc2nj`&X8B*q|h@~`Rc;@wlyPvpLN(cg1)
zRg&70tB>v7)+>veRn^zd+f;JXGm}koo8arY_a9B&CG$6UD$jrByqw4{UB}H*CM(Tu
z(f;u3uoG8Cy!anEb%A4Trux#kcg}qI!}nxiWqr)l+?UHXeqGjom`U%y3^#vr--A7(
zhtmX>DnB#w*VK~|6G*tE8K5YjV0v87CiI|&)mMiX+Zqmc*QqAd3yA;N@JS%*k+RvA
zYyTQMKHt_m)YKE>?YosVb@!QxuM#eptu38DYt11Ulfqxl3hS?2GfPkPnBw3TuC?TZ
z&DL9Tt5;+uKbZe*+0L5HS6QCESSc&^=DWBJOM;|iV~04CiN^HLJN{<3`AHqTJ%h#S
zF-J#h@{JD{s<t?2a^2v2)bqP&ww2TU(k~f@n>R5k3fMRr<g87OUch8HdCsb9NB8d%
z5zH<6XEn>W;oFtnQ@Um>7p}b7x~NB-P27?#{q?;?Pudo)mI$2t^<=nVl$MZ#`Zx1^
z+#6>e(NZ`z(afDcuUfp>*k_~kX0?OGvR6bF>s>suqj6@m#E&nvr&@GxGPlh5IR9;%
zw)E`sb-(1!Ib^+9k-%;-O*HZB?-rHEe;@Jt`g^iPFJt53Pcu$6NL_oW{86f@;Q<-`
zMF~yMrZW7xz5PYat%f*vvz-+jlS<k*2>zbB>-0a(1r}Z#9tagiC9HYySEFOqtTNM<
z+SKF6suu@~zIj;VHOIHia^3nHXD+K)JB#QPG93HuBbcs!`pMVWMZOch1j^rZ<oxCN
zrTx(<Yo}bzh-p9e+>6;hr%UR@g}=2M_U;!ywrzr|j{f}1sVDzN$^0<dmmk#4@FH%e
zs%7@${Xduf4AAq6mpZX_$1}$>O16q0H_YUy(A>4-<ct~XdQbP;yh{uG)yj5Z+vW1m
zhTSjz6v>^R6{<gJ!G1qG_KHo#!O~kIo_|?2F^!v})aQo&f<@C8`?vTnYD+o8%jbFe
z#V>xJE$)ZJH^j6R-gh{DiMw*m?cAC3a^|u<$*((-El?M~<NbuIQ>_|5OixouD!M3r
z&`<mARA+_M+&piI*&%-t_=Eo^{<v`Y!1suQA9Um=?A+&i!g-d+wY=h!)s9>0zvvv0
z@mb-p{japE)C2b&3E81PHuib-C4W2@@#V=6ar5ktJC?q7E%xs(dT>kXS09g-;N^~v
zPqpO>e*1mv7IMsvm^=S?$zGc{-BWM%4s$=XEiit?|M%EkUnPN6bHANFvu;z`@!0-P
zZ+e^=Z}G{VsEpgTf8CwOd&AToEvx5qb+~Q*u4k@aX!pdg&7EK4-npxnHm-i=Ui8RM
zbjbnt#%~M$GqwL^vU;dy6|8)}w7Y%2&(Dgt(>Lvz%X_OjLp?V<T=QUc>S6cy7P+5K
zEV*uCkUQsqP;B7;t896{J?pOt8$Z*rT6^%B-U{V(xvRp$e^2hpn|OhF@2eA<64{yT
zyi)&c@3?;uT`RLH{IBB!UFl1nQ!^sAep@zqYx|MoHujncDes*$g#scMo-atf9lvL8
zVZ`NylU^ninefm0wO=c7rN8Xu_s?cBPRz}g=HWOyN#3AR;^B*a(}i1Ovn8jT=}Var
zVItU2Kk;P7vG3YDch?>}swA`fn#>i|G~d6wHaoqLU+MTM?j3WT`|A5lACvV>!X?@m
z5|^}B{n^OLTySLf?8hk?{kmcwSZ35FX;i<LXXDH)PSV)G*J!xMQEjurp-ZzCE$hq|
zFVhX(y!j_vS(KmvV+`}F!Y7wg>b4ln$u{1l<+Ykyid}Bw?|Vk_%TykoEn4JmF#Udo
zS{a|}fd#XfUMPrPwwib^P%z5HOoHQY$R#&*q20?hPg*NVZMvW_^`H6Sj(bI03&k}S
zZ}`QwSUGLllFe6do!T5{W+{B-vtQKN<EHo6to-iANH!!irbbCUynZLD?c}qH3C9$_
z#Qj^j_hhfF-sC{{Dzzz+lU*i#NPFdOCQ|d?>|*%?w-4?ror~UF-_t*_YgXW#c^{fz
z{LFpoTjb4qL6eF1m-f=Lu?=?(b00H_Fwd*G5~`XdG|98|eR0eljyV29GM&42w6|Qz
zwr5|l_Jxpu#-$GVqahc}7U>z~`*)caFL02$|8@Q;M~-PlY+pZrZ`{+mrCg0c;;7e>
zx~w0MOckQ`^@;~6Bwbm1RHkxj$<M0xHfDj&ZK1b0&piJ5X}V{#_$0?f9i9^(dzdcz
z+;Q8o_)6(It+PRe!7@zG-zjFT;&rQf`1z^rLu1LJxPl|UM8$Xa^4#D0$*<u<u-4SQ
zCpQ1n_-(7tKjDF%T{YL{sbPi_qZe$J(7n9Huts9b!MLmy%~MWS^t1J?vHX4f|Jvr2
zN1UT8T9?*-xODm1u8?0<kM2}Y<P?6m>{q+a)bH^}!VXk<<}C7?R{!Jo%DpGgSa}zk
zW$nnx6zKh}dBWWJU54n16kVGc+?Su4e~xClW`6o))N4iEMx`L<Tct-zuNqum78U;V
zX?VcnKF8}bZ>mjeJLbWje)_Y04%_L=J?A53C%rZ_JG(ySkbiBYbasa4{I+dxA1u}T
z7FR3lcb}ngc5ciiWBu1IezwK)E<c!Fq@%ruWn$hpjx%#UvH5CjiqG3JM=)Ad>R1Ao
z;fHf|y74U=s=T`YFBH3fxVR`Ro3FvoZNs!JOBQEFy|`lCuM;mj>+M_bLmQUO=WWo~
z>(tmEJ++@z@7TkK50)p#$h=(oFK6RlBl+xreA)F}OHSlJb+BHy#9Pqn7b82D@@}<a
zH@4FP_Wo;67=4+g=DO1{Q@!F(?dro#za<qn{EGe1eS?MfiPo}rPv$TO1@j2L{HPuv
z7{50s$$0sZ8*)y`+&tdTRTq8Tp1<PVKbuq8Gv#j{w5eXS|6y6wT%()n#&2cCw@mWA
z`}ItP&jlN!<OsQQorf0`FeU}=h>lvh&9^nyy4N_%MlyAl<-&l3vkP|ay2`sYnA2{y
zZob*!?wdJFJ_~-@vF*dRqyMw+S;#K?G$%^@a>Ew>Czt2Go%Jt$<3i51BZfUkwx5&p
z>xenvw(9hhnL$_U3wOrvO8Rl-LcU3uTit{$=W3$LHYIXR+AUD#o7a)R&LDJ;NwoA>
z(0qmk6Bo_Ws(cXpp;_0cr1-*tNk137lD&TD$eMXIT{e98{puE8T`3f({&yi$Tgl0$
zt-HDN150DlrwLT-i_reIAb6pNTSIlyz3n?sH&1nRdVc!b@jKDxC(Uc5Pv<)-T>iJg
z_2$)d&9e*_|3Bq0vXWZ6-d192o>FO2f~CORhd2J@%yfAEm22~A*W_ZZGl9RGkKDN*
z+I#2ugT>G6m#*UY*^m->U_HCOkr?~u7@c$0;z1nUd%|T7>OOsXV1@;o{I&T$b>@{C
zXBrnAYkK&|UCrM{lsWH!(T59VSr+b+<rCec?wmU3k$Zf{!tSgatye8CDczrz`$Nst
zZPu*W@AX`#?g{tJW?jD~n1|83B6QEQ0}6}UPB5?dt&y9>7aq*kFK_>_fPvGbW%GxI
z<=af6s-M^k@QHsCv;Jbt_{%5DadpMVGI{oUpK?Sc4NLCc?X_)d-t2Vcs)~_Ix#Qkl
z3U>cDzhL&8`80d)i(lH`3tjf*3EeP!J<V<Yk^NQ9LObLnCgg2>dDG~Bv%Kd2U!T<c
zgio^-FV5b5czM5U`}wA@#)FGxc)1taFLVEPHSnb|&qj_-&t*i!rr*6=!}QT%_0kiQ
z9~-@WaJ_NfbtdPkH`Y6vv){61D>LQf|9F&@+NbS4qdslgnLA3e0&d=o+T>fpo__b<
zVez0Ff_|Qt56Z@!cP`(m&>9$Ockki-f5(3=DK7Nxy5;mJ?!k1)ZG1~FH&t20o_MeH
zCTx9YNNMEClN+iWlns^ZcBC*ReER3aa%|O<)#pBEN|zn*>w58Zb|Ooj%L!2)524h*
zcfD3l5`8UYWK|`ebX5G{yZbgO1`o84yRmQm6wm$Y`ni{z(v)L7TldOOH+s^)Az@*&
zjp1a~xki5tbJna4PwYJ?(qoXlJ9hWCDFTmHrxaC*ep4*#`LciNk*lWc5%vOdvWqg(
z+KZdKHgKxjZIFwo+_T8iZDVEg{NtORwB6ztda!IYN6Z4JuRMR%J)Rc5d9>n^cJlL<
z#~we_KRB%V&aixH)C{@1?}QTERN}7`u-cw*m^S4p*D>ddZ#qtAoL}|ZWLEW+E!*aY
zWJllgyJd9Tb7$+N)4lH>)o``;hh37M`n7DrRD&y~3;kyndL8mNyVLtE^sZ0U2GgAy
zqF+;m<+kVg@f!2K$ti#1`SMqZvU2Vk%MbS*I6g08Hb2U9+w+~K=VVD+X4jGl(T|q5
zn5^E|Fr#p9_nw5epZsio%eyD-tKakHZ0*6DHg8j}?@#~Cn`>O|@hYQTVL8J~t+-jt
zcb8-uKACY!+-6(XpYwi>72aQ~WzE;rdCuFDeJSo$Sl5zXtJFyxU6J>_bVT%;yULn;
zLpqnMFLl~<a@+T+IgQsg1<rZ<`&H;Gp_#mQmuJsnd-I`UR_ugnY#08SZ)1IwCbGeg
z<xa!)64#wu7$Z+@zd1+E;f=1-yLY#E-(0J^@96ZtB5e~xp`cTFP;|hhE7kQ9r$Uxp
z@jH-Upe%U#g+kE$o{767mosX|di~Ru`*h~N|Fzd4e-FI)EU<d+_OKQ0j4Rd$BorrP
zH3u7g%$d3Jx<`Oy)3K6C{{4abHqT-(a`~t8U3cZjCuIly?Y}S5vhMLX-Iw}iTX9s*
zN>{VGP=m#~K3vMrC$=lDaJ&2Jd3JSi^y06s?^p9Bsm#B9WA|3)bGC*z^lsc}c)RD?
zwl<4NGmYzlZ8)}G&RV)Z!2JJow!~W;YKqe$Ic1Wvm!Du-%XGnIF6+;Q@>%Z~Vh`Kr
z2x^L*=2#hgf1a_uv940K-1SKeYq;mNi0)|IXvA`)**ahb|0`Vsy<^8NHcfJBnIE*l
zoO_Ga1+^WKhfnT*aO3`_Q+qYpzcM|!{6g+Ut*K(IW7IJ{55~VGpY(!j`g{vD-%jH;
zZSfYbp8m&Ox!BY?J1=hU+%O%VFCEQ}S`|C4_Fj5@_4Jyx{D0MLrmMP55WTj~z@gyg
zd;Y0+&wb1InA;K5&Uos{k4fKWoSrH_<425Qy(Z7RS*+archeotF4&-O<8bdD3C5E8
zs0mw^Fn!p*J!_5JO7?x8^^E@awR|tRA5UB#6Swd;b4PL3A;yHog2hD|8a*G?Ui@08
zc+&KW=&BG49S8q_`S<f~A9$J(Gx<_U-V}$0tN%GItLHPif0|XO>uspHgWP;;>-@6i
zdYfhhJGdOw-6K<M(a!2~_eA#Xne9JU``M-*;#@WRP=$oj1CLp<KZQKFuQScPB(vvA
zbh7jnAExrc<ENkby7)cbwe4zTV)QEqtGW7WmwsQHn)!U{kDyomGRLjAN-Bn|KX8i4
z<=?3vQ(l@cjh<^RA#Up{of|vLlq>UpJ=63Uo2}LIOYP@O*r;#2zr<2$p^(gj)HRYq
z?>78@r8lGZFFQ}rw5iE?C*33yHf~k2|0S=n@BM^64enl{<5xAFCEG8$`zw@JdgHgX
zOx03bKAd?GTO2R>J?2n3`^TFyMX{`^6Q=nb)!12)Z`81Mr%ke5bx*2pYRnI>d4UyI
zmmiz@`^(Gw%yO-LRfqcLRbQU-RzZ@z#@pG+HdS%w-Ovd_Tw58>vra#HQR%q1qDc$)
z%g?7Q*4-~W<h)yc(V61OOg}AOl<d?~;(UB$<{{N>-=-yMKQ~G$(vxH}ZtUVz+kLF~
z`HI3=|E&x5v`$L9t$(a%$0Pw8#odc$FUbC~EtjV`m#I8yW(Hrv3$<0tO_TYYZ4Sz<
zy0&!cx$l3X59FTgbTHdnl(UXaB)PwQm%<y~3$qtaI^D(@EV{}rm(Ae+)^opdX0lCO
z(6cpk*~<HV3<3w27rbG2X?>czm*e-2EAF<_qHp~3WM7vi-zCPfM@&iL!-`33)x6&Y
zZ&5q^#N?G>+AU{C;VA9qo$6MxaT5dPnpG>k)VWi(p6`0HxjpxU%NxDw16{3Oh3-$i
zU%zu^&h9@<9CvRheP0yhY^<*TD#)aX`>^GC8ScM1EW9D%J%2yf)XIifWCa|$`L6V>
z{PY0+sx2o}4}X|HJE25Kw7*$!)(nN`mWKJ!*=tL@CZ=d#^ZImV#+F4#xphoqwB4h3
ze4Ti#D2_Am^eTUgwKM;(T2XY<A!h4`pS=E!>&o^U>l<fJx%A~@=g;d?=k#bD4ASh?
zeI@<7Ihgyuu$b-4<!APAesBD>`o${8`JKBXzN}v@t&*cRCt$~vVmYpTpXXiX-SPg?
zCHdJ$TZ$LIo!L|PY1!%5JJ-y6v(GN}z0?U0R`w9NcNcnIx7AAWi*lT`?E92+%)Df|
zhCq=g$4&Dud7ZD~g1E*0+?Q)9U47FwWY03MFI|j3*JyQcl)b-k)3M58N=^E+wCP@P
zMO@d640#1lH#NqITwUyUa&iw()>^Z&-CCN>5l?UZwg2+=*bX_~H8T%qSUIOnsV-*t
zz~+#);M2`Dvwo~vA9VkEyt8QgR?p@4rK9Q&h}}D$XmgmSNz@@U_|^IcYvt~%=P;(1
zMO}V(`CNj;w#Y@>8l41YbiUhCs6PF||7S0Iud8?TTwc&wr?$@FJqM5OkA}5e^|C+O
zmcLUi=`=d<>XStK)i_aC^{!o4W^nacdVer`_q|VDtKc!;_tz4lX~&K4$9rh1N2RI6
z_!*v#uy9`UF28Zd>GU)G-?>aec6v>3GIjlOugK@jji8#w%U{BZoM-P5)KTYqebZ*i
z!r32g{C3(KBkwUg&wWS4d^vHxD#x28c9DL*H$&`=Z2oz1ZEEE)VyG+il=9l(_L$vQ
zB5c2oMEI>a6P2WG8MDGunC|l_oO><Qdd#b4#*8_aw!G?Kay)cj_w?FDvWxd$Z;-Lc
z<UAg#EH%$8q%!M3UG(R+&lxL?OTVZsx&B=vsPyaHK%;!QCI`z|Yp=!5eZEw7-<(;A
zNp>tRmYCm(SbsN??ekwA<N3ZRbs0<fvkIPtOy{jl>)dIr*0{Owl$!CsTger<J2t*D
zscP)Lp%?J;(WLkbH{!nXtngz`Shdyr{^glRU+rs8RNwtSPKHDC!M)^ij`NO7VkJa`
zd0B&Ze><bmzR*cYy*)vFMR(fTmu)hs%S9Lbim5Ep{9DIVuPA<V4S#8*j_j=olg#TM
z2#D3HF}xN1zyEh-ORiwJbwf&F#8dg)uX>xx;yfhx#>Q71WA}QSZ*-x(K{TdivrUj)
ztHcw<U)|cDo2!E?Pd#_gGuC-o_dI=%bpO=Xd-wHBp7+N0U^?@n9K)IZH`Z92Yc5M*
z53SvxFQT>Os`5q2u>aS&V?T8r>CVxPXf8_q85@56TltC48z%P0_<i{D?*#L~@6j%o
zT<31u@O#stM-P(A1SRiDSH|u?$$6h&Krl6Q!?7&c`3D^Id{djQI`|dcp5<2fewNmM
zpGPP6uD8G6;`mozTH)NUUl+K}Y_hiDJ-G85OIc-NX-2Nmzf&S1N;z^KQ$EOUuvsM2
z!E(bnGv#UZF`YFpVzRbfVD0MqAl`3%dzalRr`dt8KJczv%(y+|O1j;tb)Wh(=jbHt
zX)V3W6<WlaYqfYnO}XyXTdtEo&(kiR5PBdr`ERJ}Y?o;}X3Vruzw{^aVak3XZ_dMV
zi^_L*J959hxu-F<v3R1xA=caM^A`Vpda=Yf<7D?UtBWySJy))$$Av2_RQ!~5f3>w0
z(_;A*!Uadpamwr8zOepeNBS4(M~{y`DZc!^VA+-}g|Aw_8S#iP%zUogXH}|yY^wPd
z1OGp{9Nrg$82V$^JeXK{^{9eJz<w>~1KPR$z3!Tga=pC2SC+h!+}(L_#@5XJl}r3|
zzR%GRatfP2v*5hh`@i|Tp9KW(Dtx@G-PmpQ<I>wRy(%X~Vj>hxp6%7PvPhGQJ%1!W
z?04>gJ#XKeUb&Zg(Viu~aPf-wE{eKgjr^azcJBXQIxGC&y{kK>T+$QP6YEQT+_}?u
z&fkZ>=ghGXXD((~$#A9na?`VG>SxNIq&d4u*dBiMT>kg#`XZSJT+jBL6#QqkGqjnl
z$Ra9%BUD~q`F_Kp8wcN=epp!YAZ7FAfPz&|ZXcW}V7uQ_N;i1TzMg<cn>U(9XVSj>
zxjE5$v&+?&^LZ-o7ThUaVlBCOqO72EOKc4P{<qPk3#`*M1kF!Q+I95RY^R-Eu2C0M
zQ_eg26)!kAIij{s`kvlg)s&P8^W8r_KP}4spe^Yrd)Af<o(BcqY%zHK;9rBw*<|^`
zm(Tw6%yqx8P^fuEHPbW!7e=lv)dknCeGvRBz4BrAzSV#3GOp{Ixy~s6>i5HK)xt|}
z?9Gt3`MIfDaj*0GjQ58k-mzrapYM~b)81dUv%GoEYvVV27R@x+ux2gOhA5+(Y0IO;
zKP~Fj4m<n0qcC|Dr_z5L28XPmDPBLBBc})byW5*m?w_|#YFTdMY>(rPPCa=E6SYpy
zPT0H0xcu!L?Nc*bo*taS{rGE>`-2a;TYfDM;t9BKb7`^Eg&hZvR#txbQ2l&L>*CGt
zmah4+E7^&m>c4{C!rgkCE?X^RNSzz@qB!D_Tv*@Vf(yBOGG1+Jo^N9zq`Q*)^HN5>
z)*B`wMe+qZ)}7fjwXD6$m+R+k>xz$?46VfPNA52+_W%AwPv~)g#EluQS(QKZ{(G`~
zQ2$hLc<bi)%;*;y4{EohHr&=)6vsLBw8Bi2G_lY&(-$+k)2}<fVUmuYZtwbg!=cU$
zx%EA1>IK{`wN(e}yT93=-pv}b%~jL?^QyS6%e>ifL4Lwr>5MOvKD?IH)G|9%aohMt
z&wBH|`AZVMNBo?&QvbwH$=}mG``N=wL{k5sb724FGPB@uVQ-w=ceM|@E;9xjulW)B
zOzE~wpCf}Bx2(v*jIfN|-G>j>2A{djV(Gs~X~xriduIN!wp>*2Qj@$cc*WE^f`9#g
zMDuhd{G4cX=mzJ9?iKeq8043oICSCVn(ceO|BF>xCh4GG#<iclHD^s4cei23zOBB+
zQ|~F8Y+e-MtMq??otlAPrTLKz-q2GMTsgkq_iwdpnRtw~^dyhbl}xL1@zeH+FS@Fr
z<vdNlXos|r`i3GAm%rI5jGm9|#MgY7d7!uGF#mj|GiEXk@<pX~i_S0Umd`lx;C|s(
z@k2|`OmVlV+N|2O_}|YKWxk1aa@_N~!+rLv$Su>|+#B<1RayAMsLzuu?!3~xfA#mT
zCp>q!Dz6<ptLnipb$OSK_l<wSzh`}X+Rm^{?zX+ip~K1jci$ZEYh5EPm6kH=#{b!|
z7J+BfqV?x*zBy0k$-NWdpZBerd5`A-ckS+%pH4lRx?AW$uA?=-!jesA-))@DoZ0;?
z&+VnDJzr<pmam#R=YQq0#b*l^nqKi-$GiB;>tI#sV_q)PBK5vT$-M8lpf_{ZqlWBe
zck!_I_J@={D!+2!GOPc4;nlkEw6{;x?sM%l_j<hG;?#}W9XrZxMXr5O_0I9|=kJQ&
z&FP=NM6S2t&aRm6|MwgZwKrVkTh6yh`uJtHySKU`v&CLGdG?uKX)c;2z3S168%Mnt
zRKMMMvPC&#-RjN7!42lyGW^&Np3YAd)pLDxbIZ^9p@$o_IA4c<(b~gyDd2xm(El~(
zm%Q_0-*W!)9`h@I`9%K;HMn08x7z%4?a^)?hOiB}vUSTZ=dSQ$?2<8f-n>u#+Y5n7
zanW6>PUVtTE29~^k1qVGwo%aF_SA`6*FP(7ZSI}_t0?sU()p}&Wp)~y%*wWSGoSJ0
zye$`I<cccjob|iAvfALl|2eleJU^_-Hn$}=^<2h@dkQ}uCcgTa)4iv(F~?(ljB-Ho
z)g_TVew{{!tE}SgPky<wI(nU^`3)!G16qqz7u+qMv(K=1L$XQHI+b1XraXyBytQh}
z@vs-q<Zm2*(f;9CyN>x=b)j``2Ukh_&i=itdRsnQ(SL85a^8QDOglB#u3Gu?dSIN^
z-Ie)_nak|Ihu7}Z-0wM&YgXoifT*?)QIAfRdpT_V?c&8&<MaE_J-r2u8GnSfF*99_
zer(PcyF7ZwhLc)b_D`DZ__*ZZ%?YA!H@#85wmwmt)kh;F@{sRx!&y49If?QUZO&RM
zEy&5+-{kJTHf-@h4Smxq)01z?-F+3B@jgkp@rz76N6%SrfhG3y{%2iV>{+UM<Jal7
zIca}hML%e6^*+B?v3-*a=QXY))6`B@#c#NH%;S#q!S=}Gv!|bAnR&$jSHKY!iL;9u
z?&oXwzPijhRn_5Au=kqf!N$uz{M{4NVR!PM^gm6`%@5nE|GWvXJ@SKTT0+JW-7d}u
zhd2x0is}y=TX}-TJ=pgA{o!dI^>eX$fSwj#^|`q^m*qG-w`Np{*|Q${bmV0DCzIO?
zZaGvv(h~LlI&~?Z)Wz`9%-c_sJyTD4DF&Z9tLOYd+wj@+HES!FPVfJEW;%c6BZ)^>
zPbu<RiB;&FHP~Fq&%u0eqhP?gB;MZ>Y%ck!<+FC(;cPo@yf!&m-l6h9G*e4m#L0Bi
z8I{ROA9yZJb)9)Jhx@Lu(xkkS*lAqs{Cl^oWtexQg;!y+;+f(PAGamWTe#MKGDDc(
z-*q!Mm+@Gy_x;7YDm+AL&rJujl;7NaGj=lYZSd2ZzuoI+N_$%V{J%v@3w<ZuU$pLu
zjjc}Rf5$ahdmnw<dwk>ENY<APE2ez8?yTBsDf#C0Wi4NC0qgzCLz=%$I~3@0xO$%S
zcK%Kovz4_;i#{JVsO*?u@GItw>B_R644-cc<+5^u=P$@_|8mw|OtA3z;qHzlcK!2H
zriO->iNEaHac$#^Zwgr<%X_viDx1LSd&Owy<(wrI6V?UgIBg6%WmWan_ZH{OB)9i9
zR`%Cc9y0iGw0VZkF}dHfK2Mm;ZnWJsd&|ZraUz*NHAMS(*Umfqd@Hk<`Q%J5DejB6
z`wysC-rlI)WAS(841IqN!Fw`&LQYerbz8nyIUC~hb4n>=stv1`<&&PZ0(R#gRql_^
z+FpL2;f&F&<Ln_0|0<VPh5TH#anq%3r(Ie%IKMc|cjWXgL$94W)u-E^thS!*dd)XV
zf2Cvc<O_{+C6E3VzUH(qh@Fr7#E$#wkrQ{%^vk&5f1a;y_6fObzCKG*O@2*ee)NKC
zWzUtENtt!FHy+2mHsANKj!Uqt;q`>wSHnYHw@Mz>t9lyJm?>Poi9L0~mc6naJCCIN
zd&l#eJLd4qr*H3UX%}#|y?(+w^4j%+X)5{t`dt0<=W)ewhx1RZFRgy__(W(c?+&5-
z1Wl2%*4_U;Y~c!d@u1&~^|y%N4z)v%Cnrj8Oh0Y*F0?@Z!oi|QnbzXy$6tQ79R1bc
zxcdCM^10oYwy3cAh4$qa-=CxV*uh1>Au{=l(TT2;Wu2^CE4Ige7IVzL^!d``-$5}m
z?VdjinE2>r>3b>BPb<3%KUR6|TEdwA@1GuH>)|_dtQ)NYmU}Lk;#0q`%kQ>Sv2KNF
z`)%&^s}4Pja=3lUw&{g>-kgP}-+3yP?f-cEWAoNC;=FuCpD&(tU2(crskCO|vl$1D
zvlwpMe{xaW&f~>bZ?Nn46>7Bj*B!U3crQAGVe^H)NnHy340|V3#u^wu+{olUtFVvz
z{pTGSS8X)6?WkIE+)=9T)9pv@`qSTY?-vkMRc2pxK}2y$p2v@j*i+W+<*tveToEmH
zPoK>v>?C5b?9Q7ggY-v@$19)ZTHLE#|N73Vx|bZR3&o6g9}QN|^=6vLIw3k${-!st
zsP<JaJ1&d#pGFJcyDeCLhD9t$k<C$j^@mj&Z#?(<S`~!&%<$iJ{*v~YAd`Ei)fhTo
zMX7C7;NN{J^S^4x>-bYAHPUN)gSS^?ZvE{%gC%xz1WzDez=el))xs{;itHJuqnAo4
z_%uwawy*s1G+8-pL8;mz@%)$ns-FE7dwF2;{+B)JaZ9D*lHO^q&TN?(&y>Y4e`ZOC
zOB8?Mu0xvFx(%;+i}arK39r<aUsZPeTuh5%?>ZyaZ12P>rG0ZEd9I$dSoZiAV{h<}
zPFa?TR+?F}9?cKtS#J1TZo0O>jnlk||5iu8m%QW2s#GTa_m|7eAJ1B~FTK-T?(+QP
zi>f5cSI3>3LPYZBUru-^cyxd1$?o4=GJ4lJ+FNU!!h};#B|WJ(`f!6=CPK1UQsud~
zaPzAfOSWoP8nxKj-#u_giK*YTWJ>0SQlXF1CqFSZzH0G)?CzT5`Qm-5hyF7Izom(+
zXSQ}$IM1nF=DvGdi$}~O_tXTPC*n$JuASF=cyulq|GvZW!FZ+K+?XAK1#@0q-x}$0
z;;e+V9E*<m5jDj~UK?IT*_AIBRir%MxrJeG_L?Q7v$U0NbM;L6skmp;#aZ)m>#sEW
z2ZyGY>a)x`y;vki{>d~G>$x@_1su<RCG7mSP1;n>^D*=Os|)va+4N@?&Es}YzO!a(
zq-Xzc8S8tKQ%$EFxVGUOTWktnq`hv&1M4VJS+7pJ#}_W@b^ofC%j~-J^v*ni?_1`5
zT`4x-qt8*q%`3w7yGc#O)p$pRIThi5=lg$HZ=_`JwM*A&o^^lAo7&l%R_qWE+juJf
zqNOuG_t&IbTJrBKm)S1+eb(^pMl+#LCj2qSnnQm0Ygyg;9Jwn-&bTvuI`6XVNYev+
zFP?HJJG?KL;=~@h;jQhho@JSTACxaQzVC3H>F@v0LXOIsqb>K1jGUf4=bxoydg;j4
z+JLAS%XgmP)2}besm)xoeS+6|0h=SW&ot*c6kc`e5@k7dnZd>&-bbv`v*uH7-QF*;
zE3#)KPrdKxzlbx$Vp&YaSJ|5;XQzhv8Nb*5GyhTR)5Nv!9faEC{xtkN82xDTkvtjA
r%fE$|@?3eC_*=%YcJ|YSRtg$^e-yMOa*lf4Q1B{CUi3b-s<ICNDmi7y
literal 0
HcmV?d00001
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_eth_frame_decoder.ocp b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_eth_frame_decoder.ocp
new file mode 100644
index 0000000000000000000000000000000000000000..17a1760b25301429e4329982fbad61b6e64662e9
GIT binary patch
literal 1064
zcmeAco}<skz`{`0pCTyFZ)<agLI2s~|DP|$F1J}fgSpQ#|6Px#_=dI3iThZ%9QNK^
zzweXlyuUB9{tB+z!(t<{&e`wRdmfJ>t#1p>IqV;)?%(A(tL#nUg}Ikj7hQegu;O8U
z>LD>x+i2xuS0B%8TJksfgpQYR<FTfR$BV_EoVj;SEW^)lswnUI36^u8hqP4ppSq|s
z>+eq)sYJEHChuMuHKvf%)sho8ttl`)ydYkL<1MS|PT{-Ldfv>c_}6{Rlv!Tq71yDR
z<I;EcGcw&yIkR+&OJ?Hn4XbDFjhn?5`D5{Q|BDrx&mzj@PtU9WVp-d(wAd<cm(B0j
zOJBO>ujZK07QB~djn2V4+xc%#+re&p#Pd^}jDk?-q4m$6H3Z0pi^d(vNm$XTR=#a7
zzZHwv8~#^H74Pe;4oYsW@@C>%pf<zn%#TH<!}kgCpEsQzm}9=+bk`>BdJeq~u3uUo
zZf@T{FFHK!z4)RWZutqD4J&jdq7)u?wH0w%aj7$=opRPs;X9hn_AAwB>YBWNEx9a7
z30XG-jvRc%QC7I_wc@W^?(6H*;^I<orq3$ydVkrc|EWDg@|qCIE9|~Iyi1Q?S*_97
zd*Nr?{Qunkb$^l`FIo1q$x2rD@SgZHAK$;axXQ4xi|_1=jiNU@=TtHKc3*e#=i+x=
zD}Od_e`oQ*gY_r2wp;(n`WSR{U0Co-CYz{#o>J?kyI-6)vud%t-NWZWxhoEJ&OcJ+
zpK-y+u+im4Zr&<WwZ~<-T)*xr_a1!GdTQCM5SiIGKdC7(nHsbD$^~EL)b+mg(%|sA
zC*6W7DFQpBrdU;MP(84NeS^W*Tm2P_r!S6kiJj>v=hYgpB6f0C-VAroZ$6&{u5$Ok
z-+5>itMbKTOK-SnC$cWsGS|O(-K8IApXK(Zx&0}ay1Z6UyLzU?Y*p^%u_51QSJ)k^
zerId^ziR4ra~0XyyaC&n&3arG`qf<jF6$B{jcHeS3z(z7|BHU`X~vD+6*Ik-wr|&~
znDWg-V{hQJXi=wM5{Fb5Z#>=}Yt?$L(dqe>-|=@p+54#4JgIr<p~Svjv(~q8N`LvT
zOWcp&ez$$|tmD<Jzno#L^W-XQ*h^{@E1zz5FJyP#*Z-rpD@B!O?fFut6;`rgZ=7#4
zaNL=6xBqy4d9h5dm94MM3-yVowH5b<{uZ9_Chgz_o~HAWBJp;wf4#erDC!)%;qY3|
zZJU&~-!uJJl=4>C*Yi#C=KP;4Y<=D(+EqP1BUy0&&)*5ElDWsDJ@!vjyqWN=*e5S=
z;w|oD$*r@tE?=Cx=udjfLJt?;`=^d%_^l|mTW+4~aPhuve6Z2`59jQptUK@5$R;i~
zX=G4rh;w9}aO2s^guP7D4owsPWYG3fSU5%9N9ybC1(~OpsZ5=|FLA&33D++#F3#Kf
k{e_cA{;OhX4j#c4sRau^3U8QpKfE;IyPW@lYNKLa0RKS?fdBvi
literal 0
HcmV?d00001
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_eth_frame_decoder.v b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_eth_frame_decoder.v
new file mode 100644
index 0000000000000000000000000000000000000000..6fe24bcb43a18b272a97c3d0d8c1079f20fe9e8e
GIT binary patch
literal 61056
zcmeAco}<skz`{`0pCTyFZ)<agLI2s~|DP|$F1J}fgSpQ#|6Px#_=dI3iThZ%9QNK^
zzweXlyuUB9{tB+z!(t<{&e`wRdmfJ>t#1p>IqV;)?%(A(tL#nUg}Ikj7hQegu;O8U
z>LD>x+i2xuS0B%8TJksfgpQYR<FTfR$BV_EoVj;SEW^)lswnUI36^u8hqP4ppSq|s
z>+eq)sYJEHChuMuHKvf%)sho8ttl`)ydYkL<1MS|PT{-Ldfv>c*!zUhW&WdCA2*5|
zVEo-Gxca)!cc(|TCu*;2>|Y(n%6p%A>$Ew=&9>V@<k+IVoe*)_s{hY$wX!oKt6yjj
z`@C6E*5ay<8828pWRU-NZ0@pvU}=~5#@s8qPt%`W_kQwe>YZ6H)@fxPn91S1YTXfa
zV<EqdyO;f&_C{5YX+@2F(-IYn<GVb~nC>5V$5A(V|CP7v^?omt-^p#Xf@509Wdmt_
z7KwcmwbhrG?vpOqTvK>UxRGi41i4>%{#Q4iiQ*Bo`|lSiaad79IHVvw;^&8h+jail
zwqGnTMcUQw;Au`C+w{e6XZ`tibi%Q;KIOXm*;x-1HBWG-{Sw@^!;+V40{2R`*wbPG
zF(;k1oEy}hocpR2tp4B8ctXU)-7$=EY?pJkiSHBDlXv{z@XF?Jkz$gRwRYcXmZwJ(
zrxhm~l+Bu$pa0fLrO9;%!_k@B?`HJbd|7#|eh*j1Hw~4eN14>_etZ40R&m>$H>pB(
zDQ#;07VKwu7suE9{hx8G`SA|6qFrV;uT4nkG^~1VCF^FzFOpT%y=y1$jLPzJ(laHP
zt|u}dSdy#zyzZm#GU>SI7rFUVO%itBxMMM8&(^o8LR*@{Y;U?<>R9xBmr|I_S*-<P
zd-gU2E4J)E|H(5=R!OAmhTs1ShOhP%)cPkRPxNZ^m=?(0P#5v|evZOK9f>o((fiC?
zEL@h_cgeJ!z5cTzU7;dYFFUnN`am1M(Bc2nj`&X8B*q|h@~`Rc;@wlyPvpLN(cg1)
zRg&70tB>v7)+>veRn^zd+f;JXGm}koo8arY_a9B&CG$6UD$jrByqw4{UB}H*CM(Tu
z(f;u3uoG8Cy!anEb%A4Trux#kcg}qI!}nxiWqr)l+?UHXeqGjom`U%y3^#vr--A7(
zhtmX>DnB#w*VK~|6G*tE8K5YjV0v87CiI|&)mMiX+Zqmc*QqAd3yA;N@JS%*k+RvA
zYyTQMKHt_m)YKE>?YosVb@!QxuM#eptu38DYt11Ulfqxl3hS?2GfPkPnBw3TuC?TZ
z&DL9Tt5;+uKbZe*+0L5HS6QCESSc&^=DWBJOM;|iV~04CiN^HLJN|CBRa+Tfd+KI(
zvWe85*Ol^m-1kqrxW3+&<@fwtQ~%ppi~5QW{`~qil(W^nfVH)&KekDFvSDICuz>m>
z|BS$%K&F51?2|Z7Yu`LAY&Y$r@~hSbH80qfFg?*sxOe&D&wc7k%{ldERD3FSN~tX~
zyuF6`$e}3SDXUgI@xOhz>uSSywaUYuZ$n+@iOTgfy;!e*;l7{eRJKKokKfeHe$MO4
zz&y)5EAO(R+aoyxV_A#S8|qG5JbxbY;O*1m;=ZtaAJ0sy?>l!`xwEE4Mr^EQ`OcsA
z#+FUQdHW61K(kkUb&s<q`q{1R^K-wz|F`5}(TB^4uFji|yItNGH0#E%SiNmkJGdYI
z+xOmTuj!FzrgpoS#ImdHB#wUyJ3D1c_l}qAc0ZWb{`1+hJ%_yVu0Bp(*BbWeL-Rt;
z5Z=1{JzqanTP!{DFezwnMZBwQ*@u>yjg!`;oG6>5@ob9nnm6u`<4>|zy>t8F;qO0D
zvgQA++Z!y;m{m9bTDZ^r;1WfRPgmC$1a_xtsZKoLzvSIfU-?+^_oC%KN6iZMw60c~
zw7vY2*N+z(H)m~Mo7Db)meuAXMQ_3@z0~=?KU&@KsnyN5bmgVS<okKg@^?K>k~_D3
z$Le?X9JN1!KSi#X`YdPKk}a`mml}3&6cS%7_O$s}@zezzKP}^5?`7{jy|g?v{B-;0
zIsS!wD(j{vv-y4EHR?Bt;_Li5A>${TeZ;%RPde@^O{)3oQFXUez&OXgkmJ0I-TE0P
z9CmZw@8p;AduF&=#aQ-p?1yB<>vogEE^x|Bm>pw1q4$2@!3$CIbA_Iq%>O7RV9lz`
zXIr*6qhY~*mqkVXy2mchn5BF?_Mh_lG_Tx+JWp?}UK5@1G)3%U-r?)Ib8Kdt^JRu`
ztaX189Vec#`G03(@xDcjJNKryRPIb%e5Y{1Znpr{T%S&!yYE{K-}i~l?GU{p-+qzj
zM(o_bx4nF(bmz0C9#nSCl)to;``}5zmHbBko)*}pY5tYDv{PCwvFGfb<qmEctUY(@
z=l?I;`s;OC*%F@Z8Ara!tF^vkb<bwzh_EeDb+6tv_voDmkC^)m3%vO~lf})A5<@lK
z1^rd9y73_Q{lry$Z-1ZsvfG@Qv8N~O$-dHdUW4V|R=hpkEp+VoJhp}d6My;5$<aF5
zKbQNgoyq%kwfj#vs7#u!`1(_H+LR2@$udqqk6z|0{`GVHruECuADQ^HVCLk+=_|LI
z&D@^w=%m;=rT^;Ivt6ePwQTB%I_I8pEq&*VT|YF`Io1a!yL9MoJ7XFja6&k_H!H53
zC!lM_yi0#SzBpE-?wl#AbhFa%eQwr1BkNlSI7Ibwed_uWuguOcu$Z#ArnMp6RpX`o
zbA~B>Jg<!3xA@&rz0O@{ve{!}@`DVkhip9u3ivj02g})Xi8*v6JuBZe=T^m?*&Ch&
z?Pl;x-{JdlR%-y~kAiorBSI3)t8bo4nts^idxSvt`q24t36b|wo@51TdDZkZU%uj(
z?I3Q}@y8@!)t(Of=X-koIep50b2BGtPfqRj!uNOnAIqP#$*6PT(iO{F`cHZ2-#GpF
zBl}O|*E|=>Z6Xo^HI!F<^8Np9MY`wvV1wXFIjyyKT@Su{`9!<;)Tb+Nr@TrMSSoXC
zvcu`X@@dyu%L-TNzU7x^$*U;%7u9<}&dA8f=96$&@D{eaIX@q-FSa`>_*&*3>n9=o
zr1UpCP3?DS{h7r0Rr>f`*=g@@<xJPyYc6WrQChMt>4~r3q>|~^4({B&D(y{XY?$xO
zPgAbHyL7(R^w`B)c_~k_)6eY+xv?v3WpLF;Yqg3Jk?9#r=D9d&8w&Q!XOi6>m;37d
zqk_eskDlNDqUiUcQ;VBcm*#XChMm~X(Iffv?sM@5<GULlT>CyPcjnD!f8vyXYJ^yS
z=U>@lrpdz{{lkTYb9ThkIcM6PXIjQ;b>&&C_{?a#z5bQ#|EJ+xx0UU$Eq$=CA!f-*
zj=m)uzQw+*Pj(8n5xubE{gee~<z`l#)RW)z;ruV{twF3MlU9a$O1FlJm8hPc7p>;A
zSm?x={9jM6<jwoU%b2j|&QqT&a=JE+?+xcMZ2u)|`|i=UpMlFhKJzVb;pxpWaXe_9
zl#_I+!zb?36>hc9xqH91U3o9g9KB~vv+!GIg%dy2Rb}{`=5F!6#P%v8vg6c4rZ;V=
zPq-^~uT{ERCq3^wn{*|!^?hqo_f);NA8x%D_<6`7Gt}a)+2bp+c0o%o&S0C>*X!Nb
zHaBWpgz%EBcjnX@of4@ovu_MPbwKNW`?(h!hbA;Hn-l)dqsF@b`4&U5ckNYdAJhLY
zzrXFA!`km+PS*_HrC8lulGnFd<L|u7?lHl2htHRP`#7&v$g`yLf}BtR*Ju5w0+*M~
z`^>-1N%Uv;qFEIt%b#cbUih@}WuNAQb8gS)Cd7Z6G&%apC&qW{S8adhWf$02;<QiV
zYun<|qn8?6HCtUI_uX`UYBGayp~l&+{a&8j#tY9rbNjv0L{rJ<v+cEsaY=XUJ7lvm
zQ%^4BY0GbszB&0z$tDAl*G`_2Y(FQ4?2TNLv(b8{QGDFR%vlyfzc>PK{_2?fXuhsj
zk~XL5Y3+qSFL-uc+k5=orJ{por#3&{R^I;p+BEU27i<;2&E21!^-;EK*Y|q`x%aNk
z)PC+Z_cA}{La|v1Dq88)bKg6JCkL~H2Wcv4_8K)=+<LI#|8$AZjV-T2R@kKLoXIxs
z%rvP<+4vze<x|Ls)XA$RE1G$@*RHW;JbE`u&cXO#%hZ()|9iKroSAm|=G%i(BI0IS
zjnX_tOM>Gfjz1B3ylz`qq5Hf2l?@Nxzu&%2ed0;J|7;15mp{<{C{=dvI*;6mmph+7
zSoP<ySCi_}BUiHO(`WuRSXO`SQqk5!@A&7gTJ-DN(q$|{&stoCjbDmg%v>F<zU0iU
z3wiSMo#WT+*YIrlBy>+t_&C>jyLmj~wP$N)&di-Mt=;g}jp_?l;<0zP$W5xqpS|Xv
z#op>8v6mym<64>+obEq*^u~UL^zMoTuTxi9lcvtL+J7asb>gb{zIr<k$HV#eeV$}(
zi(7d#tCV%#{hf{9*?EE=<**h8ead2)6};*4v18Jl0&n+9|G5<3v3}mM?~mAiuly(-
zyVlW3VCEs6<_9N_yxvv+xhsD91dAOdi3gcaPciyrn|P0JL3_mZ%l<dmjoO|}P7qi5
z-5phM<k-8&OGyjnA9=V;bov#(k7gF1-LItIoNa&aPu90m-JFu>(`Qo7UQ@ryxXR}K
zj>Pvn+qQgnpS)mOnd9~Qn_jc?vTxeJEVrfMlZ?aHGljBcB2o7~-RyMF)L(yN<rYQH
zTY`Ud&K7?Wxnz3(qUnSKdnAv`L`?kd^+!sy&fow4pVYP+-2V(0{W)8$pK<YC&#p5I
z-1nwQ+<jx_5_Dss@p;wO{?f(qmn`c$+q#Os#&Z?Robog^zN+H<tm1o;{+vdKW1f2}
zE^p>g7yN#Fr#t8A`7bpM4j9UGeNt~Ro8q9c^N=sYUH)|cm%fo);tQ7RuxagPKW_Ys
zE67*R*#51K*3CMR=LOA-SwHf8KKX=g+_`(LkDvX^bw@9*5IlIpe=|qST-lwqv2Ph~
z8Gm2NRq890|6lS<$g;k<ZEE}l*YCwj9=SS2c79#)k3~Ow4_({d)w1i&E5(BulR2il
zJZayO!m4O2R9@Fx@#oBq12fyz!up*|KLk$LVW2E9!Qp{>2cwF_-WW-{jc;y;7~kPO
zGuI=u%{QfaWqX)nh3b(R%l3*j?>@|?E#JOu^G@z~haSzJ&CZ99Pc>)1(5AX`#iKRs
z9S7Oh3f$aq)Tln)%X#<nV`fLPPWbJ0dZQSXf8BIjsezaCMD1xuH7~qw`Obaz=Dcg?
z&egMJ*_21t2D8Z8328rnapG^3tKX3r^^R#m4)S@cQ=@hirX@VjzL)pPM5FD*W3CIo
zI(rUEY=}Q!WxJ{KM$!A&LkDd;WAAnP2i@Cs+`BG-EvVu_pWpk)`?Z%d0(tj6waScl
z&(2BTxZwn+;+#|O?XJ9vU08SVpw<S>7OqZ>$Ia(D-uyi*#&E28-oa05s!LQY&nlhi
zT$ugnH}6Ulud9>pSIW*8`4qMAS;tXT-wigW_O4}7IHqpIS)V;6+@svlNKw<w-+J06
z(YfLwUyaR5-QB-Q&0neDz_#LBpL&OMr}3So0(_eM6{<n{TrAg?23*_MGUx5Bt4kK&
z$!obZhqrOf)P0LLw#H4n%pc~uQ!ZY5w~9;ASFN{+!CZb#3qoCbx5Y>l>BZdGIF&`D
z+;SfCS7QZX<IDFMvSbhYzX-j=u!zgpQb+G#!jgm52Qnt7>}x;P@%7~CpefVt%Jbim
zd38nQ*~~wC+dnT~x^?F#2K%<kOMMYc9wCy(oN{X?ZuxClt=joP>*~XVRYF(#+TQHz
zmQDV+#rezpuWo9wCpkL4cB?dP>{%=tw`an<Uh$?S3$!b5mn>Vpmfz5jYtfZ0=hgh@
zNy-<@kN&u9yXBl-r8O-57f((+A?f;5FXr;UGUY9CW)CzMbUgSI8P%Vzt-sEKpSiDe
zV(0U#meX=($`!HlI4pMB8FSRxA!Yjk*H6~FSGhc&DY%JS$1y^~&o}jLnd|1<-Y3&1
zzw|t`;y=6e7xU_zg-3h~<tw;f=jpxbmpZ6A!`)P3g22<tdA;**ue8j&a<utxqZ`NE
zzfYd#pX0n-GkbcQfw@)8t_@-B|2j9?oohJab~i~W^4<1DC*rCyX8Rf#?YS3ocKP&2
z7JL(G($4BvcE4U@?rbIDp?~7Rg)3$j;ej_L*ZXYYG4@DE$au<-q#>c|7qj_N>8|Io
zGS0=BSMGP+{<rkJ^X=p}+dptEkM_##UMBV9%t|p0|5cWaEs@5@w8fSQ=gB>GV}57T
z^TYXr-!7*VsZzGnua6~U%KZMao$cDQ_{1BYug|X9Kc9bQcKAx}6GoLwR=eh|Z`pj*
z;@|mCuB-Kv!W)zJ8-BIBGqdKPa^;d2c|2L%=Z%BQOQu$)o{rHMS#^9(uwUuYJD;mn
z3$<PJ=gkq`Y8$`np^DtYRrBWAru^Z(@sqvoLk#EPrB$*%Qax<(#d_NgO}%=FZCca}
zpV({9GZP*LY~$5)@m$}!-sIQR!d3;(o}bq|O@bIoA|8AeFOc8wzh}Ot?HL25%0)Nd
zeT)72PV4<c?t_cujebmgS`eFBc2?Q%QEdRX(hoDU<k!yY)9h3pE3;)Cdhl_}jC=j9
z+_R6&+vs!3arLY@ZYMu4=8HM={#C2Mb&*x4-e+Bxn!&Qi#=w&|sPm5K!5#*ylsyOk
zhwk0^Jg1_|NZUzBZTb55skbN1jboa_<2=97V9tt*iL4V_mU=DeJR)qpK<|%`_xF3D
zjkT6ysp2Qvj?Vr1?D=<**eb3IR!?7TEa(fYujY6gFiq_AG^v_ZHJ(R0r0#uu`s~zC
zH<8V4F-zSyAN}jTCy8Zl-65X)Li?j`D#mO+Z`HZ?e%ZN&ih}zdU*})!>>Q-uHS4_2
zU7Kqvj4O4s441xQoT~8g$xN}7_1ZIMsr;IAJ^u6Vlt-?d&n71)Rr(sTskpPR;AHIM
zwF=timcRD?L%YqIS^Q5UA0Kr(=c>~GeaYW!MUy47c6MB}X*#m+zpl==Tf7&(g}f1Z
zT3K9s#IuDldCQgr<xMfC4|Cjj^z!o0Syz5fWV1hiIQr7<2{QH%wmy(P_Cm^JYTQze
z<taSdzMAc7YCGnf$kudK^<uwY@03=71v$ZYR=wz-X<Bhtu<Y|23)MYRHMK&2Upef&
zk#Sgx>FIj*>ry>)FK*jo5#AG|-<$t>)4#-8x1D`8Y^&-OFFZc^`<sSolKqv#-==){
zdT(oxl)c3RLDxk)r~7^1T*al4VWh4Z$T!2sXan!sNh?-xOx_W?-P^V%{(JYK)4GY4
zwoO(EXLnv%eRuWb<m}z`+g*RPx=)F{b@oa8<SgZuE!7%Dt$|O^MI7b~5YJm>tH~8#
z^dP28pzdGYy^=YX8vah*Z~j?um*EBbF8-{yrzIE<|2ywoEVcjPT9>KKAF@l-LPC{G
zGt3`Wc-&|{nd!;9@oPVG^6U1;6MjtjcrV6ap4KX{Cw5%1%LKHKaoqj!?3(B_ucShi
zt>WWtZA#*!_-$V{fO&+bPG{gJ0MMe3KK|Jd5eZYbKs{@1L*Mt~2^xU%_@c>sEy$
z`;PPMt)G;8-lXyFIk6&$BdgKc;oVvT2H_4@nOe?0-GZB%Lr)w1iv2s!TVm6N%>R#h
zqyn2<SKZ1@ILvZ2^Yn>hT6#j!;zjr0awTZEPuwf>@Qd<Ywu#+Z+s-e2IrB~AzpWX+
zM9&m4Fx^?>KWWE~6|)bfeG$BMimzkUr3+IZeLX4f($ILKGvy_-Jl~AM6YP@mOnh?E
z5p9e1%+udkQMFU{gy8B_quGIKInFQVg%}C{h@aQcnsfQ}G6B`9lU&C|`d=E({x@IM
z{Ptn)9J&8%C+jNg^;h327V>oU%4y+O-?IFTh`bZ9UEOW9(<|fGoG<;Q?p|BSzwWxv
z**THtw%TmY5`CZ>`M&Ya{1-o!HodlsdbBU-jlaG5oV604HJ-^$vfdF@@%)&or0k2#
zh~|Wg@4i1fK4pf#lFm-&=POtrxb@uQI<2npGwAcFp4REw`yYSVtZ?|#Td501J}XLZ
zO=e8LtePD1(D3;7q&b^fHtlfQURE{n;(^nLoYH>Wz0<s(S(D@5!utX<jdR(|1dd9o
zT{s?WU9|c-gVHGuM-%-UxA*TB)wMT@45=)?epK2??@nKDUcweByC&h>YbVy;T_YM+
z5#dskm9&jVs*g?G!6$D1vZ|!y!|f)#nc;~B@A}QJ3NADGvP9;ceonB>>!jGCo~vg>
zrP>nRPKep3)f66D_VR`~vrweRmc1e;R94UY5fdAcV4fwdTsbF7bmcD9+53B#xc%<_
zDvM~Sh+V$vo#d0F@7y;l&p-JmF7QO6{OW-HpI5%~oTX!s@MT7xlg-<;-(UPW#hW9T
zBbxu;@|#MTZ5ZpKiT=!@bJnd~?)zQCH0af47W-))4;T4pZnV07$MmI%@Xx&^6Xvu9
zd#s)7{QqKNXKB0mSKq>$QzzT&6?TTEE3~;C@jbEQ!u}J9t5SJp#;s~(;=91;E>ZQt
zC!9^fbi&-S;^$0K3PyK)pI9($c+e<kRJQ)1s%rCxn7vzCOsp48Rx|6A)jQ_4EZOs_
zxYje5+SuJZmRIu^$FEvqq;Wx5#j@@7$`g@7GyZPdbF)d)i}yr!NO;?wnX`{6t$3}_
zute)CM=1l-Q%lSK#T&lFYj0kA@}*(^`Ko`b*LobE^2eE5eA1`+63q>VVpErgKe&)3
z?H1Bwu+cYD#)D-?SAGpAKfl)rKVF4JPwEUN&ne_gSDT*k>7%Q%gO81!`$i32p8xKL
zS2Y}rJ9AdQOz}43dpl!8VaFrM3gL@7vb%G)w`DI_YJYcC=a%dc`I-Yi?^ui4$xQ06
z(bC+LYr|(U!<Q%F@RozejD+J4>vTkOow1ErF4bq%#TSv%*v2|1;`KZYnfce3`3dYv
zc*NtoM7@g5VEuXNi)WsuhF4E~wqZfLu<c5fqaR;CxO3fA%jmKz@1L%BmoG5H>L31|
zQfjR6#?bioXC1R04}N^gzh*eI;|&{U&8*O0|Ffn$S=>Lm=2Y^5C-V}8H)n*nsCOR>
zZCxVvHEYA?^ZA!|RtTqmn8v3Pm6#^BYhA=avq{UtH(uDKz+Di#F6OoE9(|ijJ6jYK
z<38*Z=rY`OLA;dV?WMc_9~kf~XS`%}V_)Z2mwL<X|NJJJoW1u^R$$hSPxsCC)UJ`7
zd9~oxC5;VFLe9w5ypx~tq~-gypt<FHO)|x<ylu~Pm?!r6&;w=p=lP8P?oC-(>pGY1
z)AB3#ZZwI6W&7L?UlUZyqHCH|Dr(W%e6L=1rT_Z<!O3}na$4nu_k12Ln9j$w;Fwfs
zX<qH+j8F4C#AclBm@av1a{IhJY3GbOy`L-cO=4OoFL?Ofy`{_2nIBXX`&w4<I6an5
zdc<zE<*vaVKb0Gix1?4XFx`pEpF52yY|FY;UVUK=-6BkLJ(dW>hP$5nZgc+s&F59i
zHg7B55^Js>Yw+vl@wxIRCx}Vh-c(rjm0f0UF~8sa3-6TMqh~oCz25fT^iJ6Uzv~fd
z>w=FO+)^}(SnhDicAf5oZC{t%>C#lW*Wl-z=(u9~JefPG-sknUe>B$GZFF|mm*Q1-
zwcl7S?po7%Sy{TqR{HjBEtB_6)1xm-Jg&U_FzjtDt08BDtm~OGjeB(+Hc2Q?kyNXB
zKOv@7%dyNSV_ME3ABo@l+d?u=&e&@bW$Ku{rkg*c@`$kg>lTlLilWn+V)vwLW)!bd
zS|i5A^>Tx4`eTk&`yNbDyMAH*>B7|KKaDE+|4yIAt{x}UTQX5~qaKsUg>?e%;<N1!
zY$!NtBsGU)@y)BwKP?#QPafW^`?&Im@r@I5xm7nOf0-h%sXrigu47#LZoS)FEei8<
zo;6(gAZMv*X*X5<<NwAJXV(k1Tv%89Pe17D?A7x#FD{-aba=wub3gvcWp~TEF5?Mf
zZ}9U9aNPIsrjvliwp;9Rm316n@4Aahw_I*6>3OlKP9yi*<4Nt7k&BMCYHe%1A5u6`
zY46>dnufp9%VWB<7k01Bofa)u7GZH>x$DleWv;QNiALtvWXonqvKe#hL^mus9<$vy
zU=e@eYwP4gal#H&mg}Nd-2CPfHtn87^qRsZp^6l{x!;STSsy;sSbA}rYvixx^Bu(&
z{bAd&J?-zYZvyM~&2;w2EOPe<J{xnnsb{Gd&%t>+x-8`?_gkm=E)Kb8r@lq0=tNx2
zgAa$FeOeM7x}g4T*1Zl^iRw%BPl63s^FKD(<u7iy>b~6flfIGaXNzXL26$+9)~NfP
z-@D?UPS4u?&hu*d0;erL9BIVX<+sP1KjhcR>I0Xh*>{*Ma{m2pw(7M>AK9(513rDz
z?zp|*Yr-n6sj|6;Dji*Q7>~<N7H?oLx_-P+PX6mG+3F6ppEk<dr(F5*<j8-KDHHE{
z-jTof@lN;6B{sfCqU?nd9;Ak>I-FY4s%Y2D)M1gVz2nvK^Opkl##dT#)LQkgFPI$E
z$+S9LIbY$6aOw)db^oS#881=zQn^GTdE)Im6L&~$JYmtQ7WjJVtqW`CC)CvlF`jIA
zYssbN^xys6Kg%atHYOz-#4m0ytqkpd@*_lKzNx{N?*a9)f2X`|N>w-dnq&KeMY>Nu
zTc&WqsU_2P^YR~Byy42i%g4OZwg;}L+^ZDmxmf?A?IsC7d9|sp?ku{?`F^e|PXafy
zB5(i72D{$@#j|Uk{;6Tzck_5xS&Lo7secKVRBwKH?Hv?QuJeDzCcgQtapf+jC9|LB
ztC?G_bck~<I~^F1@L^-hpZ_dNwrVZvR#klSfzv#3#k5f6!scl`>~EjF+IZOCs(GEz
ztn!&{Y!|XUOt$eH*dyEAw)WatLG7ei!8NYBk<B-cSM<$@n4x{8!n$2)|J(rmw-<Fn
z)qfpf%(=As&Hkkyj+^vt<E>axQJ!ztSoeC%JKsO~9Q|=tm$F^9GU<sKG?qko8Qn7R
zOlMsvJy}3tSJ}6%<*Y9ZwNy{>T;cMQu=_sibhpfl7ia5*-MSB44M|h<X}H*UVSb0@
ztIeu<)4oM-{dG*~<)ottvp8y&=)SZ2{x7~~TCnJu`l;v4?AgE1GF_0qLLl<9Tg|f*
z?~Tu&RyZqgv-P(Uhr>B0k=aVQ)xJMnjxrwLUt+RC*KJPdbK#Oc$IX#m6Bb?9d8T5$
zaC+iy<|9UT*Qzi&G~SjioUS2Vroz|f$SYLcB6pn8UnFQx*M}<#(QBs6;eF?5k(aP&
z(GsKBrY|?=F?@P0vW4|(*&Zi0Tb{tH`|tfS%zaj!s;cNerHQ%QV1>f+264sd!t2`G
z{iN)iMc+TuWBvT;K7)+!`&y-+lm4ps{mcB%_+eU@SecvQ@`dfX9W(#9PLWkS5Mohv
zw(ZX%iL2?JopT%O4qg55`A_n`FI#?S7fqJ^U+K2dp6}#uj$pNaSEo&vk`qyQ{C?57
z7LyCSpC%;t##!x|Iko-M(%yT^mMYZQ)|f}kn)7vn`CgktLe2Mb-5fS0Jr18$d9YM7
zRN1(Xfuq0bpwq3l@zt*PzHi*q)_+^{m|3w^dSIF8uBG92<zdHWa<8AjXu6#BUYL;I
zgaiD&vh&v7*)n(DtmL;-p6cD~`)}{zqP}rc<!h}YTc?ZnhUOfYxo&f{zwDXil^zr2
zE<aNjb=dR%Y4NV2qYHxLFB(3ImzSCUF4dv?jN9|FJ@ZbLExV>zx549^Lidc!d#3-l
zm9Hp%@&0YctwS@e&+urtTF;fM-&LGEJ(#=ff6w0QjT1IIF7wVhYx&=fIlaD%=Q)Gg
zx7Q*@%R5z!-rd<zwPMYgNVeS*Lf$2usQfN_wLp)_(qzAFKtj5jeUspx2Tk9n*fA?S
zUis|p8WjuUqn)inH|i&Q&p2A1xFe;oM94D6&ztMyngwhJ=Vm5vw7SY#*l_vHwK=DQ
zH%z<ZrZjua|F1LNb1`Ub4cn=?^Ki>H=6ptXA4lDsC6oUd-qCw@W$Nv?y4I;HY_hBP
z%@VVGW4B%HI4$<R+DG}%?k_*|T^oyDebP=nwlrhs({=WzAD(5=w!gvo;|X6D&$*1R
zYh1lPsjI8(+RSmi^OMPUpIe*c9#2at<!)0C6FHgQvB2u(*2xOTOWr6<TYts#*7?H9
za|e$+Zfx=NN#0%d@BMPETl+R%RMpM6`1Om$qbEC}qs}xO)4e1Yzn^jCpQ{2~+Zxu-
zk2>K0(D?h@nQwfTMQ+_xzNsnpgp6a+<?#I_p^`fueTgn*@6Rm$wO}%5<H9A~#SwS4
zc79#<^nmTpbaRG;yql{ffBEinZ}a(ct;y{3s<Y<H6Xy#C|5KeK)}N#ON3@i)>G7VY
z{>pZmAFH+}P5SoA<fFnCTh0XqrNWC}Ef&_8G4FLLpX|ry2NETt4+c$J<6b@S(BeM-
zd)&WQCmmX3&gI3G8*`U!O-@V4^%XzwCGdLQ^01#IDj~62NH)u=CqHA(rnUChEo`K&
zo7fnv?XLRveWAv;BDO@=l>K+ulr5K}8UKF55TCB!%WHL$?@`43q%`d?<8>QW2Z?rX
zzhHaP!&;j?rhHfZlm5uPbMlfZQ&!E|B+SLV?Y?xH-r?m&{Vw{qcfR4Dygumv?#J2>
zTZF6bx*U^S70WBKqhy877oL5+k<Xs5Fpw=5+<Q)F)rZMd@kb>;Pg(vdaf8YfzU(~@
z`=osTbv;#n*(z*wW4GAyc2&7pwRfR0_8G$LJ2f-fa&x3pf8Y2MeEiRcBgcNZIB7r4
zEL(r-!;U_ArkC9|%Et;S4$iwVao;>GHJ0!{jLVih<2ig;@{GcZ!c`yTHRiBOwHh;e
z@@MG2JD-xYb7v=4_HvQrRS)?uJ1@w;y6C9Q>P|8C_AN7|&&g+7-;JCk)~4l9oAG?z
zlnHkpC5bBD@8Wl4{JVDEch)VoML#_6Jv-u=<#jhwWNPl_#+@q}rcQTzZc(tC!QS?L
z-PQy9xcc7Te3rHNWpnlRnIfn6{(7|NURls~Yd@taE8E-Z`vhLz&q=I)f4Go=?_AK|
zX1%)_@Al5DKDH%>UGEj6X2;%3Z~ZIHm1Z$!Z+U<I!Rhr$348xvHvE5c$z`VcW}z5^
zUuTsTs+_TD_-cFO)3tcUyEE+Pn(k5WS}O3GZ}v`Szs*s%yH8sw^>~X`aXYQI6n=a0
zslu|ZL(>jT`yyBnJkeT0Ds<y7&AT0ng`dCML}<_CFp=Dq#=_$B+vVEri02#B%GZ@8
z{M-~(xW2qa{*%lW$5l5sF}4VFxh#tK`C+58PoCnX7Ny9L^Req0T(=yZeNtE7ck}7|
zsUH_i;GQN^Ym|TP$M<_n^Z#@0w#(Sy(lafuVB6F`$)=lFt*3bJ*m_`Rc5H{w&#v3u
z#*=vZ_OHsik}I-*mivq~R{#HbUHCYaJNx6-{d#t`##a(HEh%r=Ed09avhm7o{TmzA
z_8D$|$)aiW;9s)Lx?dl52wm9lf94azW%9pPPG#@No5)ZmX?t#q!&i-f^A731>#uG+
znXUPFp4BpWOP+b}k2-Mk{(i-#J7?0_#kz_;;Zwi-y~C~Mzp;@oE>DlU-`IG=76DPy
z8Aie9>-I6VC9q~Zbb9|@=ijf49iP|dEh?LQVwa9tyTQK6iJo)ks+9R}kgr=&_U*Cm
z>U--qy?9qw7QX#l)WXOeYhHMXac&h<arnn<?!8XMz&2wE2S4lb(^t<~?h^i{vCHFQ
zq?ozHm&HrU<~+B3Yh;vDFI?p<b#4xC_6(+%7w@%MU*M|#6{1#@rn$s;5$}HPZKuqQ
z?Av#1pJm}*vYJ!t_y#_OqSI!5SL%<gH9!9Hk5_3+_?NBOEMZ=y74aN8Pl|=hoP**Q
zMK~4hjnY4Og+u>*yu`QvPp>M!E^#|7FZ(RKzGLpWY`vW~K77sOx};Frkym8%w$?c%
z;_sG*QmsF{tIXeMON6PdTV(iSf%C6~5?zV!|0jfI1Y}h8*e~$h=pA^T$+Mt2xTE-j
zdiZ^B>n(m8f4ECNZd~wIc}ZGnS$?y@FY)cRyi6`EJTsGawl$Y;dH(D6l<851R~E0G
z^n<g{u42YxuM_Tyvht=$=UW!;n&o=AvHwp{)J=K)i$+~P&y`!L8LYg&Z|b2Pb=4(J
z540>5*MEB~nfGaWla#Pn-E!;mKRCKp{Sxb)`bQ(ANt8FM_=mL4ruTY#H|$nrkzwX*
zyWtowY5r4Rmho?`yrR7y3xj6Trin2xUOXwBDv-U8XY=a~yfO-(&1Uu;dUZC!+$L_#
z?XxD+Di509V0l}*Z`D`1U-SF;ei=0Bmb<3Ng#2NDbM#C6((hA3{8xQi+8WKfCe`t=
z&fQ5(x!Q~SU!;|+-g&<BnQ?_r!;$S<?IQQju!!YnI`L#@hyBA{(KGc=af(jeaj&}d
z#T3qa65;2C4W=3HI5vCb{4mSFURIMn)%?f)PLmepS#Qw#AhzB9)yoaPUkV7?{8`Pf
zW;Q`OH_6)JNuz1(wo7{q99>R@eC*!x`p{P0GX^cEuQSYh<14W5Lq!N%$*uH0+X?Lp
zy>}`!{69KlU5(S@lNa>Mi-oIp#e`@dW&FS6h0va`J%`S3{2?}TkHB{R12rEWij{k4
zDE2?)kzILb)AdXH^1pmi&O5l+s`j*W>G^v#qW7CMe=L{J36)v7pPzf9+jE`!h7T?*
ze-pQCx42|r{KPB9+m(Z_y8mC6Ay_$QTSr3tk@d^#E=^wY+<(*l)%O1{=}I~N^l&h)
z-gV^qRN1raW&L;WuHQQ2XX-ZvZqrbY+Yy_jRlW1Vyv<HCbFTXomd^Y2W!=N4tCr7s
z5&b|`@5N>}wtj!d?G?d}%F5?=Rd9#Jp0JtKoVJSnz^ADz_D^DuP7Ypac+fJr^0E|H
z-pqtM3RVVhWPZ+FmA&Nina;;@47SS~eWolrvsLH%CEcc(-wy7KD^Lj(>U**0#naU3
z+k?L){pMudTjCp{cD2m=hR2*sZNm3=ANQ(Qux*!Z-jygJE#3#_N6#@8SgR?-+<qhW
z>E`a$We%BZ{uRZ?oxS$X_vE|i%`?{|EnidmJMTQ7|Cjs?HAlXGlGrqJM%wo-Md8<%
zT8_=*t`aI>ZFsA_e0S8$*J7*qQf{Sg&%CASxM%71EuF$PQkPyI32NMQuxH1E)6OUM
z)ySQ5+wIdY8@+AfhMXrC{%pJ&T)p{kMPSqW1vdo`ZV@W!yZK_WySxA2wNC9JatA*w
zZhB)gaqg4a>Wn*^aujnF*5w^$(QOZ4TPLKgcr9}4=UMH`Lf0Gg%YQIAw&v3<pGv`X
zy*GO#pFOf=ydU#mv%P6?Wd7kr4z<GBmp8oFa7tE((fnCOn%Jcof6L>93;v&7<{j`p
z{pXxJ2EuHmRz-TAGi8F}Ih*)yTCH+C{6<uA<>V_)$60>mP5YO-Dn|9c`R)fCt4&N|
z?*|yn=e&JPe{uiI#5W9ETz(rm{41|I`1@j6V8UyTRf5qEf4OSB6W!B0IrZV8HTlhV
zeB&<K>3uPO@i+L{tAs@vrt@NY^X!iG%RPwdEb9#RpLF$M;g1yc1q{cIe$JZzjdy|L
zvh{xb0gql>2zSx@G9m4Q#Qd(Qr`NFrSpW3rl3jQ9ocSdc2fm5oqLuMmuXI>2O?zd2
zZQp7O{xmD@F0bwL1xlOP-fs2(W&S>_wA`+H>aDDA!K)3|7sMs%*>wo*tjM)3QFkrM
z)Lq&;O@ucx=wCxxh0-(CckXUx+on~!{?>QfTDDhjTVAf-i@wKFvc7Wv@5Dx|Ok6)_
za_amU+b5lH>K0^Rlwjsv&T-BB$g=>`X$DPuZmfTrYUFUe`p(^H%Osnhd;W4!`nUDI
zCWlb=Rf`=~AI^1!?b~wL;hE?8r|0;#TOVp{j(K?J+?ihiDl+`?p_k&Xor^Y!evsyP
zwdlB;pGM7rkeSs>LJb0ItZUTMWaO-VW(aWqT%T^!6_!_g_Q=+GEste&`MzG!z7;ab
z@836PTbut2;ssnH1wPB}_v3UhY+Li}<kN7*>9f}_mwmd(GwF*Zx5bR?rfc)Q-FexQ
z8vfen*e_|3EUTLv6)YaGDTnJQObpN3ZJQF$bolPeR}H4oEc;X@n}27XkuooC635@*
z36(b;erz&Pi(Rzi@yo3BtnJ^9roNDoeReWiOee9#t0ctW=8UEwZN8QF7~XqrNjqEf
zMqtB-<R>L3mLHk4_xHD>mNS$L4z1B^o4Fu7&u#DTrG>ks3ZAcBa!0L5gUK(nQRq$H
z*2zr&=jJT%*1MLK=DUie>C&d3^K}KI`K6ES^kTD^_9N-$?~E;TBq#1H%zG*0{fi^?
zZ<d#p?WY>{^^x6?%u7W*|1J<{e|~7Yt)^zwU5}L_^Om$N5>+rM>{u+$ci-hyrJ_gN
ziq(y(PU4&Q@tozAU9ZZ&+s&|0z|;8Jg}1^><e4j;>dX*PyjK?7S^BPimKa}6dx`%3
zO}z`EUd*4-=uslFwK-&0m;Zs?c^^LAXljs{F~6g*HM+c}cyXUiWZ8?psx>#*l#HUa
zSLHA0$g1;MGpBypwhi--6|4yJ?ztf+FynT;PKJMa_VaH?e0A46H;pT;ZmzlYl(BEa
zzBjzD1Q*|IKi%YF{dD)^GSkR2t=HTNkI#5`NJ;QN@03p)=DNIU_{X~7=!V@z-*)?*
zb}v}Wy5y&y?19(^MUOS*&)oajbZ=7c{|qk4FZbmS&a_=RS-YYtLhw1?F&CQ&{fk9T
zOq-TAA?Np!gKvL-TVlW<m3%NI-{OO;^73ErXBytyQe(II+4Z+h%hxi_n5O4ZUVMbD
zDQM5{MAn?^+M>DvOe(%Q!f)7q*p<JU%p>;c!>@<Q9MP|wmmgonH+!pi&8KOOlNMWc
zKTs$N3Un-+8GB^yk{y>??`5u-B`@)st99l-O;x+KFZX`k{`2XzWmcEJ#Yni{|6l*-
zPrlPqSGNgD`<PUIzwc2w<9zu5%dx3VQrl+VS{!YpeB_ju_-;iO-+P%Hy03qWaO8go
zZ=N(|)AV^u*S%d3DN}Ux|CakZm%sa}WnuhwrNY~e=kHYK7fw9m(bZ(PaphE-ty9GE
zcWvse+EcWT_iu=fVhT6!hXpn|cS`fl{$$d%*fPt6<wF^JoZ~lj_jStVD<+njY?HWI
zarpCtYsLSk_nu#yuUR5|rJY4a(`5Ukxc@7wCYBlBnX>Tx_th5d7gsffeh?SyHY#5#
z68mWBZho)pD~e5DEzy=db7R7eElFu*zjgQAG5H_y<olXH<6C}}A<-PU8}Gg~GfY`A
zZ{oR=H&2>;DQTO>ax-i71%vQM%o3q?j@x_L<HFsJ&N49nExf{qS6J#VW34{p%vTa#
zfpc}k+}537VE%LQ!`W45yUZ*N=h~(f&e1NDPcwaU{&)17!%9m9*B8jM3k7(V^QHY_
z55C%CB`Y-f^tT@^l~)U2e@o}8T)(@A`Ofn8_(ktu^NYWE=Py-zUsbgvU18^pAA!<o
zmp^Wcos(ADAKbI*)3bvj%{f0$>ZBxEZP&ffto86|t1bU_c^{=4#UH$GmEWjy$#&DL
zwX)9IX}(|g>`avf=TBDg-0W7DV$s*gsC}wY6{ECCjrU31w#ZE;N6fxSY0m7Jm3&#o
z(5`yL-J%EkX6D^I|6qms_hp+onwCq=lU-SSUe_Qu%wqlfZ#vcv)=@h&%>w4!RG5-}
z^n4HZR<(8K-0V)Y%rTkwTdr)^@2{zbn@*){*}BE+A(Pl@gCO6i)rI+5hNs>f_`(*m
zvM+cVXWHZ?_R5nTqPp)GrOuxA@aop%o${fRC1xfju9_rs>{RHKUuWk3e&@dOx^tuM
zQ6Uc%-Jr~Wm)bh^%xYWOG&8+3V8iP$FL6I52bOY4y~84%TRnta4eSqiR95US%jn}f
zXTS4kSK9pANq_7)?l`313uF*!7h1J__5q>A{c++oRXRGK%_Z-D-rf3bU(DI52}dVI
zXRY8j)=>Mpz&kG{e$w3XR*Txe#fF7>pPhHOvz_S(Y}mzr+OPJroA}%52Rhfkt_s$8
zSh7+4<F;0JQ!#JxD^bob<iE{!%FVpp&l4`PK$PRmuM3lcU8gQkRmu&WZn2~Ce0Nda
zu6@T|Tjox*>k?0V&3e&sK~r4A-%VE%)%m!+pSCSqHN!%T``tC;bBPw3K^(_)u7(;l
z_GT=Ol4Lm>Y2>=)X5@>lk45$7r7RS5uu#3@?sH<zW*1-2vLHXR$p@7@^KZ>m{Pn{n
z>Bj4-Q$KrWuk<LW4wm^o-)pI267RxK*R%KaJoB&@&a=Pp+F?o8tiybPvbWWAJK7$7
zvcB>5gyLoXxK9jR?z`JWHV6kExolj!Eb;Lr2OhZ%$4%IHvzQ}}&6hvA?*9kgomPpt
zxAQdOzBuI{Vd*KEFoh|Jbu!1_q_Vr4rkm`&F|o_)OSy34J~xp?_EGQREB#kna!lVb
zrOZu!tHN{1Zx;V2vz&U^_1p8_%_$AB^Zj0Qom}`+{lT3@S3;JYoA!R$vp!2>Ri0T7
zZqIz$TsyriAoKkxBhld3zc=1g`qvlrF-Y5H-p>EUUK~5*wx?=vEZF`&BVS~OQsH(k
zQN|^+reB-$?fexrr-zERmr|1F`ln6pOzCEIES~7QLOcGn?#%hGH}<_e^XKOBpW<7!
zF6QjX&gaos`9$li(9!DVcd;Ff>pXw9@OJswZ*lv2yDjbqvqgk%dUM*sIl?B#sv-i_
z3RUXo9J%s&{bb`M2gCK&ugg0#@v~i^|L*v6UxogASo~NMdtKwnXUB}+F>_Lamrg(9
z(ZIc9jjfWz`ZUH{ei1B{^Nc3<n7p&Qd3WONv}?A%woU)i^i@?~=w|A*<L_r5d_E~W
z?|{qdSqHLRH#;SNwLERJ{XL7e%$AieO<tH9ecRuf^Y`Ks-zO8^wsE_~-TcXra8Pir
zpy@P8=XE!Z?C$otow8eh`-KCH<-hyg!}|=(B!d$|Dm@;(OjOr<#j;I=iP5e3jBgCD
zXqrRb=C_fn<UTe8%D=8wuirP{p=;`-htu|`ZC^Ui>rb1n!U<co)1{Fn=N0D1sJhxr
z%z7uid~(ZVkLI?d6<JCiQB&u9<T!I*?3L)utL@9rUb3J4^!l@Mx$tH|i|d!Q&#bPh
z_^Gp$pC!cMT)~2WZ{8_ZE(mp)Qfrgwc_VG+P1CyhN3XTz<*nPozueGm)!QdW4g3||
z&K$UCsr$ua`uc5`pRag(dLQSHe;opcSk{F7IIwZ~!Io7g1B@@&Myae)du1O#{gu$2
zWW&Q;A~#Mx{Ohvr_>S&5zgIf!y!KY)qH*2zyyA||bGi(&JM32-{B+1fpx#rm<gjSs
z!WS!q<Lh^s3E2ANTn)^!P6)rh!Mk!&r(EmwUk|LZbbjQQ);auqRMPJn^DXPbHAmGa
z=QrKq(A(Ron6h)Teb@77bME;J+p@$9*B;8aBlAUe;dT9OaaRo2{%_o1A1qvNER~k%
z{&C|!`&$f5Q|dRJ@d{y<Wh?*cpLxlsSkB?V*(W*A%D!yQT>Ln~(Bnv{h?~N_DX-R9
zJE<0%M%?jwv$3K$wZ!ys<CKjnPA_`7I*)0SBCF8jgo}6kE>4Ne>0+PwV6)p^Epg*H
ze>EBZH)b9Ui+Q<C_0AH%3k_b&OFsNbd)TM5=1t}d`OVXon3`1OK74e2<r8PCAE#Fc
zuYGv?mu1-2+KkAJuf0z!S>e$4!ONfH)04&~^@IBY6HjbE9Ax#~f10D#dX-A^b+y**
zp`DKl)=3%NZ{U0X-OK!L>;IZp+hcAi%{lO5r|I4W+p76}BIkV8*mULO^k<T9qC0XQ
z9W42!`*Yjnwk>>WIqQQb`)g+%Qpnx@T2<CS{(|eP_?(2<d-u${TX=V$(Q~;Uhu7tD
z&tG)8?LcSPf4vlym30gOyz_6fbmdJ{bhj+_;n>T+KR3ABH6z2dd%|+IuTka#Le~x0
z)_-~MVS}<(Y+%{e_6M1tUH926d8d;;nW>qVM^wsV){h6<9c+Fwx_&-<y_Nl){!b74
zMaSQ?wLVRF(EsNmKVPcx%`4yJ)I@3xCHOylK396EKk~x2W@hmV2YGI5weA<XpV}$L
zb}S@7X}a6H>uPh7jE>*8bY0dF!v1^bWLCG#SJ|uA#Yk<vt@|!Oj6aO2@5Gl2Z<gFy
z_U8KYXAw%=c47N39b>M~+V<cDw_q@99KZ7Bt(7O`63%*V`YiFI|0sv6`@6iq>!zLW
zNm#q7-(!h+!-3j)4FViNReh5rrktp4H@|MRbdOw(_;Z&s-E*4ZJNv#>q^1YVlIoTc
z&J&+jBtP*?@CoL)_xD^rO`E}3r|36@!?ez=;J^Qj`B_p%n<O?_|B|#7QFUwhHB%(m
zPWF7`jZY7g?%h)Eky)0Txo~IeyzZiU{`48LCoBThGq*fy{`lL9+t%9b*omTdhS#pW
z3QPVzJv(sAouB>jEAtZ5>ff$Qy8q(L6X$Ox!Cx=xrFpn&alIE<WTSeG@#Xx|4z+n6
zjc0FrJ22iATcsK#b+>0z!^4(iRrlEzm?d+>OlI-idRKJHGu1=V?lL_J(~oW3w>;)*
zMDHI-?g;<Iv&*kfWD*KfQ`BJmAW^#2e^=d-TOrn3duQ1yZ4eYm+O#h7;F**CN3Nc@
zcJY?z6u<2(Ke=<?<=%Mr=A@<EzPq;+j%12Y+x2Df$@!Vd?%OurWdHL<boIRti4JFy
z*ByGQ&!<}(zQC<P;)Hj!F?+S5X1BoH3Xa?58pjvkfAT_<_rUw(M){t;*Vv0c-ER4^
zDv$Z?mW&elKZ{DOkGd!}%6eKdEIB5=&%t!fy~P*Lt<G$VVaPjm;$`cJaMjeDpsy>|
zZO)iFuUJI)s?T1}R9yzIAY0qjn^q@@e!h4@T7H2(-;-NT!H+q2MlV#>i9f`6_{LhN
z;}h<l*db}<xVw4MBl#H*Yvh0KDYxrvE3g+&nLqh)NAIqTOWlSCeI7qi370ndW)`Qm
z>JR6Ppu&!yQ`WIQxssV#+pqgp)9uIKsT=y{tLvYWW!T!^Fl8d&l&C}dn11e?_x8{p
z=^q)f7sM0og^IfOyp{au#P-ek_0AP~``%0pYPisPN&Q?}e%q4Ew-0`9IvwV*WUgwa
zNV|FXl&3jG(R}vSGR}=fZ&iidEjRtm-6FVB#yM=;@<}m!|2@)OUsP*d+4F09Pf2+9
zwa+I#J8o65ED7uLpHkL-q%`>BiHDanmd~;i`FPKOYl}nJ&ULEOdTv^u$<#{WKIHkH
zdt>EcnX(xd1=ZpbvnN#Ya86$!cZEy-+sTrZ<(+@rleTaAc1I{}=DFnSt7oiJ-FbJl
z-p%dL6qi+Z{0{b=+a$oku;5+u!Tpz#0xdQ!baDDOi=pi1Ql;Pe=cjs__S;wY{=T#6
zpTzp$r}`zPSD%<Q)kW;u5*c7OZ)r)E>GPuF7gU#+X6$<VW8SGG*X$F*J3?$uFWH}3
zoN;%zOHWtG{Mdcf_vOBGUR7Tb=xBd&<<A0x_rb63ZGYC5ek=F@`;E_=iv<l{N8O1C
zI(Am`qj>xgnaFDUrZ<<@?Nojv8hd}+xgBylthc^a307S?wWm4H@yg<jnX7_@oF2;<
zPS!fTN%LZ#{#1sb347<AJ7~5u_wP-W?e8Qd?oEp{_c^t->84IyUKmfMrB{Tmz=Q42
z1P^sB?bnU1<IE4Zl9MJ=+M1suGIwu)%Hf(<55vU1XP3!kxZl4tcRpKG-R=m>jYm}&
zpDL%@C2%t+SlUMM8`+*nRFC<i7E|&&;rQf3yGruT25-EPw{Y6u)QD?aHnthH<Ru&}
z706*;-<09!)}>)&`n6bU$CrXdAqQ;@rfTl<o7Z=?L!|vnz72cwJ60w~iK3(mF7p&k
z4(5K*_bZFHrMO0~=*m50q^Xj4dMdL}{g2r~|Bq+|#&w>0|GWROvEEO?=Id_#MTRvy
z<6mxm`H=BJS<b^F{dFuI)pvfb{*{%HzA_+(`Hjfwf;Y{T9PKg6>-JjaEk5Uz^O)hI
zW%Po6y`}0O7c$3~X5?6e2lq^Q8n=OUo!9{d_uDtT^)G0eUXd%Sv)p9<DJ13cf}~Xp
zp|{Mpb$;j+5(?OL!>smEhwh8oh1xDFKg92O8TfkJxxNgeSIP<2h6O?E?$4<GrXX7&
zAAUWY*F5Q2xJA2k@ICI;Whu-ziyj)@-SfmR{de}e$BTFwE&jc(m{8u=RqeicQpUDG
z4Sz<{UE8%!U)<;A;CF;KQF`ATgB>%D+f~0?dN%B1a6w+WU+uM?E6L9!ri*BW&aT+7
zw@sYY{Mhb<Wt&720$eICmxRpTRkU7<<5u1Wc7>eE<1;y>_>Ep%C~5iSY5(U(rn^ts
z&9%!s_k^<Tv^e*VwdYpxS!<OGO9Hk@bL>^llzU&<5ffo#>sMH8SFgl3WAgeJH`ehk
z{;Bj=^RD#vzy$9tQ<Ekug<lao{lq2o>D?8FvcFw9dY84IhmA9gJ+$ysHIv-!R>s;1
z?o6r5s-LHabe^8KbN=m|?pOJ|DLW6I|51|kHM5Ur-J=ID9RFYaelhIxh3>tVQmW?n
z{d*L;`kcs<-T5Ng&sHi-UpQN6iDQ4H+<e^=CrY}FzJz$E#r`mimR|hv0q?m&dCgx+
z7q3o{u$>qkwd}g^XR8Yi2N@4q@a_G`#U9S|waDOcbkhY11)B>UuUd}9AGySMCQ&v~
zztmn__u?Hno12&aE9Z8|=<Hn;omtEl_snb4S<$%7BC|M-o?j}yB6;J|qYI<s8#}UA
z&p7w`>ATMwd(WIdtDm2F<?`>HvEMER8L6G$?Yf^eQm&}Mxt7gZ&cm$pqs+y^{dO-8
ze5(B`Qr0&=%IHDrK53=S^(rj!U(Y)4Ncv(^?cIC(!r>_21D<joXFO-LSxvezSv826
z>$h9mojWT#Q*_k0P47*NYU|KE(SEPLBGe*7L(yF3eh<fs+kre=o;MddT)C1UTef|J
z*6mrlW$m~atp4S)9-3^~mh^19<|eL=gJrYCuY7#vBXYy$`u<J2)<&M;-j~*?$0yY+
zUbb$dVVZEm;q46y_O%L%+_^`l{W+o7-BNmO^V!~I^TV8GNpu}#PkHHK;O6m?XR&_z
z7WVg#ibB>LdoH;5{tGom&ua@?Q)cqMJ3DiegY3t3d=9rRWm{+e&EN6un@onk?T++I
z4Zk9n8n4!P8FgGCF->6l0;zR7#Iq~Td3=;L__2}4_?V>O<t>kDzNl3$JJdY)^%DQ*
zhQ<CrWdE&Qb=qa#j!R!(oSt)j`CaQ}fwLdJx*r_#nY(UTU%nTA(Nfmc?opeKG<VHA
z@6P))l6&cswka8ZV_KHXUvTPuXHdtaSp9{rD{kyb?vPr2UzmyUj^gu(iw_?cI>_yw
zskJ|D_q@zkJ6S7UZ$5LeLRpL1w56%>fJ+CP)2`eJUxQbA$A`w67s|D7{MK9Yy6-~X
zY7NCZ>#HRfu5W&-C$oOa`-K}8?9TVNs#fP5r_X!-M3nI5D^Zi`xxf6$;+5b2;-9%w
z^y=2Y(qHM@PG@gjx!TmrfH_8E{Y1BgLK~+fny*mY@!0ZWBID@=2Xkg8Jh(FL=$to}
z=i~N;lz(oM&b}RO#T$3Pq2FXiXxp8Gp-y_H_mys^FWafO?E_1|<B94u%BN0rCn>Z&
z?q`VSn8kH0^svb}#bZ~Qj3?ZP;#-v25~OH<zio=&o<QBE8;vVH5?;yGzvXOw|AzDH
zsgsuP7hUb=^faDl=b82NeE0*KzRC+v!xuhjEo(7d`(f+uDc}43^!NK@N?qHLyYz|f
z^jk|#IW@*@vc2f{SI_&&Bk==&l1?1#%{{x`uz%~0!!et`upLP&5Yjg(koxg*!U7Aq
zfRBx>`=5O4{rGlv&7RNJ(MK+tyfm&^kgwaY;O0K#>pu?OP}j{p^_uDM522nU^Kj14
zjM<_4a}S$18BbDwb2+YBL?l4@!~8~pL-pQ!9-a1z&kN)9GdTObL@V&0oceE}<gXSJ
zie{~=zH0gB#2(+o?Qb8f&StE>sGPIn<h(@>FA3#(Xl~Mdq<3JmY4yFbDf@nJvc7vw
zg=4?Za+Rx>>s1z}=QQ!yCM~f&cuZ^I>n2vt>C)TYvZh6B%BwMbSlU#aazcx>(@6W&
z5|53yB_jPl-U<#gV0V1J_1K&Q-F)%?Pinu}E=*T7%3?0qxZln-Gc<2K$9@wV<p8Hj
zGgf|%jd>crhi^)@mR*XSTz%-ebZ|nA*F#5(j=%HV1#E=R?|qf}W{cRvcT2<g_vJ}$
zlvq}F_jmlR=^Vy_j=Uc}mvK&23HT6g>c@Rjxl4B62B+=q>P&OXXO`UkxBb}HQsLS2
zqvZJ?e0imLIoO5E#G$~S^N99lhrVgP%13i5=Em|pkmCCgeBqE*QQIu<L!mb{yW+0z
z+*B$)A>VV8R`6-3C(TYCs*aua>twH4GF;TXduRWu$=+H|N(+T<ZLqx|ZFeC3n0ZpU
z6_>(EChmvt*1W5|_GR+YT~9ygPyMxViB?8RhP-gdE8(7d%O+OdUhk8h)jN&pk?W~%
z?tA@I3McEDUMhZHb@TazKF>=^Cm)~N>Lc6Js+O;}x6i{i#Knw@L3&BTs+5e2c{jx)
zTYhh5s%(1wlY3iv)FMm1osAW;H$Svp_lih(botM>!nO0}d|L9d_b$Kbo*2Fp^{ZF2
zW}0u@VDh|nnvX@e`1-n8OYg0WNUb}%Ly2wAu7k5Od)eiteB`q6by%`y@+}2+P1&h2
z|1|^crkT7KXlK8;a!Z<{lbA*1_H+iuS$pRnWIYp6S1!)@ui5LZxc3fWV~<tGb(S0~
zmQY@la!+_MgWA7+^65A3G_h?z^mS_9YRllp2gWsvSNeXQT<s;*Ix8hVzwY_;@>jO=
zD^h1We>>=VOsTAa$85KU)|_RlpE`L=dXgz?7*V@q-NwlKCno&(KXvbezWPbrQ)HMH
zU06Nk)Qky!_YC*2-H6Ltw}W+S)^?+ojZX7zv;XC?G8O%7J3aC6#)@fEwpOj;c*>La
zpkFtfB`z%E`$^r}_yvC^_^<?tE#1R3_3X|W=VY|oWDAua{|T0wzi#&bbUP=Xc-#Kx
zzq3CZdi5V`m-%qM@RK@2YZ%kB!1PB=xlGT)>gJ1oj@bGk{@Q};!e^Z-{C^()zLzIS
zX?One!y)sca(ntuNLrV4@SouoEo|-7QCF6__R`Mqf=kdI@7Z48)AwsFN|=yh*xG1p
zSDSIB<<a{0ot8GqC88`HtGT$oz2f#c)K#+9({VA=_noD0cvkT9@%+;j=5@-Js^I7k
zQ7ZT4wX~G7c{D{;VO6fleIKqRwYoJTuO6>>?8&#}&fh0<PITIq%0FZOwDVP?&B{9`
z-+2Araxmc8tSPFD-j|K~Z!L8?<zu{VZ-da!<vADX3c9i-moI43ys&ePYeh?mL@e*0
zeF^r3-TXf}yw58wQ)S+_=VYQ~hNDuj)hFF~6*bd15*|+3_hFkx`A+6<r=^~&pNcup
zbyiW6dEfqAHUFF3PYv!Z<Gd^8ZDqD>$yL2mPa79|-(37$m|aDXdscLmS9$(9HR&zs
zLj1h@vx|EkuW5U|=a}NsC;9UdmhJi&qjUC_etPchXD2p3XZlt-N0*anskL*KUc1?<
zc%#LJ0$fMdv)<5~<;moHC&b3AWdDWJ#~H4#>1xW@Yw@H!<7-nP)2s<Ovm~z_OgO#x
zlDYS}+F(oh^Cqz}zg$1PI(cHZ_K%e55;jjA-dHUNef6}$&d>ky-UXp-H)NgjR^4zb
zd!&=z*;syb-tzMvE0-mTq)Q4<+QTobs`{muCE2ZHMq#{VwOB#nLQcKlW7AD;?w_Aj
zrxkv;B3$3TXtkzt*pxf0BIT3ozpm(T{#~)>YQ^V6Q+6?&xfhwhA;7R=Zrkw(4>wt~
z^0xZ%$lnQG^z`q`_KXm(yx7`>1&gO{J6ve;LEU<imi^n$LYtV@?K*f^$?T>6=Xi^w
zH?j=f9OO8%r(`wFlRC0(o<v>Lf*n8hdFCDsJ}~?1!;t(?(J5UCReH&v7IBs~EqK3r
z)5iWLws|MNm$)WLg+2{CW>dFs-IDHU@yq9Mt*c5*zq!7JE6g&G&%aso@dVkne|lHz
zoyG4PZEUxSXSp3UW!-PjZGWV9HyoIx&D9ZiJAK1Hu?d%B#g3M+{!hMe#b%>S$#to;
zW%E0{z7<KEZ(hQ_F5KMZc}>S7;eV$@Lep5L@s{{?c51&eyQ8)^+we~AG{z&-yB|J1
z$-6sPLv@$kUUmL!(HEA?h;W>?%~Q84=BIplo}i!ol)ZA?t^3dTygokT+v%6Qs}JxV
z_?(t*{Fldw!F2V{Tf5AbY<YjB@o_>_!hsu>5BBX{v)j~vx4pMRy`l8!u8VT4DTla>
zUAKFt+8kXFv^Vi-{fD!mhpYWmH{QLh9pAv7^j-16_cK?;FFm_da-w|K*EwvJZ40#h
zYkX}KCcg-_IHeMD&2x>aiS8XWQN@nk?=JRtcAw0gdQ@&luF<pRMTWQ5mDfC6^w>yZ
zs^a9kGXnR_`a82QWfm`2bJ*4Id9`YMYwot!2^hpDOqW-9a(&i2Yfb^4`NbC%_$5>i
zuAEWG|0+(aAt@_q@$5>jHG4m~`MDgw?^&epeTjq5%zCnvl-m=9iu;dCca^GY-l@;J
zCG>IGy5CO&%$84Gkd!h>t(V{Rh2-8J%iq2&JCoF}%g1<o+JP=DRR@h;R%2(q#mO5@
z6JETCUo7<1Z$j4Nx=G=7H|L(cxsyf9-0|<vWoO?#={m+SQG9Ftf>hnqYdb=1H95YN
z^X+3f%DrY6d*$kLR*$XX*UXMq%`NR;%FUQEt?ON*fsk(VwA%S)4Fa#<#mM{KUG-!8
zm!FK`zniN*vUI!nWEWqNnYF%n`)lKW)Bcql+Ix7S?2D7>*$f(&qV<o4x7JL_mAjfR
z`G3dmxbOEBy0)h4B?upg5qfxQPnAf{PgC^(L)*%*iD?!qCO-_6@46lTNKpQZMPa7n
zDKY=_k~d$rx0I+g$fgN-Uh#W+%zxht<`oP5o_yQ?`_$FEBNBR>&RZuZN%i}Sbgy$u
zXvk<Pce)s*afNl=`3(y5dH8F87BSCUw{bDoqhoi3e0lktJ^t2+a(yyxmr}BpxLSMn
zgZg*dX3Z&4F?ZS*z0eoAdZy#^r6;Q$J0Jg%NZ4gwzCG8+;9jCy$fd)Y@@+BeceLi7
zu1#^=EfzR`5u?-M!`3F(>g863$j#-ra3<8$!uMADwjaOtv&bGvyx6b)@FHLAWA2Gx
zcG#pVDka#wK9$mUQ*63G@WT?z<Qd{=yzS>Dv^yQD^$LZ`3}0wAT6?^1cS@Qw|L%p}
zC3)OOnT?-2p7~!9y6VxNiJ7nDby?*M?X7)w-%#poE8gWP)Om2`h23mQuHv`ugiqzW
z+8}=_bM@x`%WW_B>+CmGd$vlzr*p1n*z}-K2B)k?XYa<{Fcajsaw{pttn6;_;@c&E
zCcfo%;av5<`{~*z%@Y?1sm}d#_w%NWPL|xAr{>=Nv&sC)pOcncX+M@5Ph@V*-L_)W
z437^C1`kx8x!7)>^vHx|ub<=mry+X}K3=9#dTGWLZT6@>8UM?kca(*qJ1hUJUQ?iU
z<8qi^)2Fv@(<Lls2)}FlQ~NLGPIkH^k4S=By=DCjuPM)uR&L>HJo@$GBJRKIS#3Nn
zyuPtBXW#8=iAH}WZTH6xv;Q_~pU!?TCq(dJc+ug<xAc{_s@Bh&dDv@u(47M_G(#Sk
zFBi(`+{by&YwxX{5)1(+ZXD~|AiHc;&MS-fMUKvP8}8m&Y~qr6`-8p0+gBdv_*uQy
z#eZ3=a&@mqPE7tJ;fbL_Er~K>_r6Z^>XJ9#J8}QcJGNi9dZ*X4#vQq9$sJ~|aBJyr
z`8T(XHW=Mh+kH0Yc(wO+$K8+b_Lp6E@F-!qpX||k;Ud4m|H+3p2+XQA*!gVcUY9za
zAIFx|yZKz$$ggbp$V8&MUDc{b{K;(pqXtfUC&x@`T=RV0)Axp9Ir>xE*c6}7xq8wj
z#w0~^-m@Uv2z|C|7vCS5pz8ZY)8g~|WjrG1%e#G<kFB4wtAw%r5C5X}n(~!m)w?c=
z-00bTCx6<^El2Lke!sbYg}dII_Q3uCEpyS$_tbKec5<Kd4ZqRmQ0H39v($L+j58Bo
znRp+Yw4mzQ+`x#LkH0_dlREZ8YW~XZkEI<I*<B)gEV?Vw7yC+G=bax_BODk|-NyX>
z@JZ#@6~C^nc~Czg=gbW0qO04_@A<XH^kDMdvys8CMEo!O)K7d-d~j<<>YZeX3w!rw
zHZkAbxLP*u?5YVDt#td7ysv#QIsf<Y=U_>bPcy!mH5{_iKV7Zj<k+@&@ya!ijhPm&
znyY;$B*2Vyoztfp&)7!k@8^sdc#k|<5jFMj)f%Isg#8oB)7k}t>n2!gzjs-4-fu$k
zw+kOW_;shG%9%T#ukT#zJj1L{vAmZ(Jt;!qg;02(pVpl{ou|DMC$!Jf@yPo-`QL^)
zp5J--HuP})NK9NUlb|Ya=9E8!!Le57k9%dMlTPvISwx3dOmUW4_u`wm+`Euj@=Zzt
zJB?R5`Ehx?4+?9m?+g^U`fvJ8sglc2Zo4fzn*28>F;Z!pip;XNXAfL^ulOUwqTq=1
zlf^~)lE*jolzrS4&r!GA%V+NONB6(RCftbY_bvNfcf0U|Pm|@tB?sJod90i5cG8t~
zndhv9za8e^THC!&*~nkAXj6vEx;Mw<pGs9E_Lo#U&MYqw&;GSAHh*pKmd*QfYtJjb
zC_U~{a%9V*R|d;2JTm6rVC(h%ZQSh|WnH^ZKaOSxCC4q2f0;bt=Z(&A9rLT#Lnas9
zd1<{^_=Nu{rb3RQ&#Gp%{>);<)4wPB&kXBxNq6j9t8M6eOUw2!H>dX`sdWWgI2;Y$
zS5B(1VDc4Q9JA6#YwpaS>>JYBG`mDfW9O#s5j-nbJ0)q~(XS`(=~Qa34Z7~n%YE(N
zl&Ra=`yNeK)17ady3TXMzW@9;VjQm4yt;V9gYCVu-H-jD`N2_T&0Q)d&Hn7%Fz=xE
zYT1jMis$e|vpH#PoGp2VwQ+}t*OaK8Jm<2m?UgX!oO=1;uGjCCOYVi;`g!B_W<@
zrC;Z-eJt`T+@(MNbd;6zx-gryYprK%2%Gm8m)^YhEAHOv$lCbqrYStnC+KWj{#QKk
zlY7$XY5p5NC{)}2fB)iW+wK>=FIpC~nK9pg_~*Loe!=80IbYX=wVo~yxaBXk2X>#Z
z|MDvG!K)CR<6r#lZ}Bq`y?w#8OzG#Ocgjm%yw*s!oT|ENPjSWR)jL%F-c;S>De-th
zNL+y7v#A~RAxD{=%u3x#6-8IazpN0}T(4+S$;2A1Id$7pDeGe`c?t_RNw3j+pvbvj
zUn<i5{<$rk+oU!AM%%MSUFdoc6gt;bX;PCz+bg|Y=B^d_W_2I+|G9Zbc3!MF%>7>d
z^k)f?)3bi<Q+3_qu3zl<E@@BO99F%RjP~)H-(KN)kj&9&e&OEv(>j}Y`|UUDf9;W(
zG~HWYdQabTg}ySTJ(knnEMEJKJ%79H=EI9mJLIojw)k1XHG@4_Q)Zj{iu3F+-{>Em
zaAni<`nT~W(o$(6+qIQj%>*}``?<Pl<@Nhf><ih_HZ>M}O1Skc^w}D}nIUm=UW6(Y
zuyD#>S-JIP{Fym(FRd%>IumE^9=h+*Avrm_L@mqv47W{MRaa%d4ZiPt-^4jYsp0<9
z<2!q2hgC)H`H-<GNaBE(cA}zKk$5nVfipXsu;bzGz|}674%&(8Znm`l6;QG&X~9L0
zqx_9L_BWO<TT@{EKwyEH_Omyua`w1SE7&mWb$ibKq77|6?+YXjri84^y!CEv4ab}F
zKAFE?eboQ&{b1hfA1qeIwg>9CUf#R6Zff5Ywg|n4>y9!Wu718VD1K$9`a9h@H*#t=
z%)3ycu_nmJ(}uM``CiilNv=($9}C#}&VJRsrd_*A?rT+~$1OL8x!HO-oBtT+e3F!p
zv0dLB;^n_?&hwdDQg0sDU}dq9;m~5y-<I%bvR{XN$(An{Zwc;PKJ(8~NlyJ$e-(Z<
z&a3sc*lwPueqc!+TN0Dmg{$q?cIW-s&3>@gphb4i22RhJ@7Z^5wC!)4Rr~0M)zaFH
zQ@H9vX3yq6vyJ`n3zu^5j=zWhtDVnk;|^?dId${6OL)NKM-P?y9-W(1{M{-e|L@<2
zR%fENRF-p=ux&_+`?9f#)9Rwmd9RJRdgs?~t-klraBE`60>!UQVuc?T<vqRHc0Ej<
zv%Ev(`Njn@|Eyp0nor!u^2Ymp)Qy1i4-2G@hHA&JbytlnI%c1othU)WJ%sPs>^;Zk
zpO^BnPWIgv_{ei+FaMDX?e|j-9MqTCA~J8yO_3Ab3Hx@$d@TGVHu-MBFONC*Wse!i
zMQA0@ywR}W)w`pUJgwh$&fR2TEI#kb$rt6B4k3Arj2xwk3cKI@PY}vJ`Fr6f>rJ}+
ztzRaEtewo*x4ehhuJx_hzD+$-J?6()8$I@lWq11%wT$iQT;ndEX%*TNU9PN@bKS5e
zL#OW60kc}a=+vP7#u698en>X2JNT&DPfgLjZNh6`i;B}vwO36)F1!1g&$HZr%bV_Y
z^e(yG({e*-)v~hfI*&Hh3vR64@Zact^wBL>Yf{(lepvaxu=Ka!l$A5}m&I16wJ+op
zoBi;{^v0j-wUy-~7sn}XX>hxyw@9S>NsoRZ!^}sIe+N80!X9;=b@sC<Jx|~K`F6>f
z_uezZ<=#L3cO2!uHq$;hMcHTjkLa>HlHdORv`kLUo{{{(+w|P2xlekYC|D&f*W7pf
zNOzs}944>Xc2>K+9iu$6L)UYsx8?TyF8_b%-|5RoQvakH7R~&_689wYiIbW_$L#cb
zQB~Z|$B!PBNdBbrZ1tS{so&;qSi9k;Mz65%+2zWoqWFyF-SNNI_e6c=`*PFf+b`!X
zei(Q`-Zy>EvK<e76w^;h=KkZ4U~DaV8-0|qGu(4VZs%`noe!%R9!~maamkKH<Emua
z;Zs%L@7zw@)9$<DkN0cOo&I+jBum%5=T5mGY_%wKk=&1;x9;5Hp7=Fs|6wc6ri;tX
z&suL(oEFG=IJq)5!uzLC)=b;n2`4g>yW>x7jF`dTtL^qCZnm}luH*bOugl-D(k)+f
z!e>#?jvE_&Pb-T{w*He>QGS|qNXTOS`bj4Ihkg1NYOigdxFJe#OT#60BcB~|Df50Z
z%?emO`Lq9nMpJ{Mxr<)xQCNTf*6PN?=}q&zeGCMDI+zRE35nM1{Ze&P^vBhHw`vFD
zUPp=f;uHSekoL}cx6QGGcZ;6(o%bttE!S|2UVoo^!>7Vu_KUvTa3~xx+F>8sYRlW*
z<ydsyu(+F1=%fVK-hgkF98P=sf4fN-v6f!+xpM4M``1op8!gqN2`VQJURyt*@8<Gn
z1#`BgivH2PaogN`$+j&Qx7wur?AY_Idewo`pC);6hcK5M*7{rMuGwz+q~cU!MbVA;
zgo`T1oTf)7RUiG+eI`!W=K`CON}bQd-}Uo8oh)0v<YVH=bzMrko7b}krj-;k8n^fC
zX1BCp7Hd=Eb5G3VkY+y1(e(AntN#rCe|<N~yjXsE@l!peZMizdb?#R`JpDF}OSjDR
z)}}3vlkP<5m!?*nzn(n9)QZ*a+oF8OZ>KyIt6%@96MrKuf3%SQ#k4CGA5;WyxcqE7
zDWZMgrBrr_xy$T7!Q1r@&DZ8Al&@fuS~d4IvtF?5wSu2)25R{U1&?nEetG@q#90P+
zrRks6$gQ}y&D|?C^@|zjiD%C8e)2&}mMHAynihR^)8fTjZ6!ma_is!+S63Qvd)_bi
zKC@S$Eb>AZuaz{udBt@6`J!dZpP%5DELhvY82I|jU&a+{m-ydx+7-j89-}-<*sx(=
z%JXXV33tu%9~?2NKIdH<7Avj$%Du~p$5*Pe#=<Ax_@s?!v&i!sNly|4T$VB(%h3wD
zcVJ7>?m3e4%J(dPc>L~SWzLWc=W`P#I&D>1=xHamxzzgB^6gDKrq=H%>M(YEaX?<I
zdv#PsB=d`n?1y#FWj^;^bujaT=JV`mnU75=mQFm|FD=^;?`RWUro3-o)yDn=hZc6u
z0%4x&MVlPbmtI}FWm(XT!=II2-?TfV`1Y<&cyhGd?{Y4dI*~<_|NPwhV7uxmJ7?ML
z(|oG#Zc$Veo1q`4BF^QPX7+AfC)XK??1})L^gk>Xvz7Nxlh_-5jQ_8X>DINJcXlzP
z3fDVGTP|oe&-Cs0klnj}s_o>n+~H5Vc6J#bPE#>_CKi6m(oVQ++Luo!Ki54__S3Ss
zv*UXT=SmyhN8()Xw0{R{CwcBrnL4>m;YRy1z0#IEuW!*>+7jZ<G50<dC3jgbRjS&4
z_t^qXwz#E=vl#Mf?IL9sAKe~eZE)Ii>hk8zIfve=&G@A8iF4Xv#ce`TPoC`hZ+%sA
z^Ws<BQ>#|p5L?gl*ltDU3a=xcEQJ@QN7R~rSaweOe{cxXk&~~da+)X}&+LDpsO36s
zGT+@?t_QDOtzQ0AsOZxaEVh>pxv744$DExyFOO#%T|G1VQ}e#>#j6;1Uvv;$_gwI>
zM4p?NBD?Uuwe2c@zW8~qh&(;leDU=7&(EL53oU=`Sj+c++wNbNcHO-i)MK#oERXV&
zMv1huW+FeG?Hm?;-6>wPVA|&`J0h)4%IODO)4XcJe&Sv25#hVGUv;+6I(A60F|N=5
z#r1~<Y6})j{!-SosPDl&-zhhy9oBI>tYG(I-=9TQ2YO_(wHHjO<nR2ra#8ftr+@ie
zT7@2-K6E#JMcA!36O|eYC7P>ttp9eZ>H0C*KfMaCQ?6Z0bic!R)Vjm7xvwj7dE&XL
z_nnR8<9iOu<c1xS+ifsCEH~Tz&(miHS>6Te^VmYQnQ||FK0D{~i)~-IjVBlXzd4;p
ze~-wYJps3-l*aUym(KdG6mjUxvpbE8vh}jIx4dyU?L5z*RV)6dp@w?abV<wCIZLkI
zi;^*%l698RM~W%fgrU80)~ogMfoIb~H052Un5VMr7rU}u@2wSo^0eh!=Qr0>J=_uS
z;^ib}@x{h|d*@5{_8#Rp+mgJiez)EZv8!{nuT5?^vh#~-Lg}5YXHFe?*Y%o7={L)~
zUpIuGGAN6FUv%#Im(JZXmkT<KF1)d*yD&*g$m&enUdEeTN``CLj@NRB{0y8^vtdS2
zzw*lLomuD9+kQHft(tU{Ie$S&cjSNbD}Q2Irf!yF5Xj5m$q+xf)Mk%lLZxD>v2j@C
zX91SOYyr;;ow~TC*E*X1|NLF5>CVr!CPKHH%kTNFe$$vIIY-Ip4&Q?08C8M~60<pN
zc<zawG=0m%rMGYT`WP9@BO&_M_DzcqCftmSmA%#H_>*&Uyy{(#p48xYl{0Q{d0IZ%
zgzkQIRe85n#`c;h29~n{#`O<p{af)(=d9`l4w1|5u|gR?8-73JWf9cnEc)s7Mf%X>
zdGomrzT4cM_2-c?lm9I5147n){{MC2W`_PzbDKX^z~}kYtKuStO9N))ZDpJ*sd4N^
zT+&0iZMp*YUcFYIx{iH9i@=4&g&R_<7BKF+Qd@f8cW$`<_S5T9e`WIY{k^!q=PmEl
zH)m!Ziw~dXdVi5@(DqmCzm?5*yfyylJN4CVi~C;Y!qb;*eq(W3%QrY**^=M!k5%$4
zR>k|}PWL{Y2%m9D!tu@i&Q)7e!xnvi_xeTMULEIaFFjWLU27|4uJ-$B@8JtAx3>J;
z>}$wXmD&=0tR&Fv!lah<{|pu_ZQp+Gr>K)f?!$8|yTYAXRdm}oP1vb-;i-6|dh!_w
zo_R9D*)Kwur!YUcprU_BblydsyN3-I$+ZYq-!GE1c(&JWyVI@n%cZj(us8mmuq#&T
zn%IeT&+N|ns4l&x=$I8-r6|S4WAc9@|D*@|w-;@+-W2py;?)PoHkGy+oS!tVtv2&K
zm6O8OxYnYpg==QZB(1{Cv&t7D-KI{v;nn}o>)%g<>Ca~|h;B@I=D3zO<MxVlmVL*V
zid=tkuV)Fr{iax1(NtaS*t0&NzdFUznR6D**O2kyyq=(;u>Epv;xc`;&(m2g`Wl>`
z^Veu?m8s^nkU6|`|DPw#o0oWht2%v5>gCF``y3x%PK|WBziZCJC-0B!|CaD|_l?Ve
z<uA6MEoyb{@5p$TAE@T`Y37~E?%x|Mn$}#|*W_g(>KCZ5>$NGEMKtTP?(%77v6gds
zerT!b*2M9p|C;b@{`aS0V!m0|Z?8YG^^*6~IX_->%QEl%yhAZ{X;3a(53{3DYuMzn
z1C=uG*Hq`6RgS*&YL(=*&rXid!e4P;i*#*U)O|5!UG<?Pwv4sh$*Wkl|J*h?E?KGl
z>YZt-zgV4xo<=Mxl($}O(0c4()JE2IjSa`E16?mnyC7F$@_w^foQ-?)DVB+Q-khk@
zSn^s&Jg9HR&8g?k-QZUdQ|3x~WSAV>C83@FS!m6+<lURj2Rv=wW;(lh^2a?hz6G@C
zub8p@*p05XZK_A5(q2Ez<zAWh>ClQ33yv&aqcLB_NbQ!U>Rj>ATx-AUC#EheRjB3O
zb6sOM<Av?V=jN`DaCPN9mAx}`s?Q|Dmj!!Tq)JbQIBr$dH_Mw5v2BiqxPP3vqQ=F;
zR-C3~98<zNo>@LpNWOC4WU_R4r2b*IHl8c@{NktgtiA1i+33VV)^jZWORi17@Yuv<
zigo1Qr(X{gTZB(puBcY;s`Vs|{dA1J?7e{6_m=I_YD?d5x#p*4_I;uKWxnHXZjUd0
zG1@SXJ<&mCkB`om8w<bsgwFmq^R@NiQ;{rQ+E?;Lzn<x7-sQ7S_y=>`o#|`W?&;V5
z_IHUy+sgA(UK|VK__{?%<*$GH!KKR2&fGsNS{}9i^Gunfu+ps`&4i^68{5A>H~WB6
z^@^6+)()k&=RI5Jb8gd?<;Q=Sztj}B*#CTm;6DcoZQZX^b8f6Xtyq{BG&3e4|IEa_
z+HNb8HcD{_<lZ>BFZjZ@ii)G9@kvpfukP{N-eK@$Nz~D~?pBbuW?^OG-OGGsX1_gW
z?n+^pX`;PU`_$@9r)Cu0;FP>6IQ8rMPkns~rayTL<SQC^)}A>bX8s^Qz@@?d$G_vk
ziWMQQEcKi3Z8@nCt#7bp&&iX|ML)j_-ICtzXp?dCYJf`eRi9_yJm2_pD=e=Ucz82d
z%ysj{)d|h3td4|tJXia-*pj`n*u?lSU+JnPt!El1ynHOP=s~4x__j&SjIZ3y?F^%L
zzPY;N^KNC!<^G1NR`?b~t0sRvyMCMLwT<ildHQ-N2t0Is#vmXPzvg*bqgQpx8HUQ(
zR}QgD>@Lav>fEq|&8Sa)<CD)V>GM1Sl)1l8P)+!&IsMvAG0U{$TeBky1eO#f8qZm_
zSI}`;(5jhBmsBqI_{g~D7klv?23zaax9rT5%T|0YK6rn_v<WRcR+&0SFnHAn98y`{
z@+0TW<g)&&Ig2JNI=ZfCwoygRm2}66rw+`$nCiNyMsI?|-9NkwqBZu2MBMRAP0g&9
zvrD{v<I7{8Ske3HcM4qZzQ0#LBR9q4#_y6heQOWjp11c*k*4p3-sN&nwF7fMG~}&i
z_^|I+m)zT(x2l8W^EVt`HRal`!r#1hHcI-}?wLIL))X!9uTb=Zzs3o>=7z<$`gv^Y
zOvAoUNPOQsy~6f*bk?m|yDo-G-mTr$seQD5-l7n<C0UcBs=vQb6fk147nr@Uo#*h{
zWyL{(SNvZXsrK8YAHPvI_3OmSPmiZaIPx8Q)XpE|+t8KTw(-5hdYxaH4<`tHOBQ^Z
z@ZmE{_2c{NejEyFVBC_s(M~z_2s{6s9(Rd}FSYF}gk+~LJKj^e%JW?hH~SebuFjZ>
zvShQV`+naOSf|BO%(t>RUpdD|$NcZx6yaZc!uvg}1a<{hto&Z%@7|~so#DdS=^PT^
zRyKi;TX0VY$G$&)O@28^3lBRidU9j-_N5DV*<Ad6aT0I&)%~mIGHWT$d#rKk=cYOT
zDtdQ+(r)6BE-#w+Y=t=Y(Px)pwycTO5w}-)lX=#4)^C@!i<<gpo(!E7VXVJi&VR#y
zPM`Iu%X;SVTfdyg|FJ40!_(hq+f_HUIlqh!oL$Pmy{)2rW~!g}_w|R>R=sVvX8V-p
zcjv$Psp9NE^@p9r9_X=Nls9y^ct||-kGE^Hoqfv8W)Y9pS$Ff4%BGe^avk{*TqKse
zx901+-|UuO)jd)tt!;i)VJV#_xz3uo`^mSJQ`@{37Hrn<=J|HU);@I3a+ce(wgp|;
zQ!Rhk%&h)Mm+|iQ$wAwBe2f1*bUUCX;&jfjbK8rT{*`yzj5qP#^YFGjysf<6cgmiY
zs>I&M(JpVkvt6I-XzMa}!`1UX+KZNNEsl^lcj?24XD1Z(9kmx9>FqG%n7H|rZNyu5
z_TMElRa5W(V1CGac*Ui;J}VNon$OahYp%t8ROAr1q{ZW_KChgYZT=j=lOgNslK*MW
z9`}iA=Re)hULm<kZ@rs@uR!M%gS96t0}5*T)0+6Ab+@0}XfAwIbH2<%(RR+Xj{)li
zPXF4o!8nBF{-MIglE+KuS^UWR{y-wh?>gVUMVGDbdKMg95`LpsKP^7j_k--(_dz>^
zFMq3Q{SzjAg?Zue`3W|gy*>7yU9RNKmV50cXUlO{1@o*Ei(0+cPAxLfKYq1k_wlOP
zFJn8Rl9ziw-2eODGO;<0b@!#yD;F`xC#;^3IsGs1?`2Dur0U!(VLTQj{)qQmz$1?d
zMcEsw7&ct?`dxPS9OJXs^Hte*Tj#4Bd{;ZCq~7HE#HOYRbKfQi{A#$D|NB?lm1w^7
ztW{#oC5!4@rY+2G74^*JV&yy&b?m_Jj6-1=xpJ%TrR~=+SK)hGu+malz<oO7=fq_R
z%iHU|-?}kFR`No@l-~KpcN0ELPdjGqkjAI*$MCzlj@k|R`)mJqaJgQ-&t7-iHSf5O
zj3y^n<ct$XPZY_$zF09aJ@sBWUxoHIE4fuq=Nd<Zs8liS=gJO9H@SIw;?FaWyo96<
zGqI`7I(tre?x*ve_x~Ju&Bm&J-}Tw*GV|EUCF~y#@rCo>zZH0a_5G9JLswgT`KJgd
ztz6i5v$*M+K*+oz7R$vYDo6I~NS1EuT2%f&w?K0{m(=f+<Da7Y@;c6nr14Grvs6%6
z(s)Ubu+DLX>`7b;wg|F*4w6jaEi~xM;F)l0hO@e_wSmw@MID*_AG)QN6v%kwY*AO<
zJuNJ|M(vkiJg=26SK$9-9-+(SLN_*SdBeP!#k0_f*Z1phcbV{vX>vO!y=_Rg`<3>3
z>hk}=z6)hVE^BXlx+Y%Ag>C!Gyz-M<+81A}`nKmz!;$)Lxr!f7#aJyhjSN|m@oSx_
zmFmggpX|Gga^|F2<~;jWdSDq#@1ohK&lhkC=-;tllOVPE$%W}jvkXg(m>$n9|Fisc
z*w*Mr(^@v~)b;4ebgVcXXf!|QrNi6^)mF*ZPglNdx^;hXLdQYYU(2}71R@^V8F8B3
zu+`4{6!XaCfU9@(dEeqwb_c6BxJLMW+fdlF-Y1$%X0N-$i&fH*)yBN4k|n`$Y76fC
ze(G!IztNt1PLS%tgpd5|oVL83$#J9KBz@(EHTw^K<>s|sadGal)rCa{SqavROa7@k
zwEPS3O#ZFzBCWY}jvQy@Mtvp!>1UJeHT8nZ^Hb`V3omPD-C_|nv8&^{$Lnc_7cpNy
zYLj>F``h||cM3jNhQ%*kU48As)|dAeUi7$eP_8#Xxct~e;hG~~%oVO$@@=td|EkKy
zzIaiv{+SICwwWfZbC_q%=tw*BgLS*m%)?sw?_QN~vK4ssecCByl(58yNpn8up4?ZR
z`VV$E-1&6z`H4LdEH+11d|KZ>bz0-af<VJ|fh9+n19`<Zg@3xc>Y-cLJ-4jy?<3t$
zxA~sR=y@uTaBNG+|37JSZL1HKPmkIyJZIs_R|`ee64q+|<J=cAS0zT^M1I7RgJDyi
z_nXh|miH8!COX@wc9+L|kr~nR^yZjx1T?GgM_;_w&nLb(OD(<Fk&%75>b&KVOE&+n
zI8ilUZI8F{1o_2P(S`fwtvliVde4=~B?}encPX6c`@HmGpVmsR`uscPNm>WLZpm!?
zGB-hbQ{UtlyxX7mNQnEF%=Ej=R2uJd!SU#BwU7CZE`8k&(_RH_{ZQrj*+s6K!Tz?9
zzFea7mGv%i-Cx$lOtJ~Kx*fu#_Fv0JwYGcuFP>8}kA6$oec7{dU;B&oY>PPN+y9z<
zE8~u1UdByb1!cENTQw1})s87Ac5Toz-EwYvLg5~-=%{^N9->7~2M)~MsWk7;vXDnR
zmb6Fxe7h&=3B%RscX1UuvN|kWYl?47<IuZ4|8RkzYP#L0=^JHtN9Vtc-?}C)l&AHi
zuDbS`Z_8PJnSS88Su!uHVT+9BdZU{@K64hmU^jF+U$xf%wuyD_w*Y&cbHCJ#gjXD}
zi94NmUuBc_&pGF=y$VY#zO!OFE30$vXZNs1mg}ou3RrwxU)Zu~@$3AXYm(bf<}zHB
z`xdEwx^<noYq{{s*l#rn^Tc*s`7+a4Y}3YytbJd${`2CT$)0&r;8sD>B-tImZ_fPi
z^<2EM_sRBxeJqm`H%xmbpDN#5oc4Tkm`VPgqJ@TEEncrYJ%gdBPrh{3p5ncBeu;UN
zyxW&asB=DZH&S-_=JasGqlR=|C-FHo>+f;tF7DZJDz-N9RL1Q(fggP$hDl0leAe7c
z1^Wc!9(AWJtyg!ybllN7fZMb2<i%*6>049GH+OgbOqZyA7MWYjsx@O;zR8syM=9@B
zVbu&ppF8sos71vwiZ@N~7rFTH?Aq+5D?YFkDc@`Q|F3^y(Sh}O$Ly6Zx3pb;?6#jp
zp=SNM2iY~{rafgxF07uz^6`m@_LeO=k}I~|U&X-ln@@kS$(hn)y#-sUpXK{)+w|nt
z_S%YTkM>;to%U90!vDT2CoU*QNF=Jq*J{3%ah}Kg<kSbD2^Jf^p3+F#om%<UZBo10
z&JF&dywl!Ixg=Jou$9&BZ*1}m&SHrTA{uTnkvT4{<(+E#jqiQyDEd`5caqnPm|Ig{
z&ns#Y+V-kXr>UiH@1bw8%E_@_Y442VTzz60pA<dpt*d?T_+ydYlOhSb%r>DVm3B?l
z0rg96O!m04XZ|w(xJH$>BXd-5O*?%#{>c%2rYVX}UWG36&o#1MS>g89C*#DN>C>d{
z+U1ma7D@TOGkJaSvQfmH4LfDGRa`7>ZZ0}>{o+B#r*8NDq#oV2PcF&9{`>Y1jk@tq
z%rD=n+*(ypZ~rdUe?I50FNS$mRZ?5mJm-$l{>1Y_^3La}Qw(O_ihRsCqwuXv;)2wN
zc_s%ndbzmIy_#~_{DiXbckO8*of6mmrO$tTxb~RsHt#tbI=Y|LFX)jGTkHL!zp1<U
z*m<-0>*RMQTx<Ss_Hj;x!la2`rdh0BHQDrdP{T2|i)jJeOY%e3TFp=N5cn@(HH&NB
ze)DP9j7_^)Shp4m&YAL}>(*z{^?#N6J}WEsR{UVOZP{@(fpzkVcfa{2ExyKm`*Px$
z_Hg~OS;Yp5wOprW{<-@v$8Of0*Cs0d@7JgFte&;Td~q5Ji<HE!M5)g2&sqN{p7^!p
z@iBpS%U5pZ3obcuwP0r8yOr$>1}7P(6h*JJJ8{bSwQlvBBlQpeF4uki<MQ2><%}!7
zxr8r_(A+n(sjw$-ih|<C2OcvRRX!d}ed<xL!YJkYM-i#2bAmTFgiH<3h*P<;g+VLZ
z&9ykK&|=Q{YdRjx%jdX@9D2%{!}Y;(*&Urr`|M9-oJ-!F^C$A#w7SCkcXJz(i%u3^
zWBt%_rm5F!&Y|N$28<2|*CtfnOV5u#=QUyS%Z67Bj2#|s`*)WKziFJ4>-O4|W7e;Q
z&5|OOB}zi7%bsZo?O`hCsVGzF5V;()xU*Z-^5)9i%(Ml3OV2p2PEg-{jC1RzjN7wf
z7qlw%Z04<qTYEPs#599_SLS^0iF%v(Js4X&ci*WvFF)1nkg$(T^EK7a#*8&f8a^yy
zt>tLAo6Y>;{4)6mUb_-4UxZF#IyR}gRZJ!RUiDdj_jM<06I&0SE?m~T`q7Qs*Cj>Q
zc}UGSbg@&psQ=0S39H)$e!u9;JnLUBKP@9Aysf)udYFm9=A&vlh08u{nR$r+%ewbp
zxJr23oK5<ci0;36tfseA^lS3G_#(|e*ZG~_o#p+LBywM*z`;23_ZIPk>yxLn+J`p;
z^Rd5CEZMFS!=<k}%d&mCoq3{Q@zc6{``(34h%PIUH(4$Hgg0=~)&I)2TXeTSp5}U}
zE`4hA70p?Ep@B<8RzB@JR#LF;OJkY0`oT9x)>sJC7wM;Gr2qP%>?%8Rx}V0%RSG{R
z`UHv@dN5k+*lx{UA9wn_L2&)^_a79ZcS|c?vP`?*P{pj=aB=&L3w@h2MePfkyQZ2%
z92IWkX<GVz&UxPLc^@3!SJ^K!dOq!)Z-czU>h&H6<@jEzoZF*zH)L1Zj%58dFTKy!
zucn{2nP!o+AYf`yCZmjn?akQ*lBb_ltT@g6O0HzZCO-Fy*%t#+wbY`-UN!sYonLP|
zeVOSx%?YK642|3CF31*~2%oSjaOLk^)0e1yYmaI^_I7#chWLqZEjBZqdevy>X(rZm
zj3**lS^TJqWYN1>0!tNt@jX1pb75CyZH`W*_}dnCz5Y8gJwII-W;ab)8*Ou-u;CN;
zqR7Hi$sbQDO_hxEXj|B0wB2vN-etKLu8KeI&fMYkNMU`_nnTB}RIbmOx#aQXIk!4e
zesVtVOq+7xGWR88Mr&T*@GTSGGQ=|RtgvOXC_b-yBrxw%`?TEeDV)o^_|BK`G5pM4
z8suuX?}uvRi3i5}W{OXbyRQ86dNHHe&4<6cHGEhODYPv+wPdTG+Dx`-fBPC;?tNsk
z{&n8H)Y^ORgA++}SIS0RX!`o)OgL|dt_$0Z3hBnGyDJh>S4nk;g-r~<o?i5FuKl8p
zU><(%dv2Ado33Q4OPv*Jephfi_FJLC=2e?wj~EoH$K_u9d9C%;dl{Lpc85+XimQCs
zbjydW)aFm6(Fu)X&8L3w-xImNBlp>}vey|K*WPVksn;5}{$pd3*)-+UFAGy{X3w1C
z_-^{|c^q5)CD~0fwrrTo@n+l37UScOF8mEX5zY5(o^;!}k9DycYV09G9xHdf)BTsf
zde`y&kIz^Ngs+KK_1Kh`6R_~~^kdU1FE8C%JK09`^vA*;CxJpK<t5y18Rj!C&VPOG
z{V$E=tN?@Dn6sKuUMIF*+-+s;dRgj_*JtKli-jAm6dF!Wv=Tb-_yn7KCF}a8v-J~e
za;}x+N(Rok!5C0^F0CtK7yG=~%d1a1bEx${ogCnu)W0h@Up`&vcClugbiwbq_Lt8j
zHy0$$es=cxDH-lbB3{?$e4Q$1`CH+5{gr(d&vY_GtLAP97h5|eC~9)#>&bJc%6`&4
zw_uj1@An<{C%+i3c&{mISYzh8QAKBU*4H^Q{u^c<`NZH<x6RuBj_H>*9}?7Kk2F5L
z|4r@}|8%}SwMPZ{%P+p+Ok`uPTXIn#D8O@j((;pB*QzHf%$Ogu=)Cv#$5Fl<iOm)c
zz6qs_)#j((zI=6<>2SNW!zm_Ky*V|d6}cwqF1gQtADgwEQP{67phs`+!o%kab#pz$
ze(yhiJ(m5qzw|l1H~pI@)tzLYU!oSUq~Pt5c-A2GuN#WatxgGEd7gdeM=g!G>Az1}
z1ShD>zWTm3uW#Abs#`k*O&+s<`yV#rac%oCMpF?X(+`W>Yg#S@x7^fr|1~$;mT7U5
zZCups{Y49z)K&L1Ywodsq|D&;EAgVZ`IA#@Z>GDN@Gw8!oo@2yMEF&S%@^X|7r)%i
z`_{N~_2$~JqBD04gIg0X&gm*(by_WS?7@$eklg6Cmkv32rL;wd#@GDWJ9ST{l&=5g
z+sawZyO~10{PnuFMaOa8ynK3}K%6p{Ku1AX{Kkb%Kb|U?KU^1n(PQH$fms^s?(e@?
zH~oP&!vfVw+r&Ln;&x5opZv^u#+sdO6(97D6~63DwNUF@(W%SOw`%p2wSVsF7tK?d
z)So*`?xt(m<ImD}OYYw1zr|E#vU&Se)hR2JmtJ41?&Za9_wCWMk5g>^e{THo^1-H;
zk&Ewez4D#DHYK;M*p4gWexHGw@%%K0HAY;<M_)YJrF5aSK;4+XOz{(=ibB9o#xG6h
z^)Gcyms+Yizl(K$`7^7_uNHZ)Kdq6zV=?2Nm#^ONtrR})S7f4m$>y+@@9Mn56Hk&W
zBs@P(m0ZU=g(Gug!V2|Cdlnzlj9l5vYC6RrL~)DMKK@jt7dzGFK6|tC;}6gC^IEN6
zCq_SCaD}<XY7$Fg^=Vm2m;aCK@_N?_3l}Y3wRlTGZm+9c&4RwYhr*6&+qw%f_)jdo
z7Vq~eF6)Ynq@UEyZΪEX!E{y*-1{!IJB7@a~>zD#eXu%j+_wB?_L-R_GxqoSG7
zTO|D7?37jChKc1$lkRR-UEy}>oJF5ab<O#EFFg2O*s})g<UOu`@p;SbOU<t)SD!Dk
ziN7*^0pIZ?$1PXdW!Jfj?!2P0Dz$2oxblL!ZOgW<*(t?rcp>?8t)i;T-tE7x<O!sG
z;&)rnTRid7f~L3rp*3u`Co82Yo~fR}Cschj=i>T}Vaujyz6)}{)FHJt>%X`Ai!T>*
zk{7;>%*)RDVWGD#_Wvor@DxT<_CMOG75W>z*cb%*ulrm%GdbDyfWg$Yj}kv#oOF@x
zbDQZ+zqV5>oMCT07M|KFw`uO963<5}w<E<bJqSxz@&Ch^6qj+S@1Ln+&en>`7fYhk
z5+_Z3^Mv#D7oL}*#q!UYQcR=`%C5-WJ-Wc!_D;dq`4Wv^Y>I!Vxm^lcSu#r?>b3g2
zWXpfgBV~#gtUbN--JCVfQJ*i{tMO+o5{PoXUwE{*&dEFZrNqhp?AbB9mbc2KPS94#
zoGLFN_*DP@YM#irKS$2wG)0s?YR%;7h?Bp6FY?VDuFs(d9BYzR)ST{LAsouJEwrHM
z&C?$J>W^MZkA1xo?(O|hXJ=#36g$r=^cL&WzjBZG_Evq{r@op$af5@`LGkqD1z+4^
zvW`yp7$FrEq-tKxc&0Js;k{7Va^IVYD&|j~Yo^Zh;%1+4?yz<H*UChWnC``^7T$d+
z8l{w!sGJggVS%#Q&WAIfXKjDI^Xa>XXD@sSWBbZk`fp40ng#P4ehTPqIul$RE`9I5
ziGJlT;jO<U=Gg0h6f$Xg?(r>bin;xP$-kM|Sc*Sb|9!_(c5%tvHCZ8d6SZDB#Q&R^
zx#X~sVx{{>w`fg2t}fP?{~N<nqs=))suIuN+Lo{&spX8%kAq9P`1Uj$)vi&llIp#9
zDm_;InR^wli20gRpAzF9`LuYu*jEJ?%Bk*+{G3xY`~IU)&+s#>l?!XcD!s~%+~fT?
zU31S3sYjI#!51FR^4gqhuxpdmN#kSxlX`Y)Z(!RUF8}T=hlKH675<px+t>FMdTD(X
zy+5I+VS(qdPOEhqD-ZRq3*Bfn$LsaiC)1i9Uun?nmzBs=KeU50x{K|#qmU<~!Mlv8
z6V|3X7i;a9s=Oq!H#1yxe+S3JXAX?K)jCT8pA~vf()zwji|f^|w{HJl3DjjAZmgcQ
zSwQSJ%OsApER#i_Z^iBP+#6ZibCI#t>$Ikuw|>P#zT@^=-IpeXEil~p-anS{?)_PL
zos(S_pE{_^q~sCkaqjQb&))wsswF&seoYOSsT;ah*3DdZXW$}rWmDI7j}`Mj)-HKl
z5gL$WApO;NLCwxRERi36MatTgXCFHI!Swg${|S4Ft<9IYM+Li9iMSaA`?yH$yuH-&
z@#P&hlH1A~9b@dcXWd?ZYTNyVH!n?nmG)^`;LO$5lMSp3nA%%y7is1Cme_ueeRpqu
zkXz2399a=gk@q>g&I%3bFP)^{tVwWLyJ`RD3qr5ls_*L<%Rh4w*mY$Z=cARi`IDOe
zu$W}uE-j1ZJFGBii<z^;<Qr`Fj6$ZJ_CBkxk|)BRwAHJx+^s{ceNW~ehGxa(GkzK|
zESp*>vLHdf+?(;U<atxy-wV9CwKGnriEspdvfjO++w(f-%)637+tQ*R&bT3>d|pO4
zrzh5Ri;VE*U9tP_y}GbczIb2o_c@{+%dTWvGWcjeVK{Ke`^I#ax$U-`984y&rYzSp
z=>LE3`Aut;n2>ORD3vqYf1cZ}dL;Ht`<ch?f%jx1AAKp~f5)A1;?I*@RkO-DQ;Y5v
zz6tT={<C5G(a&FFo-Wfee#W#-zjuCb(B~TpQ?2t<I#L!`KK`Ek?DPCBIfwUs^xbws
zlIPzoS^2ii&2L&2KPns*S&+ZzYxus^ib-8TGRxMTNU+_J67jaTS;?p7bVUja$GUS4
zirVpsDWY2+?=@Ev?eD7fTzTit@vYBqtNb$lY<sp#O>W-@(Ijy;!(VUyu84D3<JR(|
z`C`Wudk4vuXzy(@p=zDR7w5HB39+)YKWEl{c;}MLEVmHp{x>IO`~}}%bLzIT-0_gf
zY2#1p=*b){)^E(8t<2Vmo%`(Qit@Enl=%HVe2CM~2~`n%WW8B$PSCPz9rGT!zgIE}
zJa;8*QQ?Ef8ELMY>JMM#*sS>}^hROCmSYOtJN&PdJeh1`wa<USY4b*X-YSE)T-y?M
z?46W2=i|zM@x5|49B1p4J&ukRXz!OfxxZ+`tbf{fS5`-^ym^`T(|h&$b(1!oyr}tV
z-ch~C1o?s)AG1%(^>MEFr7Ax&GuhpgQ*m*a_|kCmZOj&$uj}I9FVRe6`!Iv|(KE-&
z*M*kaoZ4@v=ge>vdSkEmlxJe*1Sa?TSSii_iVt_VUN647P&>Y*``9rqriMQAlo-*A
zAH0Hl=bo6XRnMKylg4{L$xb^=Tk*cGk*3DC>9-fOySJV<eV=#kkLtlie~+tHo8@aA
zJ0gGf^ST=@GV5>1F*n#v7QC`)hVtVDJ5|lLKUw&J&*nh${Q5UfavF^z?r)y1CB^(&
zIQz>~k=akx<Tpvq4ym>5{ya%{<07epy7TYl?>NTC@w@i+vD8aW8%~P;Ia8js^DM(X
z*8gQmNv9?hZ`=E5Qz>VuPs*`*Pji2tU1i3j#rSohXJ>kd)@AiY4yHZRPtV`;<;_#w
z>ZmJk)!n~~X2>}@>n@je7VN#+Wwa+J^4^BpRhQl0KTCS4U*kLN|AjvfG#B~J_bxS$
z;=Zyb#clrIIsM}N9TQAb)c!KuSknH;*{RxPy`6K%QHSJDbDY{UgB|2Un#`w(o&J7c
z$=Umr76JQNE!>a(WBBs?`6?^PJ*I1|=J&+B-{4Xef9>Or$;s*;7I25pD?0yV%f%~c
zEByIZiLdlsEEHbj&r`eP_Zy2nm$%$}z9pm7$1b+9Sx0-$vAfUfUfpPFoi-t}M|p<y
zVT-I)BAoZMxcP7KrCnN~|9@iMU!R`;HS$d+tHQd@^qVnzxU5c!jWp<c_{x0BzO{Rf
z&SY7s91ynlTIR1Fp>xOl4}Uv3<?)VJCj|X33kh_rdcQ2?&$@k|b1tWSKE$=O@mkHf
zXqNvUzi=L2E_%GFa%1UUrOBry`67<E`<?ouyi@MosfSXZLyy|dy_YYLTKwB`#ffV>
zyzJZdt+7^YQf;r2_I}S5a&FS$4M{DZ{_aTK;8Lzqxg@S|>NVT)jvm{P#Zz8+Z+ew_
z?bDsJ^V|J1Q=J8L|9m_?>vVF|iDunfcDt<t-phV^=DOLZd0q7WpDdm$TR%QEoa-zk
zl-$3uu6O+l*?r!dncTAve)Z>E{#NYi)7VXntPd3SI=fGo)bH9f*(RsFm-*}QpHX!x
z(#yjt%$`>r&6;2$`tJ2{L%sf~%l=B8eQB4wLaF{)^IV3`&gZQ;@s|UN6({cFWSG6{
z?H;y0LDM%cw>N2<kh{()+}BIx=iyDyInTc?co|X1S5&@Y|I+X;MRFy#)Uzz_b?u5R
z{&+AeXiDZ$d+*xmoj&ufbD4kh_`Yo0=Pjwb5~A(v|NgHEzBuJrY1NmRoQpgc^SJ&?
zGv##Lmi(x8g`mu?nJIja-tRsC_v)?wii{aYE%@UnJC`_@U+8z+xv1dA%y$39Uo%#5
zxE(!O`cq}M@2<F}*|Xj>^_lN8S$FdGG25n<t*bX=FJ{-xIM1M)y?Esfm*rQ_q?}#1
zR$n{G@qlQZ)P>2PnxZ)`p0hQvzQG{#nrrT}wH6Z?7D&zx6t0R<w7K^<;>fBgCnGni
z7B(tJr;9F>n0;5CA=B~^%Q^QKUrq+Lr!6zsuz0d>|KqS_)p7kg397Xd4={7T%G=Po
zz(34eF~UP(PqAOQfxtT6rp{Rot2Sxn-<{W0e}Y}+)^*W)mY2KZodjCKo=DAo7S*Ad
z^7q}Uq6wcld4wh$@8o5T+Z`ekEad(6wbhrl&a92wQkb-Uo;d%xmnTmsOnB~pEzXVg
z7p0zSE`Q6+H#zs}snl?8UB0*H<~j>1#@Sb$)_2LPz4Yg_vv)$MQ(Aq5;M<cqor3x^
zKQ;tTHhpk$&FY_yGWA8)?G8&APLv!o@42|P<F3zSj(L%d9|U&@US+?sVv4Dfd$9OB
zg*O{IC2~(*+$MH8J6(mV<;RqQ=L=N|JAEy@vozoKzS{dlbKC5~wOv8$y)FeUo>+Nz
zdhw&;X)4=47qHeU_<Om&d@*O4#T~=z7aqhOyJqObBzs~~!mGJSypf-jmG1W~zGkyI
z)i+Jm>r&;G%NHYNd2M-PKK;*88MgVe=im5Xap3!vsqV&kIdYDl7r2?JWN}PezWb3!
zZPk~xX-}rU_WRXzaarh+lwHBx=GA8n3^_gv2wSKmr&jF$COz|%N&bq3i%<K0jNIsJ
zttjl4mwTtA!doee-)R1=HG)YCo&{bxE!2Hy^}^YSZ>-l?)g92Sa83JmPodOhW$_1r
zi&J_9SA6AAb_n1siEjxkVsbe(;ngPPmKe@whvGYWWi_+d_Zc-BM0{E79d^7w>A-3m
zt9SDopYJ;}x20n7<_~)mtZkH9G*_^eX6a34;TB5szp?Xso$7<8^%W-^Z*Od9ov69U
z@W&i;NvWire5*_}8^WC4ojf~p7Vn1M>)sD9J$61Xw8=r}OLlSg@AHB-|8qmOHS5mU
zvh$V=-yP?f-ct9ETPLL~^VjT_@d-I#H1*ZfNl~w^+q`XPE)jkBYLmUOlI8)a%GjXT
zq*YlHB-16WP4BJe@V>FA)M3wZ^#%K+StYucMeemfDcv#S|B7!0MPel`9P?7VxBPj?
zBpG6*HQ$1Hvu@1loxV?3Exg}1{jnX}t@j->9&eL*&7hzsc`v+F(Lo_|=e;uq6N7bw
z!j}A>r(ts?b%Rz^566y&iccO%Zx8jKQutxX3jf<m3)^gN@robp*ERBGD)#lBcJ)lC
zK<bgCg9o!eL<T0E{oq$Q^XM;*A4Vb7QUCW}=@JuvXV+Xe!(r8QjRm`uePzR=Cd;37
z>M!hVsaws$dwW{#T2`e+6^thqZM{=>P*UPt$?MqVpSCH>PgSu^2uS++CsOk%zbxzW
z_@-Nyj;klz?@w7()p=m!RTIZ3-eRXD?n{x<g2_#fn1893ay?{Hls$7=$Ui;kvPyQ3
zuft)>4afKl|E|6I`=fMZrqs19)-C@wL@Vl~lvrG94PQP}!hPwMoyUvPPbZ&9o6W0H
zFilI|xA@n@l_&Pa^Kn?pT{B^b*)81^(5J3>C}&B`)-a9tU&^)Y=LF}RoZ!v*C-~Kb
zuiZj7BV1V`-ux*Q+<%+z%T{^UQ;~}<tS<f_-7q_{<F(ZK4`S)h*564DY>u)vJnB3v
z<K(WhX_;>qU3fKP^$FWsI~uKDPMf<zZSTifE5mN@&yRKWi#IUwuYbDOD{cD4sl7)R
z9_@bTv_1Ok!)Nnu=AZoUwdWP<JssPim5t%+XL#I+KKu7Hm;K${tfGn=ei*;kTW9>>
z;hCw`S>5~_d2bglvAa>SL1t5%N1pw0tG8ND)j7{4A6;o6R<yZ!Rh*itPvVbjI~!V~
znT_7P=3jeQ*(TBXvX8im!q@O~VuhwxgU?x?xVU%5D)m{<*ByMJ#}@f{i@f%(BR=+A
zdpAz0HqHv0EV4#=?QYX^(NR^O9a%M(cSz}4ohefJIk|C@^^!OJ^ENOucpiW1SI1;l
zm&43)syb4i{cq>&^M^IGmTR9pcHxy-^Rjk<H(Ry_b;<TU)1Az|`B2Tbh!gXc$FH4z
z^3FD^%MM?+Y`En7bJ_aq3e`$qqFye1dhLS74i#yg>KoR*m90_wc~yURt<TqriP^s_
zq-EusUEfx6$n9Tqs+qlO^ZEs|g6H*1J=0mbWcT|IixZDOdgv>1QFarrfSYAQNn7gU
zs~-B+-`PL<J$!jvYvD?Bu4(VtpLnea&d+kwN>EwPv&~GS-gHs=?x*hprnTQ%TXXiF
z^t%t+7ap55&8GJHUBQ|6RaqaeOun>*!}xv9(ydR;XJl?Kz9K2iyzlgmukS8ObUl$*
zosntqX#VXB?r)~1mvbBmk>2jJ(oAXTiiXxp|E|Wod9s4l@l2TR(Mb%?%sp?4>pbW^
zUcTN>LQwXDq>8b&_2Gw?G?-YAuij?;Z|>|(KaVWgrZ}xQsN(&e)I;Agm*xh3<o;DZ
zY5V;}(Q{kaPws6w#jt!v!`tOkw;sIr{QXs<8+Gp2r+HpVeR9v-acbBNcJAd9tJGY!
zOCGLp5nccM&sn`g4_Cfv*;RS$!>ODunQ!wqnFvJi?a}Uv@eSJ@AlxA)#_{<4OnWt*
zB<)!NA6P7QnTX7_E)|%lsb2G$<BILt3@b-BRzFj=63%zhA@MxF_N#U5Zxxmcy*AZ)
zlH@-grPSmW=i_tAHh;6-xBQOgf%^(VZRWr9Z>rXB+4<JAWx>aYe&*ME<maE<=G?JS
z?M=hpRR<iTm7iJdul{`L=BCTjmt<VB^6#14F>{F|#}s|e#L5rvEf3oN`}cUo{GX1Z
zXLgiN>NPP`wEW;PagpS1;}>(kt_;5XYH6xStx5O%pTF7axXM3BrPS`O5lnxzwm{i>
zW^#Ay=cE-b!HpH)4+UEpoKX7|8W@)J<#DamFRMj`4=j1?_)Vpbna{iaTYheJ=Uts!
z=^I(4zv|yC{C#%zhl$>NkH6$^{~EP(kMhlL0(mFhFHN7iKUcf;314COgY}Me%k$oS
zU2{lzx&NE@tM4_=EVyLG(;<4V@%+Io)idk?cilPW6}8>JWIi|V^~YOY?M~66<=HYP
zAG8%V@e6QH^I`daVaa*Za`$J|lh&Nut^98pw|-jGq9D~bbB{a@eO<%9U+z)ptuQ?|
zncY2dr3(z-9K7}-Gx6T+`bW7dEY2<yVYs!MZ|Bs{kK>l{g&v%|!m&qbMml@T6P8bN
z)wxV0@;1zWEVzQ*cTUQivS*>btJYW)PqbjL+ufQS^t7IhzbGIvDCj`j--<x(<A*eU
z`Ua>h`7L<BmxcS?`kg)fzZvi8uCu7W<|Ui?@wtew=!%Gpn`?ioq_4J`=6;Z|()P8H
z_7{<3y`2BP`Ob;aboD$mee;b}H`fW8S!%6k`YdCaZNuspWlXuNc2)8CPoK5lD$Kop
zGdG<26d0}g#;x{mf#`vcy-Pfqt)^K;tl8o-Eojr)q+E@2y1Q7eMzBdQEhu4Kx8H8M
zc6yrETZu2*XWVVux=Zr5MxOQM`Lz=l$e14OIcM;LP3&z1@99!~6$7?Yu8$Nxclz!-
zzjBuFzx7LUlcQdTZ|3<t;n=!pR>7}p+-1e)*8X3xDClikPEt~a*C}g_hq+H86%CfE
zFLgclp}!_r!K_q4hfiKPTGZ+0tm7NbTM1d~{0P{)u42mj6@RO*JD>9imulrx55JQ1
z;leIc%fIfWFP#o9+7{UAu-GXoapw;u7v{~WM;*g-`c8;5XReg$+^}!1|FvZXdDUF1
zS1mW(FAI=uc|TWiWy*}HMnNYygtWe#*p+Ag{CeqQQ9G%R=imHfub#u&t^Pe>h2Msd
zDSh!btywzH1eAPidZ@9YtEQK0RT=X>`Teptzc_KbOU#<9AD5r8sZME=fxf~N@%Hdn
zdjH*5w<!j%4S2k4*Nc+E+OvI+CRFt}o@xqy{^zHE{iXU+-gQ~bkqfLJEZ95OA)?%H
zVp0E&+6boRv>#K{ubM85*0OkKSGoLa2&*LPDZ9#os-Iu@sy<jZD|BXm-k#(Z;84B&
z&v9Xw%EVP)7~0n|xNbPB;jC$6Z&1u!#;<)!(5I{GR#8Bz*jLYOr>>aHDz90tZI-#a
zJRp8LLuRD*Zpr6cd;20RY=oqv>Wk*S+N?3H?CBTp$zRsTG&P+vy`&JZozKAV_H&m-
zw~7Q){{MZwwDs75J3A`3ZkEWI_2sYrp18*EE)ULpcbU5_B2g@&?&;<I=B&4#+q7?;
z#l17@^o*!A7KuNbx4hUn>Ai%}>`0Z{tb%XO<P~I#vK&3raO_ABqfnRVPx0j!4?X!H
za$Zh;L3hVKhw3yzQ3X-Cl>3skzmu2p`4;QBWp6&r>i(hR>+68B{ByaB<EOEU?JtyF
zbjIjUUj=8KrNi-G1}yyPaXF_WG@nmg(YUC-;xtRY>89lyHgoLGi1{Y%dHSAHQfV{$
z=lJy@v(h5Y9N)Lm`6`RYBF-B!at{x1*aY9J&6~d}``?DoKOYKxlc?Flural)S|?FB
zVUx4hr5R@qPrQ@wx!+TCS^pL#t?MgXTNRpF)(0CccduPPam|$#s$Wxsx3(<LjQg^>
zaq_brO$s}rj-NO`B`agb?n2S45<Q>f8BQFUz57#2P4b4<7w4Aw{ph{@_2>#U-xSM6
z=l_#?#J|73F5SJmIAq!<y{friU21~wU;gfSZ#B!A4gL0Y6QgG~Pu^x7{l8uyJ8-*!
zQs(hH44$ELAFKWn%xd*@>uB45(?>I=qoitGWcB~xM=NFioBUZ}R<u-N+vWZBEwAh9
zQ^R*Qd{F92;5^oLp7-v;+PATB4JA_<<>%G^Ja*(5x8#O9*ZG7rC%F9fSZKO6CVsU}
zj_MVLBPTYx^}k*!yDHOb)!a{eUvoGb$6ZaZws@E8?8dWbyZ7mgC5zVQXJu602y_+~
zUu9l=M{r|Ay-C9Ed21xK*Uo*l&9uz%Ek~1lw{O-jL7}SuPCp90BZ|K`Rot4pVgd73
zRxy?-fAcau1>bU(2%U6@>RYh9@Z+pKtd_cB5%mlq5(alqGzQ&lTf27Zk!|mtm|wm-
z5;F6nsf|px%GtAqo_+!<vo(BF<1Xzo*Pp@h>(5(>s*(tS-gbdEtP(PUD}=XI9937V
z>~m{;Bf_i|Cwt>!_>+`VN965}SvIUW7PRU?thYn(nrE8V%OCjj&zo%-^|<M1ki})T
z8z!5pe;)n#?emMT8oulrbGEJ5tYm#4SjnHjpU~gQ^5U0F%f2L^sQ3*cW$_7}S9cq)
zi+NNdaQP+Ak-6q?US@thwRh_Ko_R;VThCYd`0GiHuP+}@#_R<aR%g?e&G%iS<o}?Y
zZRyezcczL61e{4_b-N^=q88UP@6zh$?^RB2Upar{Vdib!f}T3->tc>hyuaDp^u~ky
z71J*AJqcd3E<%ZCp~-(Y*UR$`?tE?ZT*6YhMtqm!3g@UL6MCJycdV)5`+Ldq`oiSd
z$4)*v6SdmT?KH=Vtd*<wE<gT!pLXM-1Zk%iQ<u*cQ`Ocxn{rcnQMRmT=bCihFOwUN
zttrx~%FL;L#B6S1pe*t9_}dse#eTi^T`lpmW^<(f-&Jv|x|E~n&%GrU#(P7R9XAx(
z_uQB$r<Ydd6qtQ_*MbS6^E&@eQ403CyrX9C?=|apzh3q~BWp%il>CSPyLK45=ZVRN
z&s+Q8dWO%>u8`Loo*eEkeyE+cv193^PjeQW?yVL|&KJ8Tl5k>P<7H_soyqGWjaKxW
z`0{k=yZj*2YzgKTmV00Je~qg$d0nz~{l<f@K2O!Y)Ac=e?^li$4vDJQKIy;ty!1tE
zxSRwRORwyVC59?(CvE$@+rCJIoYoaD7QMfFgX5a}%m46BZEb#C)Bk5jv<s6|-j^7&
zt%(ab4BhADe>&AQ!zp-Ii02{;QSp>NA|`$+n^!FLd?9aFC1exP!hZIQ73*(xx#B4E
zm)EvC@SVT+(KP8+Pjr;V%jA;4*r)dyM0qSiL-ex!3OsbLHctI(B4wsxn;yA`QGTP;
z#6KebRekxE_i}Xe@9yt7{q1OZ*P#z#FPJRdk9bdaI2ymC!QfreE6>M0I;uCA7e8F}
zI$q;bN$TF6%d(c-jER%Db)C=tk?y^fd-+Qwj6-v!&u&@Da_P&SsTJGb7w*b!Qog1u
zpIN_Lx_F<MebNV^(ifIp%I1>0JXR^3SXsuC(e#xw-!10p5jR&^W7*GKb+hJ9kZ{Y|
zy1Jt_skXj?DQD}Ni`P0C)-2CiB4c5Yu4eb<B~y~H=j+{Kzb+WBZ(hBq^><IO?~g}n
z=d9Xemgq??teyWfSYuj*?3wqA{I^GWazs6Lj((yq@cw#>K+<!sBGD$*gZnr6bZ!W}
z=CdV&>zT%nn9FM?`+Z(r!`|c&;M1`9Me&?z3mBBtOPpE1E_Dd(_PuJqXwN0jjcZZ_
zoi|<W{8O!z{`p1WyZ86==T+3@NWGY!dONDpaAn)#b64&?jpur%z1V2>mut(pw`qLx
zc%vRC;q%8rVuPI2hjZTPYqJ8TzGviBowZfqSi^4P``&X((|&nAiI9zY8=&lV``$C2
zCvg`u|8liuM9=<YAskn~J}v$k^QwJa{WFV<JBzMZ$y*kGu;n{@MM`b=ri`fvG?~}W
z(QbRXXTf3#gI{cikBB<&H}(H$Ev%w_bY1;f_LEB|HCy=~5{=Dbn}6i}pSk~YT!TYS
zPMBx6g(bcJzO6uZ<aV1=PftFYru_PF@aC)i4%vIzjDGWqPB#+IQR^4D>^=9+XUE3^
z_h;pMw01wbw&B;eCBf%Qvvl5EzH&8pw^GKV2mBel%lCd<_I9?QLv^juG11S`-0R=#
zUrgp&?;NAv>>KxYZyaOWwaFheQlw8emwsTHzj(RW4OKa*yPOY2zZoyKm~LRCVZ!=G
z=7z;>Ce;%{r@yePOyhMrEU;WKMMqM{_?^RPwGTl>8hra^uCOnCQgG8D)KvA&GlmC^
zFIG&xcvtHGG)1PkPZ96UHnsUQFL*k8-hR1&E6bWE_owg6&SscoF1UN;pVl+=ZQB)j
zHb&{+`s&d=@9TwEZ@UC+e&p5KGTgfE+f%n~qo>)M@a=Qk9hOwfdJ8_ef2qFU^3)qg
zcknr0SudExbhFvhpr<9CSNx*h3pRn41cgsG7p%xUA+`1Yxx>a)_3}aiEB}Uvc!>1`
zI=p^SnZI_!QH_kxseLnzFZt|wT&;I;d;fWtv@M2>-&9>@9O*y3KWNgKb5fh{&Fk{{
z{BT?3>2)9UuT7gg`Sgl}4^Qo$S-gz=KL7dAJ3NLmrr8yo&uy%uJ7n)qKD{_8dQ-P%
zyT$*zO)F)Ne62L#x&3Be^~?u{Z0|8GG-UmAa&d6v8lHJuHbgw06c%{#W~7iYbCinX
z?loP@HD_+IPj^W_Az*(%;J2}GSl?dbZSLhsYWnQfHV3Ot*`A)u-{2);viU}7U&~}U
z;keV*^Vi?tc)XjJ>)=tdiHq+{ZIoI0X}1DH*#0xN@$;_R?UV{?xhYwyy)>Y}<BZ3d
zt#70b8?(z6U$3q2NWU$y;Xz>hQ|6W0dF9skUhgO<KW(?7+|R1esFh>h%meq>xAFJN
zC|}|&tSb7Xex31xXJ_Ht{2Jk|YaVx2-7Dzyk*qmceNe_<w?T?0H@tP$!~6Ali7XHA
zsMchvYjDqH_nn>3TjIuK%PW|bp&PGVx2|=g;{9Jo-xe&6UHka#RNcATF7eLujM2Pe
zy!J-zv{J^|(mXSB9?s#h77jkxxZ-;u+w!_)3p7MuZ>*YFuXQcDV0qcqb63BFb+1*N
zl3N?5u-@^ez>8m{3%!<FD&CkWac14&Cs%pfFER%^8CEnIr0n*er~7ixCa>2zjc-}X
zFR-#IO%!i?@=IP|d)(z2hg~ll>@Pnj_Csinsf(eM!?V8KK6i|>T=Op8bW~JqoY{DE
z$!-H@t74&$v$}F!!P7j=&nc}C2>*NVvijLAss?PWHnWc(?Uj4B;?L{km*3y{pAY!`
z{#u34ul3s*qz<!9xe)$E;I44=qqL1>%Q}m6%~@V&wO@L7EVxMQmK>j)vgdh=mEEd*
z`Zk<_C&Vr|_Q-W+vKe$w@46->#3~r+=1~yE-Or&evgxz(lZZ7w)@yv0SAWjC(>+0^
z?7Mn+^SpPrE_uGcaP77H^~x3ZocQ+&#|1B$eJ0G>;dI;g30ymNXlLoIJI{YPQzi0>
z@+MzTi!Vu&AN-ni!dfM8_V-(dkH*^0dSBnRGpX9;zH!l{E~8^N>c3U7Z!Et4*@BTN
zWB#Pya&kxegr{j~Ji58*MB<wM)*93Emd8z3*uR~(N4%su_RR*N`|BKXi)xoJ8Wl~?
z;7C-B`2519_<vgL_FKD_Z{K!GXG*oh6g#Gl(sdu+27Pn<oVl%GS4s0+?|>b-O<GFj
z@<)_TWFGXMkjBC|XVv4SGoN_;e0$yJae_D3|K&%y=U?SJx5}qTw_nD*J@QG>)^Duq
zl)E=>3(=Pq4qek6(8ThxF7$?VuSx&aliUK=jN;280w4YIcrnSl-*Mse%{gxsloDh4
zS6w`PV$y;Q%hXEk^x96|?_(B!mAB7~>En;HZ-1=LHpr~g`PF(vNl{f}$<sx*0wRCT
zPuY0v>Sx9^`T`$+eSE9^^31D}{JV#p?b;t5pZ`$e_Ss*3Ox_h!Eq2WQE)tz*;&6k9
zccbY?M!pblZ|>Hht(ukUPTcAFD$fLqmv_4US8Dazv3ye9-09DM?o7NG6kM#Ao#AsM
z!&o5g`c(hvg`J&p9uXT>eerd$c)i4MN93RO-#@wKk9wE}A1Ob&o-^mj`X37aMIRe!
z$oc=9w9s2jUWPGw0pAB5>A#kzW~%I0wVGaV&h(*&@09xtELMdQGhKE$Fa>YlR~T~b
z@t-Bfr*740)D^#7f6?#P8m}o#D!XOexkE!69;{jSC(%rWF-9T(rNbMM&rf$=yBpEA
zVa^2BUv5?_MJ>%&Y+{)FapQBIBQO2KWRo7h*WKe3`9XZ<=Cb&bw6gNOZL;EKttAe<
z?+$&q@V98|f$jD8(j9JD)rm)xy<^MNE<AC|<CAs#imJ%{N3@w&&XT&vnIgW=?MNMS
za+b{^;mkd+)-A~0opfTc*S_>#ce_n#Z3iq3yv?*iH`_CxY^*&clK*?Q({8y>B1;}U
zvsIm$bnfeP$8D=VOJsy*2zzcxSvkuvcGYX=nLlDmJlZ6B9HS5QKXcokajhVbmwoZi
z)OCBx*M9rjqQ}ZqvO(kEgkH;(e+%X{KPl>9`^Mq2#OLFoLpz*qUON)&Q{0x?yXsc|
zU#TFigHKm!>Uwk4SMhYYrOa!zQO~kHx=Tr6*OfV!UN`j|JSR}n#j!jsVt%IW!(HMR
z|Ie>?OMLL*<Gwy~l~Wqq4^6$dE#K_ss#?~_xIi`T3+jiL{b*TbUASB6Y`3C7MVnw8
zU(&RHe(|pF-rwW4p0B0svahpgpX{cb<NQaLJqo+;6=>C5uDm;c_oeL`OEs>>q=_B<
zFZi1Mo9KeSTML#Oik-OWVjP{wDz$xf!s6O0$<3PO1vBrR+puswvvp5M5_jDEp!C&l
z%O-shS?yA?dWvY-$4{TwzN~g$wkMdMHT+F%#Ve=d|2(em(Ouk<_TRi#G)n48_5SO-
z-+s~U$jr>+<XpCpTSYY@#Gw2`olQZFpY%tY+=frKjsG*|XzrP}Hbdp^Oxd$8CoHG2
z9`5{6WO)C`O_RV6RrN9dMJ_AuX34t1?X}A@tGV*vtD>Df&J0IC+;+J?b)xEd6OF~+
z93y#+r*HYfVQl=ece!)7|J=F@>jUoZJ9O{nyB`-e&Dj?)`{s`hzNTfb1rPVvTsSSS
zCbM2oyVkUn|Kp72wg)=G(^((hx_A1>qxDI$Ecz=B2X6SUFzx!*w6_AO**f*Va(MSU
zWv=_U@z?D2jSL@NO<J)+O2<^$SjJs^eYyUej-LnOeox9=uW)wTC)1C=e;s`?Lu{MB
zL5K0hh8k<L@)y?+pIg*dHLZHqGxoW;HnYAdY&-Vjdvr<2oJSuy|NDM8^37>hVL;o#
z<jlmVo`Z3*6M}4PR793ao)(|5k$KI@o-b#LHShd7oOW{g$@!Y~TvJnWBmy711_iik
zcK_Y6k6rfHkInmia$+v^mM{J5GrPxh{{4BLsY~Bovv<k6n-CGKQ*iQE(eCKAqK_1W
z^{s#Rc3w6<FS5xlAVl|qW|DKmy=52sUVJm>kYrTb+M&9lNYG`cNQs-*+qdN(&cy7_
zS!OG^wZkX!5{K&><u?x`4oU@2Ui{!2TYY+RvjS6pU<Q+jV_Q{Ask^1#-sSxocE=BA
zq$!3~?pn4c`Ao*{w#t^WNgZDW);|miSgsSqa(M6GfNt$c*9*R$NjrNykm+I84c@D_
zvNKYn%&WL##b>{K$hop}7c)oLx5$L^*_WOl7qLiIe>M5-y;8mdm-(mVonG}w<;&Y}
z-?eA$e(s&{YE88E#Y_hMtLOQeyQUsAI?mE<)Z?j}R=2uJdcnW`i%|zdLpvlQ=WEXH
z-p4q@>Am+^3#X0mq<j54Bm^ICl$<J2a8CKn&49(%ezYFB&t^LR!*-KdyTdjv+jeN*
zo*U=Cb7jhfzu~x9{E{)_)7cM-d**yRziDaynf;GXeg6E~vBdCwUP@w>=#vOZ&9>6R
z-`Py1N-vq@@0&ZpEncqa{r+uhr{8>Dm;di~($tvK{}=*T-lm%04}I~H+4qjdM?GhW
zwbk}dJ}UGVcjUi4epTnuq!g=Js@_+>?J9b`IZ;D%Wz8gwkd8B5nx%D{)f#Lacm2sK
z{C!d;(CMOz8e^dEYX4Wl{<GJ|i@M&Nudet@DIr5mUino<!OG}n-Mh?c=4oHb;~JPG
zHYvQ~EJ(kj<eq-X$4j4e$D-fe(bI2yx2t)WJ?VOjh_}Rso`gkJb!uPqIl07NE<Jvk
zIb>e*k&0e#eWx-5pP6&Zg5RfgYHiqZsq{zR(F;69pTxRmIo7>Ayy^Yk?F?I*H->CH
z!u+~Lz}@-BksxuOm%K&C+}M||D?ahM^?i?><x<J?wQUQ(N|-7oJX5w**>L#4bFK|D
zmbc0U=ki=M-Tw5~>JO1yt<}mFDb@Zr*_*MODd~B1(9NV-wxui7FaQ1Z=jtBCgFNP@
zq1*ard$42$Yi>5?F}mCln4%%W<K0>OMy7bton!Z}{_NGB$g!V8DB<8mu7urcrH3BM
z#Y){>-umj=f;~m6j{bbcy)8)7{?k<Vg$x?6BE)A&v%Y2dc!1lpYUSPLvo0DA{?|8z
zvRXabp}$!DZTULs^{i9;Z?buJ#ePusSa#EKQsr*GL&<(lQk6enY)($-+A0xy<+oSh
zy^JXTb&DtF7i`+=*i^fDde?;ss%9(S&Y0>IJYoJ4r|-2NcO6!L-02v-Yr)-VDlWx(
zOs}uK`{CWeGOOYD<NeDFBqf$Ix&L#!{^{eFJg@e^Yei=RLzdR~oKj2CXxsK|gIitd
zwO8ApFDnyXti%wz=ZKQF(TmAJ`wwZ%`YySkWVK9#V(_Fiz1$a{W^R6-%dkMi?)$P;
zQKj0oSG(uF*yWe!UeVoh=ip4s*_VxKm@YQ%YkgH^Y8a@>RP>hZ#&Uk?nZCliww%m5
zSjL~ptE^Twd&%QGp6kEs4l7Lg&tHEz`VD*WG$R{bm!sbqAIk1~W#IOH{jQl=cCQ<g
z{)%g@X_N2#uVFb&DpaI-i`G)frP?y$9L|n5O6|w5vE*L}?U$J$v(9Yi%J~J{7jItR
zP`SQepzxFH#E4fHzAbq7>*->XqjN1fJLNgD&U4QHcW;SWjPWv#s(G)JZ?V<1eeZQ#
zFn8meSuES;J=`OB>WJRNdF*?3e%;LFXCC-xN}})qD~-CF4Cj*HEn)hwPSR9QXu`9E
zx=WSImrn}WRTVRdPlva){oAFvo3C$c<z<*sP+<Fc<8dL=1wH!nk52yJAI{N#W~yrN
zTcJ(KyT4~RZ{WN7#rXlt`4bNh{Hvb-N&bT5tq;B~Up7zMZ?v;+@&c`YQ7mWf3Yu#b
z+31{Anbax5QhbLyZ$Z+n8B;YA_e^eccMv!)Z9M<YVK1S$P3J?Rn^eBPV}2weli@bC
zFtNr(>CK)+n|Dlc<n-h@6BZfEt6}fv+~RAo=cUV|oY&5_sxSI%_Mf!%p1pfD`>UL7
zqW#-Ht~r^UZWhqe?VmF#R{zeysrOsO>p%aUZ^ly|ZMLRu?$L!#)1$5j7vJ!mdieXU
ztxWn&rwx~EJ?0nIrr{C7plD{hFYUH?#ld2|z%#DDyAK~qaAW2O&6%&W`tq^-EiGLP
zJ2E!6eiod)$K2z}<MIy=mT+hJyYsR6o|(J%)=YtaCmBrywu%KT*&&gw&$_AYTirc_
zZMSyu@@2X;1s=>dXw3W=dSt1{Og4Ej?m7Q0%Gm$1ITd)g+)obDPtWENwN(%0SKUy(
z_=?ri*>3sfz7JMqNiy{wpU$=aZrs1$dr$l4l%GHQAiMnTp>3<u4b<-?M(<I(vg4Bz
zU%i{~$*H*-z1P<=etX0nF(JdfI^M9FpXYIa{iCCN>uPpMKQOuVqR8~CTJ&81tmS95
zb{rDCv+?tG6~iezj@>s9|GVYu-Zt4);uTXRn9cvLHqQK-)f^Ikc;))KsYkc&lDv2<
zO4_%5eQUy*ef0}w=T$U(HE3D6>RgfJwqrL=#`?egDaL7=sdI^W?~Tx>wL-lWr_RmZ
z-dn}?hQE|y${OAc`$}sjd9~fo^bOH<y}4t{p1J7@@13&h&ilFT=N)@X^#>+yj;q4f
z|9Ks1ee3i>m0$heRJRH(zwk@>bbQD85PcQ7%WLzR?{51sOZ9AJ^(DcNi*?tpUw6t!
z=!l}llN~zEv1$paOwD?)+m)>@ojqx?=UYW`x^42?tO%v~A$k@+y174I*r)kQYs<<0
z1;Gy;EY$;c-G94o`oYclu`hN^+p*}57|Z@O+boVw(&n%@`%gAMS#%$(W_4Xv^qNJ#
z6s#WASod)(e7v2z@_Xd6k7*f8jRN@(8m*c2{fO?Rn~q6cE^bG*U8}$U_o~07=8TI?
zK|LCqnSH-5`FO$h(_Fqc8Zvvf*pz>;x9w2rdN|eIbVA_{i@DpvI~Y%Y-QKcY|I*(F
zYt#<kPCYwmarvg1D;{z%cx;`2YPIsjA4<KpF;xq$TVz=4EWX;aXs22%TY?!!SWUpw
zIlp37t=B();)vwL$Tt@S)~Kw0U|%F`{eIf<)A1$?ot)x~i|RI+yjaHke~zhg;Uv!X
zhn?pRTxH&~WZT@ub}x<h{nSk8jxv6vy=s$v=p9#SnLmqJW<7|BOM18<tiI)^ujh8N
zaLuQCCz$+Plc*R|G@T_+;$|A-w?z>;50p9!+fSPKC~2^-U2MANz~415a-OdEGs%*-
zb?S7ciT&@~G(P-YzVT{(K|fb@?VR_0s#0g-W3yY?0vA>mnY)JnZcvImy&_rnp|HCq
zkKxvj_ESr{6hCZ8z1VQ<%1*{)|KIU9vje!VZ&>v4T~OXemcs2N&n}$~;Mx}2(Z|Jq
zcnwRP-k~th#YS_@nfkaZ!p)NAbuy@hX|D3zxvgI8RL;qrQ8i7A-mN{c<8czNb>E{B
zrx|~nHg26*KJ$83<2FN$mD6AJn5gVraP_~jLcYw28EqM^S6|;tde;AKSCLi-zp>MY
z&N~H>*<3X$Q+DkL51lJ@!st~+SLXGZ|E6Dl=as$rt%A?W1#0W>oDx{SQuFbIYM-ib
z#(=oL|JK*a*&f~Mbzp~zn%MM6+1}{C5wq8731|vNiaZEZ-QT|_S<galw$SZglYJS&
zj|Qh)`*17e*!mTF{tGjEZe-h`)-X5i(Y>_g|5^GI=XP(&vtFsxelm4#Q%?9pQ;!MV
zDQz=dj;hv`b#5z8<m)w!Os>^kQK@<Q+AH=A`)3qp+>Sop^sxWSt-L(@xdKO6J}oj3
z{dcqOL(N&=jg#Gf)lFQ!Y<<y%#wl5%XOvR^T`9C^eEMomV7OV0(a!ra-@M-{{646C
z|IV7v-VrD7-#E7V*4enrjIF7Ej-PtSH>I%f^OxXLI|T)8Y@Lj@?r9hOpZxe^dPvtS
zPi0Tna8`cBhRe|rGN;6YdDKsye7*J`WAF*(d>ebA(g!D=-brSPSoh`9_jKixkDqo2
ze$8Q?vZ{sa<#VA0B_Ft6YHd2m?CVt7dyFaI-8zjG!JAtn=4$@pubpSE5qqiUen^hs
z?7+(l4rK&8MCaen{@>?i{&V$*-#agvJi0OW+jgyG=L(j}d#B7kf8pumHS^aTf4ZFE
zi%4yZZ^l8!r#XH-`~OD1JIA?Y!!MVkdyR$uY8A})$-EbT^Dd8zky>qFsi|$#xBc8(
zm=2YTi!w+5HQ8jvxGpfz{O!@5?d37IbzkjuRqXj5EwsE&xMHuGyzQPz)iOLgnAe@t
z?U4Sau*B+Ub$XR|Wc=OCF8xmT?W^`JEB80wp~4x(v6Z<tj9<z6*yN2X@Bi`Aye-fg
zFe~uuUKgIUHlYx{twPq)f6pl|)((!n^YhBQu%(XrbHrBji7G6xQ=G5&MY!JWr$t-q
z-QAOXFK)PAlyks~Ki17_QTdzr^@Ve$*&I&&_jRJ7!HcDPrff)z;fi$;T=T}KrbtCD
z_146DZ>kT6topohnx-W~kPr8Sf@@l{XGK>TDVX(cT<yO*{c_eG!^k(9(`6+d#IK8R
z_LW*B`cnK!-RbMR|9^h|z`f&cdjD3p82)|H9uE%+r`WM@sPvZHlTMFkx}f<)`^nE6
zsc!iTPi>qvbB?3hUlEJ)57DQTd4C;nz4ElCOt-=^&qd~*iskl<Quo)<%_UzKy=O4%
zeQ%?9<VokA9-*BAwR6`0=!w0auu!?8;bUx=_2Jc5R`+XM+T@Z_Y{t2T*>U$$(FI#~
z9{o_ae9C#FTJz(pbog$({nc`!%6FRM&Ly$B8%2tJEsNq;)p8|xoqf;U(4o=4ASioB
zvApqLUOB<%KXZNWMm}`$d5~6hYi+Ud*28grzhq_B`bbUQo0Vm4$}S#l6nHkl=cavm
z_l`&V7IaJz`1f-)-{!(T;l~RWmTsQL`A+1=CFT7)1y?>>@Oo>IaH5zvGw0)<)faap
z-u-sh$|{jrrpQDpgyGUt)0FcOGxY?&^h_{{nZ31ZZdqCHm!iq#{(&oUA3mDBS7XPP
zmbd=bdM?_iL}jV;d|2ZZJ-fn)ch1xc>^rktRTrB6k3Cwpn>RI2XPR8YcF{FAju|cf
z)*Y#TN$|CpPy7C<|Ieq$EEn)w=&|wQ%H75aw~F^1{;9_NY3HuJK1Y@ZTzX-?_CdeC
zK+q}i2QMGY4|NLO${Hwhcjbp)3;L{2pI><)Bd^Th&uQxiSFd<aSW<a;TZus1QeEjg
zl1C1lwV7V2sw>MZAJh5zSK)lQpR6uZ*W30OJ?Q+d{(i?X+Xu=ri5)d7t9>rqnqBtr
zZ?$%7GfS-c=eUm+J4`pJY=5+2BCoCHmL-|-3zmQ7$vz&L+_mIhk#Jb^)#SwI4}3&c
z&bJ6(cK&DS#;xb04(RZeUz29cYW^~Nwev06pxuUFrZEXBh#xk1IwkUno1OHr18zHh
zD6PA-Xp8Ze&a@jB)~5UxxIOWt;@fZMp5JY}&XwpWzboR$K8D-Mj5BMha`G=(U48$R
zrP}3(jN3jLY0=sH1m@<x6#jKbU182zmQFRsFS&AGR=)Uq>zk=M*V~?p%nBa)6Xa~K
zDQuIiUa;uXeWt_wJf7vI4mZmkC8Bat`{Jt#zlHWSMQ1SD?bs?W;4f0=RVq9C%Zeg~
z;)y1696UNDLS}_bm%r|~>%eh~nTG#`?s`tOn;g(58CGz%I6kj*Bf~V^EAnn7{b`@K
zgl9yGtDkuh+`f3ij75@Hp0nr{ar^AtuqkHuot1augk-ngITUaxzUUi^b%{-gjQskC
z;ib=i2YlSE`B}WRZPMJB<x;hAGnN>gSiySU>_^s4uS_f6XKQ}e-?C`4Z+xLR`^@yi
z{rSrx+CoxpYTw-(lX1o?!r@8P;k2{2_xwM9?1JaU=QWP&i<d+s@4mDpU)<+njQE#_
zG6~07C#J62dLpO)Tz#}=)kfy3#Krrp?|o~3a#|%!Kj!+f;7cEEy$nD4Ur9V5lOf=i
zD`w-ZbE(jkdC}8@B_%rw-UJ!k{v>%!;=?LS=5sy&4({VhHW73dF4J6aR{H5ji5Pyy
z=*-;_3!I`arhb(xo~z6}U9Hz8BR}EQt+p252>yc2vo5cS=)H2Vr{h+1_pDCS$4aMM
z!pwX4o`2V$zdlqu<(*~4;-2pz<!!8iKT}i=TQ6CnBKk^4`d&=K^~c;IB`Yp_`0fel
zy38Z-YEtEux>ZY>&tB9D3m0eneJ$g_fzHqyU*c!0r#+h!Z!i7l<JRK~78KpcXgX(~
zqZRftAb-)(tyBKxyjoD+Qpaz9FXG|l|3~a%^&Kx9K7a0#P<DNU!;6U`=LPpCFva!-
zTNM48Qt(|$A!qFwon)Wesq7aYYKLFV6IOgM^ZyzHetXdcmpr!I3YS>EVfE784Obqx
zMYetYapPCrJ0UfJZM9AMihmF26=xSrIJ0T>%x3O4k2YVH`skY=b?17q{)@{Nw>WZE
zr^%hm>UJ&T2w;?0%l*?db7ke(*^?JAFS-&X9DjNB=0>|~7Dw*NpJqB$#5Y6W%$uIy
ziCoeg52pt-+`6z+lA-2}sjZm!qUk?tFM5RjU39;~LNWO+S9q>{Nm9%HM((58i$9z>
zyII_)KbrI5yuWkTz20@?RD0~-+MKJ89<|r&FFUJwa?hl-SGs@HUApshk&5ulFBjV-
z7(Tpu`u{-u;iv01iny68zIw-b|G@ln8k~QtUu6Ub$!kWGWFDJf@~UaQgmmbgzc%^|
zFA9FC=E@p>)l*Hgdimo_&d+_$x2ia9rYPuFf3Ib`KG!LBS@(*t@@khQ%f(N*X6dep
zc00P@OPt2?L&j3BuU9*8zOQ0rQBpMQpOBDSt5p9atNZ4sv#%}H4s8E0XX3p2`Wu4Y
znNkVLq4Q$A1Ae%zoR{|0Kq}~CseS+6pjYR=wp4uUtNc-~q46l-Yp-f^+=*E{AAg-G
zd{WC$HkYGVf0<v-nozzO_f`8%6CP}coBO|8c=Ob(-#Yq?i}fD<l(80`xlFREZ>sX_
zD#>XNv+|j|3^wrpu#OR{J**Whc3vs;YWF6&t$ttT9J0N%d#)FUQq#@riv_;-_-B0O
z(%>lJuHCuUIidT`!YgrYRwb82R#j&3_*LbXZP7mex6<m`&BdFYl8W!vu9unaS~}(P
zz5REqoKnx(PT0>MsMe`Dr)I?*ooh?A7xBp`&HHwSlV?)m{$o}-nVgrRzFfR+%ClMM
ziO762@vYx}FSpD7@Oa0gTaT7Vao67b?YE6p*;}i&-)PDH3BTXy#i+l~oD;=p@q+zy
z+|HA>O=ZosDTm|J-Tvh@HC6>#n)U4da#~M(W&Mrk!RsSF8;aP^I<m^6rkGJR^I_Ch
zmlDzaAB!F>TUvVf=IYGjuN#-|bKA1tY58|e*X0}1eg1oXIdk3r_#dNf+|mNO+=W(L
zxc*?u&ZU1}t0`=olv$(uMDW4epLgy|nX$OuwB^5ik;0Ln4Bd0lZ!#x*O8$J@RrcXE
zd#9rLO;i6S&poQfb?iH9(PQ_drMEu*QVf6nr8DH3U!TAYFQ26AH+?6|J$S3Zo;ufU
zmL#up`-NFw6#T63q)$I{Jz#sz$_aXN-z5ln{ug$ZKOf`T7&gn=BP~XyP+e{3v${C9
zoHzZ<0ag60jZcnDyF1a!dZX5~D(?P&J}0#}c^-Y*P#DAg;NEe+*KcR2^qrgQDqpbw
z>-Cv6CI@c!EnH-I;c+payMoANT~9TE?gt@BKmDy6cIeHUSGg^iZBCQANWAObH;nRo
z_bD;|+hHPl?|0sgNk??9Y~=HhYFTSD@wIiRgvQJM$pXj2J(%*_A|gAV{5|4!?ylDP
z3g)F!*8a|lUK3)Yw-x_7WASrYtB9)Sgr!mWzPnd{36fRy`}wr*_r#ytQ4fn<b6Jn@
zT`?`>-IDs_e$S&{XEGkXQ`%^D<71dy)7{ry)103qKkl1<MStUlIGNVTzb$ksdtR;O
z>B^`KEM;k*df1V{DEsr-g$up%-Ud%vznJB<4~M__>z<BZQ)mCxTVru}Tk(_2n>^Gm
z@6fj8*!E_Q)b4h9uFkzC$9&5TR3;q|S^xR#;Yq(fX>>RIvzWF=;F8xqz2kQRry91t
z`J;R1$i*!?X516pY_4f}=*5fs)yGRGC~B|!9nf~YvfsLQj^U3#k`s2#xS!ha(>o(*
z)p`4~K1a?ZmhGHS+RSlymfW1umpjf$&J`9t&r~YSCH3lf!M6hw4sR4Qo^Ac|=^y3g
zPv+0O_0HA7B3*A&d5x~|roh7bvo+;nZQFh>2-cnuY|ONoiA5{tR+0OJnU2pV#FkGr
zk9w4-m9yei<=v^rrMd3SIS`P)eP_ifv!Y<0I@L!Db$8mRX?lHHCnUPP&^c}&gE`OT
zD38_ATZ>k%JvZfmdZ^0YH{ZfU+L+C+%$E6K7$&~#sV1vzuIJpJZXD|GJ*GY_=U`=D
ze`>>%MUL(!EFG^Fe423jbn(fVLRIRq6Izo3J&vD?;*Fp6@a;*-o@@WNUYeSr{BZHl
zAGIN(?cvGa)n7>p^nKyq#J6@<{(sSv712`<1ynOlW4lvPn!|r@v)IpdJ4>Igw*SS(
zyd+iQ$S;O(FDfntmQ4@1u90fAdB#U}=4awA{|z_EH}SpVWeu!<xJ>8qw&NMwm#fbF
z((rZpqd<}C$t)i}x7@m#w#nz&*FW3eDW6qrK4#mko1&I4t@i2w!`j(SryDQZ@}1&*
zZ&k~4*+R(UM&E0GW&P_DWj0T4`FM-<rqzyJS<iQMN*eI5SZKs*aXtB1Qs<(`&&RK1
zwYCTC5t&=CfdA#v8zpx(Y`ny}`R5s%9gXF7e*-(kb2mgYaP%#j^^dznLhMm2+a}GM
zPs=yfO%ahgb@H}LYw?uhnpW&Vx0t1>SlH~jo&*LtT*#E?`_gzIp6T$Ls<cqY`B4*=
zsVo!@=1ltM9N^kl@K#CJxAv;CN3mmE^OH*#tS{6BUUHPM-#vTL=G=K(ge2pNUKX~V
ziJzBxOvu^F`^2>+V!EQTGd38mti0#9zu5Ko)i+YHN0VHi2~=w}%?w!2{f2Yliv|3Q
zTddySX4~dyY!P#rr*gu?r<2=CB~sYhZcm%d%Er}xu2X-(qZHn>S+0gk4_@qL{lu=?
zr`6N<(U4EXy{<&8Ec_>rb5og0{hH1@&#z@I=eE4Ra+~38CyxG~ivO;b#Qe?92)p9b
zYfw`%dG?I$N!8I4{61*^Kb8Hb`=Ha6*L5L}3`?K>Uw1#ydtJlb*EtR?`<IJO`Vo^7
z%e+int?vF&Mf0UOb@fYM?Emy;olD0Xh5dybb;2huHJ<fo+AKPy`mg_vnafR1|C2S%
zyBGB0iEyMRSKYcsg$e8Yy>{kQ*0;UkZV%h8#BBe*e7WUW@2hMZm9EJ6CcHUtcH(NE
z?Gg+U6ZU>tu_J1R@~Rha)yrqhRhC$h<6H2!r<b`ydDm6T`ltTikF+nj%yBkwTTb^o
z`!XNi36JNsh8dm9nQJ_?DE*4`Zk;{mf993yZCJ({VzTy>;ts7TR+U@yz2nmCmAU7<
zQd5-QnP1Nm66%y{lCnUrwQO2KTcN~}`dZdrm2<{>C)`@IeRtlC#_EobT>`%r{L?z&
z_$FP<=-qkU9gnM5Ty@fwm7ihh=;G+O>h2bPSqrP4j+xC{Z8rueN5pAM>y>i-SXrvq
zQr?{4_Uiu5B|agiCcp9()cxRo|F4bd4Vi$O*`{;vx2IpX*7zv({KMK^>y}kb4=Hdn
zoYZ3=8P48l;pQ+c+bC?+?`dl)zp^jQoUQR)=+Vn{vhz1w^tfQZ-_vC85|>^xmIXN#
z%nXw^89#mEYMK7AaE92|FLBS$XE>K!P2T(S<>MTeov%*4{?s9mBY5}PLAPz)tx*}z
zuKI*2-H-gtrmStYq$b2RwBjq%=gvJ6Py3#wt{2`^pMU4Y!m6M`F9EZbdh5bjkDq$V
z{(n>cT!-`VWY<HY)%!ZHxb^0A%ALBoq2#Hq8q3%9J7=U-UD~>$Z62R_`0D00o8|3J
zmR+dG-f?(xxnGpc*M&Q$*z7He{>;?bb>Hko)``R1{O(r|NUw5pnws8J+hpdl?3eYG
zuoKb-mU+)bICripw@#VI%(Ca|q(Ar1GHI-R@y2lfw(Ild_#a(h@-<%ZFZF{KPf2IL
z`zjvx^ur0~o1=2)uNUBRKHpt>;<4|qutNua{Q0|IU`4dp>5lg|PG3=+HcR-LuDnqn
z^AF}J_4bc{KI2X`o${)rth8g|v<gwtjjR6i9rW$sNp5jh+bHsA)v^~7E4#dxy^^lw
ze)7qDF^{wDhK~!{mfz^Qb$E8gl?si8>2fmjr*6yhUfWlAv3=)%N3BKoqk;nW3+rBd
z<hhoWN#WQb+X+YGij!xCdu8AAkKZZA9FivfbTdnI%6~JDx&}RUueT?PcKl!w%{Oun
z*SwtSIA!bk<03N~?S3w|I>%)1b;d`jx_!mkLwpbUll_chB)RmS9OROVGT!_tDS6-L
zrP>)O7j~QQ@0PIgFl4>3AuL?>z^j{c{%t?2mebvSk0-b#>bZMq;H=Mc?G;Q9XLwH7
zBe1`%t4FM|^mo)`j&DUPtl!^dY~6EwYu|Az-<N-nmVaAsv}ZDN`YD+$EBUW)TCR5>
z^G&GCipRfs`MW>m2Z?01$n~zR5DN9+;8NQ3Smy6j%T;CS73(&x%Dy+3=cs$~GOfQG
zxB2f@op<7vnrnRNv*&kpeLwwQqH4FnchYTtY01vTXQuTCu?D@Ae%cmcRU^<9v-*18
z*VhLpX0Y!Tu}Ktl;cU3K-Bch_!A*Bk#Qw}~i4*s19Cuy4*E{v&%>44wzn<?*CVk!{
zydimw-}K!ZpBz(O_<SX=LczPB+k)Y%9o{|Sn!Igs`?|{PX=<T`sov&hcE|Q{{{8##
zU8DHaAKHrbyKijv7WSH{wekPCZhs4osn?kj=BB!Ax3@6u>OP{r!hG?<!t7R)%ZslG
zR_>ga8rtE$Wy5riS*urftyr}=s$Wui317n-0iOL!+ny;zO`gg-|Gg=fvV;tiw3%II
ztmA8wCkyWjrnFxwoVnvb?7Yej{ncq~0y)!tdk#2oY`B;aRe0jo&HH~{*eZ6(KaSmc
z)#`SupPBux0$+nXd!E+9)H@G0T5oN1(5+7?>btxBgwN;vGe5koFF!bZCT?%_#u;+F
z7d~eln3CXXQ~gwyCn{hu$LWpUTYkiCoxJi}qy2>2s@oizQ<c9jtZqrabZo7IKtfgh
z`f5Lu0@k=meieHo?KgEM#x2;oR&Pa0-r>-)qn$m+<tpcTzc5gmt=N^cwVX%qqj{^M
z`vZG}GaGzM=G?gVjY;#kx6IrtXP#c;I}`CrD16Qn(>Yp}X8WQIr)IouS5MWEzdLK2
z@}10{Tc=bvP2Mha^t-6>t!CkSmN9AmO@XejZT>ENVz(z@a`NF-U*A41$ceH_axSr6
z$b0=RQ-k@jpWKhWW$gHP>74AbKW=SPbuWE2-j=_r!}$=~^g@w;nzBA@{(??X*Jh^O
zcw~@VI%ntdc~TL1{?EI2%@$cw8?CYYqt4X0WBIM;B^zT-G%UKOcJ6=AS22N=`=@@6
z^_*`jerKP+d(ACE|MsZm{N(zxW6pz5k5BJ5=&Te~p5l9Y?ydJb)-S3KnRVUvrN+`3
z*F@%>I-jnoe@Aswrpbw)H?=u=ntr}Ld-R~-M9n6}+10oA2D)$Q5I4CJzig_D&fa<1
zme-V~9<k5+c3!tdOJnBRW(5Q1X|w9m-)ec}9aG7e6K?tCFUt!V-5Z%!Ia{|G{yQGg
z{l59u${lRGM0h=q9uxM_Wwu{n`^wGx{^olD)8`f`PhMDCUwNQn&DQ*Xp4(S!lik}~
z=5xi?&Fo2|hj_z_8`~np7V6oveyW?lX=So=DDT^zClYt1i*J8a^DaK}@x1q2VTmUR
zRjwE3$1zWT@l(p)b-7sG+UaS#(j*_8=gYo$LObn1$;r*frle2aD=**TRde*w`%k7#
zum8qQ<+{-!ynUhH!i&L?Uwdxcd;X*KW6!=%4xj2LX}(($$mGbtclzOnhp{m)H7z-w
zJG|KJS-GyEbp7uTpD$u%&gpY&Rlon@tyugalVQfC*o0?#%#n|xc5OLc|J0}S?D6_z
z=BD>N4t#k3@~a@5e3_;2{D_V9CLR0l&pO$9WLx)KyMh=O<_WouD{oH}x!ud&7I#fx
znL2;%zrLD`)T;X68WsQV33`mb*KgjvI$blsB%p6)<km;GSWXJ8Vx7BV{;kKtEL~X^
zwN1Mi&05cf*6oRPvoCCnvQrW@ez<3CK!@(9^n^b>R)RiDmKz;^)9e!UY~3}5xP9~Z
z!keb8I+M8bo8gRLz2h$ulqxgV_yrn>>BrtoP-8wVZaK{_G3emU6)e}b@3ynOac5QB
zdZ$jFO#bkivOOD$)@7H)-pur{-e~^y+|enC$92}coT4GbFB|uCTI#G*?MFQ1GM--f
zlo2y^`no6X-2v>piai$-cn>tsJH;~LeC^*yGixhlFJE%>ihO7;m;d2CuXs?a%r#A^
z|Lh#x)8`d)Y_+?c9>U|Ov!3<1+p%}Do_@aW!3Tb{^Rv!ewLntv;c;!gd4&^hZP;-<
zJ$}#k2)9Ptx04x9FPs>7wBK&Vr^UKj{|`&cO5J15(R|*X#;|L0ZN()~IWf!or^-TB
z6>NGUePGq*?x|5lZAS0c#;4zONUV;Y#?aU2xq7Pdq6(&?_VN+J8p}_zcs2yY^D<~8
zyWQ&)J{<7IH{(mxqZbVU*3(-jXU|bd&NJ7Uzc*+9pU!40xyR3fkL>Qh`f9r9^wM*|
zvg)ebH|{br89Lp6(z}gywd&qm2D7gIo&3O>_ugswGB2JVKiqD}aw=#z*q^=Wvzhs~
z@S6>dyS91z{FU+Kniti#Xj(veWqPTu!2ye<7iQ0&EObF<p2MAMpCuyGGW=KGZcXy;
zHB}6~yexV4hWtHT(h6IzOp7%rm)&PR^-RLLJNK_HzmaW}z5jg4N~1U7i4Uu|iuHqC
zUl<zgR%p0B|C9T~o~3sgyXJnkk+g8s_<dJ&=ihg$UaWZY=jNuu7?%y%z6x4zHynT2
zq;b}=jAe@G%S{uEGj^+9J#hJ!|M%j`Ef4O@RE^}T3oqFf@c!(9zM17FudUBC?oGR(
zcQR?4?TuBZowB{JIn_!^Tuqffxk1{=P{;Z$E5nhhSt;jxc>SET%H10Cy~^KlxA81`
z`A^As=bV2pKlGnA-28uM_Q~(c%BQBUQS8Z;J|}bHRqgy#gW?v!HlZv=o4K=o`u3PT
zp0)n-<_lgayB5T(JosU6&bFz$A1IyX;0@ONe41m;{}1+4ly?ca3$OgDX0~PS=QHND
zuk`X<kImWjs3KZ!Tg42ITG7}A&qTd~#IN5xtGW2aokcfd7wi&TD;qm!W@^QUE0wc!
zHS~^XM)38jXS7~jx5e$fRk7K(?FWA^+0wCY`LR<erA%uWrhIglv)5h4dm_rD$+tb|
zc24}=6Q>=wUSpnPn6coX!qEbi-YjvkhE3%xx8Ah}+?c_4^65dhuk%aSUOF7T&*j7{
z=Evt(cPFhndMiXmGH?GfuV)7FY)dL0-D*AK9wF0Ml7CbA@Nf2cPaoK8Jh=7t>(@tn
z)8@+`)tYmpwEx1boqujdzKY{tkUvXgqwunQrf2s5zkBD{Mae_c$_}auwyx^bJ=rhO
z(W4<5`;E!|)+VN#K2b^wHSb@zu<~G)M2|f8rpH?h4=+j35I+zQ=U=1JeM;cK-(02>
zHZFS}Z*%2fx7+oPt8%jG`u`VlI<lv5GR?1=|3>oGs{LKx4DNdBb?0k5+xTR98t=Q~
zmkJhLak$nWxBgLIdW`Bd_g<Sv`>K!SFXWUmk6UM+7$d8b`Z%cXy;Q^(1*2sWr?)=Y
zeQL&$c_%na*Kt3aWPe21d4u&mzb%dawh9kt%}?9gzT14KVj6?({=eVqTNuA|I%pqR
z@6ESM;*b18zuhJ)`ZXQuHs8B@dv4Vn2k%bxOsi`<8#Mj5_bh8U{%cVLk1uD~q3WXt
zY%^^f^PV0{FyqR;aC7h72eI`IJJ&2r`g0-irjnRjyR-L%Ws7Q$&-L^A<;NN=wT8Fx
zd&+v%RfksS9{AK)pjJAq)#!1T#@XkJjK-#u-Ss~dYl?mQ5VE=R(Y^;MQrGPgdQ6{0
z?Js!A$G}!y)7LgrB+|Qlm6P$y@712FyltHYq05#qRz0-{dA&;R?JLgO?6qsNzH~&d
zyX?b$_SYeiNL|;aID@xO9vJ*lGga!aSMEKOZJy2E^u^y&W%;t$4?Rh}^Ss{LIamMS
zx9LiMyz|&e^%ldYFQgm~&pj;l?P%#9Yuym#@YoZTKbkw!l~2qFyy)>%D$929qULEW
z$(C<~j^rF|TkOzjH8optp;gpnZQ;k4ujJcr{5s*?9!a6tC7Z6h&v@DJ@oaCp)~z^;
zhSXIBCE}7>9;`m<eZ|+g;cf9JkvE4L_9ho7zGe9w)cV(Q<E26`UB<;O9L)~A*UZle
zA9{D-jB|3N{NWUtM_&?owyblq?mwm5$F2A`VprKJoe;sFQRkzM&e40Hds(^XT~Sxz
zsmggdYttlt9thf#b(Jew_+j(vXX$T`bG3X~n~^l*sG!|$!@xtm8JC}blE@bl&MAFo
z%cEwfE3m!pe#ZA%cNMp+KUJ6;Xjq||TeoR-XYEbbfHx~QtmopbWvUb_3H-Fo?%mAZ
zQ%%Qz+RL6i=DZ-+ZGOIKSkNy0MN9dY`tGoKGpY0WGsnzpon2-sm#6$-%__Ixm0cQ;
zuCt?b&E{`$`K20tj_aphFzZmXigHt!sw}N#a{0->@YMnu{WiP*H_pFs>fFT~rfC}k
z9&-DbO=0C@|5f|JG;L4PB3(bZ<<F!))hh59eVLi6qd4vRv1MEzE_ZCuQRukF_SLBT
zw!|T(-@bvH!j}in>6A_X+Vzh=+uX$DM(P1pt)mm{pYTsP)gOFMA?ibm-(ibu{RMX(
z#dicY-d8)gpmVMN@(&v>-8}SS6LYli_36!z^YVK7)fP5<^j%n(k}pwMSMr0ws#;vG
ziZ6EIftRl{*FLo`yuFX@@U^oAHiAnQRWtEA2-)rS&zK-GJ@L8CQTCfI4-fIZa!9M^
z3la=yKiJuSP36k}91&e1#`g!8B|hU?H|5uvz)QQ<)&<%Nqy#yq-&`G^dZTU4<t>G*
zwLQ7T+ujzjPf<VZ*s-jurNc4N)mLt^?z-!jm3ym1?)ikAa7r`wKKa1zuAzy+qaE&l
zpEWIA|MYEW)I1Fq|H$2T7o2Vu8?7i=CHlppJ<ep#(eUin9UWnIljkk7HcYLwd?uC_
zI)8V%&y-vIQkxG?j9j>*?VSEk|9u8Z$IRX_eJsgvai4pbg~4s<`HQ?qedW7<l~}eq
zM7>xZ&3*hp+oIIt^L{Y9v9(yA)x37R>U7eXJLU3OydO@A7+tgZ$bKz8^v2pNhMH;a
z_iFlrE{GUUKJamZ*4Mh(w~qXq99bl}Ah0}h|LmpN2h`e4pKZFK{_)JQHD4<@7987V
zkv*%%;r-_QhKy^cFrRg~CcnaD`$S$@ch6sn#h3g))gEB3;<Mg$X-#y7R>_l|K(~K2
zY!Q=Y-2JX~M^JSF+bc`X?e5t}CyVg9Gixr`n;=|1ds6Jhi3<15{a7h>{ZLzE;Hk4S
ze7M;s*sZWzQJYh|SR~+z<`)&6(@l>8c5e36optTqhKbtwJH_3YSA5U?lDRExspSE)
zD?da#Kb_@!G}&+MnWGxp4vKakTV(%e-kW)=j`#GduUhA-v05(Ux9ZNmO@+U!FYmI7
zlb$!-WD?Vy()o^WHf}imr(QCyZ-KJK&Km)iuYHvIVpM1KvVRij;WF90K+Nj#)}2zd
zDpGeGQ{KF`X6<R+;(zV)%?68=TFiPvucwMwmc9<z$HV$-&gp*(a-8{Z{I}TG>a$ei
zmV8XzVQsFX+3n3mMz1pZbbDXTo1pWpQ||j^E`IMevD%y%g%4`}lMhe$w^26pyG_?a
zm-*}x(^-#aF5dazt&LoiRsZgDj*QCnoKH41+FE5=ZQ(p|V8QuJA;;#~vImxUJC)mg
zI;kJD>%pA6GcR$?S$<n!_rvUkms$U@r1{86FioENq$zbjS6a(jnKN<++7gyrSrNaT
z^@8`8sN;QpIcp?OHtX#AHUG-mF2hXs8}FM-Dz3({Cv4|nz3NzZ>`q8>N{)5f^ldhu
zo^iNlRZrWRJjJP|P?q)e&;4tr<#TWB;NJe=(6L7z;n}A+*0~2VBwprQo3r*&`R^^k
zKF_<=Zt5#cZgl+h#K`^UVcE@3|1G+;&>`b^g7feDzo)3Ntm1aBQV^C);hFqKE7BlP
zuf{7pbM~d9$EUA+bBH&5d&Ht7feTyq-4(D|)EUo}^!aU1h2Ng#T^$GSvMxOG#{1y<
zyoO)jUbLkjQ4E_N{?fMc&cE`nkIr84Z8^zh|6ZqcxACT<hb{cKc!wnH`yMzs|Ei7h
z;u^=~76H2l`s<H(cxQ)K>R5cJbuwIPEzwgN&y&CItdrHu1=+^#F>AZ(0v6v^4R;PQ
zQx%R7yYKPp1?$GGHPQN$I?~hAH~wF^^2~}u(VBdLi-h)R@A_98wWQ2<iq*Y<0}D5_
zi`?uBkgU?@JeS~hS=3JK;#E@-4%Vp-;ylgM7HQs#|1B^6x9s_U(MaYwfl>Z_I;+1*
z@XNi9srn$fgX{O?g&Ug`zFnTl@`NvzfAOTA?u)N?9s2(J@dN+4qHmP5d39?f7N*v)
z%>Q$_JxXvDgO<XK)@v_+xXk}&WK&{kD_effYuASJ8Vo1C@7<LoFm17$!L{A~=P#CQ
z-xISUE&1uBaJI7x_(HjoZY+`YGCRrLTe(wt|2+Q*VTTO&PPY<0@%<b3g?gX;e=nzR
zoVky0n;Ez3%;vxEWhzhGFYe>gjbAt~VnwE*_@Sl`tj)>~?|XgM+qQ>`mtFLw-TL*4
zZsFZ~Z#ZvTmUm{FxbD37>d!a#uonB=dH(Xqjnc+>95w+i4=%1$zIE0Ajq~PHU-z7A
zz35Q;Xi;#3nO_Fm(Y>F;@@%(?2KYP-l@fehX}LVt<o!lzt$Q-zGg}szNc%I@yp&=v
z43+QL#<qI0=EOC#qrx`c6aSjRCupLeQ7SOaZ_2YpZJw{+O}eS>R<t+GNmT#Y<<liz
zPfi5&Zk4|xR<b4{f%)Ta#-`)EzuiA~Rxf|5e5;|tw4&oredw>8|2YNv+oXOUf4pSd
z&Hw)1xqi`?h2Nd>a6YoxZ;FDKSTVcp-e>0f*|-AgWT%yF-SFb=Z#~|~+UY(Qrv{6M
zsqv?AzIu^xo}Xp&|K)pvs!z)@Rk>`N!{fG{MRM<}b<BUA1KC?drtto?)3tc>EzIr6
z>Qe_MRBpfb`PM3#+5>y<efa%&QFd+bt84EWjX!({>r9xIYwLd4qkO@IGeV(zx4+f?
zXBqYH^bwQQ>X|le#)^K`SMPprQe8Refa!T9fp6xg_nK8_O#Cby;Sl0+w<X9#uj5BC
z%aq1ln`1vGe18~LRKN7@#_f#?q6fd}owB+3W>T}ftZ_tOoL0tJBR6ZlLZ^LOc#o)x
zrSXbdN%CqGMVE2k6!Xk(xI9t7qe0Bw@5|aVZchC=zAQmsM0X|}n0@PXhu3rO=E~=W
zym{rp#%`kN@0JSIMDJ(GRk+<VhyAv=!Ck>iD>htywntF7A<bygo6ngC7A6RI1iych
zw6kS~u%JP0?&>Luo&s-9>MTFRVSi3!YxebmdCML@e|2=?f%*Tu-OqHCYChSQ>9(Aq
zT_=EX#?$*>Ra4hxq^T}d`FT>d>(pjLOQrJ#jkkE#^0fAgKT60xTgrTTN0#M<)3(u{
z{r7CPkP=v_FTat!Z__UGl1D*j0xq4OX|!i$V$`OJ`d4d0<%?s&Hyl`epL^=(NRgC}
zsVBefoP0*rwJs$4-*T}Pt~~S09>ltqa>PbBZg$oy4e0F@4b!YsTqn5X`^O{ih3_t#
zboluW&h@Xn<+L--_8+Z_dZ9kg*g^7W<=ah#;!k>+Hm7fDnWOoma;N`FX}gEqm11}2
z{@%TxJL%$|oyv7aoXIPbQ}VVqSgqtbbun(|<zMW=59NQAW$PNwSs?i*Rpi3^x+M+Y
zl7-LTpO~?wcFiA|%B>Bv_c2{8ZmUjmwlykCl3upM*!z(Cy)<pVT%8FT*^<IfT6|gT
zs%L7vez9}jQY(wkr$yF&t9^bk;ri5Fk!L=9n-!_o@b$RU)EV8&E<cbs@!<F|!&B?5
zr2V&XJIX%rJDHox6*!qa<fKBX^u6bCQq3#RUCOELI(+)+jSC@%zN9kwKDsvN`Z2vT
z6$@LA@J)JbaQTM$wZ8Lb%8X0w_E)@h{%pA7p!fUtjVI2Z%m{Lrayx&H>)DetQ_ozy
zSoTP{J=D)M<NcdWOAfpEZ*f~_9i6>eGNtx?VyoSfhJYF8)}-*=ov4>`=T`0Acig_u
zj(7fwZ+!cvr|VSHyS8?R+%ChS#ws@c=UZF1P0;Pu%XSv@TN*vJor#5c9)rsCN!osn
zK|RblY14#GoSagS{AW+v?BcR{S7Zzo{%+awR(Sn`PTu;h>^<|>%?eywlb!HmyUKYB
zwF#_R(+=)jf3ddCQQ^b=GcL*V`Oa)@Xn$B67TzDkaQ*C)g%_@V-@A4Hg*u7u)7{Dw
zJTsJE8A@gxF1l2FGD2SO=DH&v);+3!z+&OHOz_qD$hkWi=lyTp5!w`JdQv}S<u~qK
zGafuk57@QE`Q?|K@_=OruIjC|t-Cmf=cWs*&nDKru6w7k-aff)5~DxMdVS9c57vtI
z@rfI-O@Ep(d-t&)zrSB9zd3O;j~{pD;rAa)>V+5n_L}$kQFOI<nwZ7Rk58VI3jMY>
zoTzf_Va!*y)Bp>^o*hds&#ygnd0on{os+8X?om*Sin#pk(z8q9)3)tdvAnrPL+r=H
zSeHc)YjV#k%<o<N#kl0)<sZgtPq!Jl81Mu<nmTdS^X0Q2Ixyc(zdP5(B9^f|ea(S;
zD*g3tZzg8{zNob4jm_ygnWtT$JMY~3EcHonr^Noet1gLBx|K2CTO{o!t!&$I;c;yi
zN37`kF3BI&6}wjTzKL1>zb$dX`?Fs^{ti#&dz-tubye0CfeDkEjeEZ;_ueu0J|i+;
zS4p_w<?4Ty>y2(6iV45rtlpb+@wSV;bJ}_4!`=VGm@^iwscbf@`sXr*Rb}DknL>;I
zOwKu-wr%HK<@;Ud*I9lkIw#&!E~xZSQEG!vcCgH)6O5ltr=K!1?bOUuO`f9?(59{T
zMIgg1md}OZQ_d&WQd!e3xi^+UHjQbo?e;6xO_K6@#eM0s);?Y1HKHLV7q%~2p^=?^
zyK>t^cY)s<x|lN5&GL5a-Z*_q1JmPgw<OwZ7Jf{<wlA2qF|6uGY@O%3?dggeg9~gw
zO)V=Ze7!*Ez_+avHrPz;bzj1;TiEhdPOh_Qz}s0{9jlvfSgfh&HD@ZU5I(K(Y|l-J
z*KtuB!fz`H7f;CviCwX;A#_$!p3JXbyz`D7EBaKWJfnKrnv?$)&OF_utvvbW{ik=i
z1)g#VeqFp!w%1QjG$8buRSsj|bar)pXP=Wd^>_TKGFf2pqV>xyzNOkvLx1hD>pXm;
zca8I!SfdHb3!j@VX1Vr6d|mI>IZXTQeJ&YZZOUiJQVn>Uv~25^tbI@GDlY^y<SiF7
zh*Wu2U>y4OO4<(dC9QF*x2y?Ey|m)mThGjW{9%IICfpO)|M!=!p<!L${D&{B?>r9J
zW<9@V<Kgq&TsgH@*GX9XjLn&|_D$W5D${@y@;P&k1+8Uzu75stC5NQogSP5byJk$Y
zH{JNI@cyeq$2aU|SYq=~>*cjg3UZdVE26#ozKQ?W+xF4z?lp;HVUn8s&*z1|k5Vh?
z^5&}grQNmXdD;_azFf&a9~5|X99ZfXnHldCFS*saT)V-c#?zhOTIRUn&rjQ~_gt8?
zZhNQJ{oT{!w%(1p7V#h}T$3~XdyxCq^S(N6(a)5Yz7bln($Uqv_3_;<UOvaAA}8%X
z-<0t<H#PFEVoO5)2ak&Z2bs7O3Ksk9`6j$AS7}rG*3e{izIvupWi7?4pGw(>J~35V
zTI9FtY{<u&J0~8o1wKtNoOHOuaizY(k)AMTE9Q5G;i>``c}s4@biIgLsugl5_4=+2
zQ!h&~&z1YktIzf(^}w_#VLS6=pFRt2{k)UEZaNPqCoga3Vm?(y?IW8*uFET}H0r##
zt@f$$j%S;*cwJsTGWJT8mvUz<=1<`GEV}*P)g`KG^S_zY{awAzFoL^ez4Y(TPJgD?
z2c4O;=GgbEOz)0uS~^`iKH~V2yxx7`fu9=YuMs#}<modvNKN9K>(Sy@tk=?~t(q$5
zEphph_C}R=%Eo_9-rat<(B31)q`9t7S9Nn_=#H%xMK50*dCla^#vZTaSae9Ox$8uC
zY5VDu^-H-WRRRlnrQ*bw_C+^5iV*4FyDsKH_X&j-UC;gYFRnxhIk}nr_`g$W#TtRK
z62l1-z9}@Wd}MgEfNk?+w*x7E{6#yD_P>f1{r@;Q*DLV+mw=a6E1%6>=keKPmG5P_
zC*QgA{8@eb7tLF?y>Vl2;zgzWIi3${CQR^}@N>o5nV0A7^We5^YIy$1?^8wUgnir7
z4rf~3-Eq2D^1924vKjI1TdwM@a^GM+F>*Fz?}eBDzaRG2xvQS2GwU>S_5MERlTLHf
zN;u>sjJ)nDm248;aVI+c|ChtH%XgJT9`;$bwASXr*Cq453tgVI)xP=dCBbJ)gwMRc
zyzmN3tn8|pGWUxWj`02uk*Y|yU;edW+m%ws^H&#JyUI*D?76+Ywf6jr<3SUopS;Y9
zHM{ZLjzj)>?c?W056ovv<f^P#(^9GP&w*8J7l+x;r(Jc81)eW&o$f!WVVGIH>dV|c
z?~hp@u6!YFu;P+m`ycM@;_5wo3wDNAKV9w={Yt!`fX(rI{oCj^z4N8&7tI@=|CjN5
zwKE}VVa%g|Bc~EK+@4{aFKEwog4H8kb57WeL$&#w^9{wHKkQDo(o5xDpS7v{fpXn5
zhsJ&4r}_UaRQr5cc8=ku8z)cyF${AvX8y6Mc5;Eut<70GW%hlwJ^J(Jw7G{ith*-E
zG^gWxMdkYg%~#H!*jpW{czJ8ykK*I1)1A_p%wN{s@ZG?swsV2vkuDCCy_**D{0NND
ziiuCjdGk|ZpUNYF`4-;|cW*R~(7ZEa*_vzjbN+=3F<b7huYOpn`8KRALRV4GbyBSx
z6Z52&-yxi{B$_n3JlC;WW}KGz%kMRN(+zjw-%6&U1$qDCd_UOl(aq0(?|vh2f}wL$
z()?{pUI}>}5<144_{90xpDRl>>-e89{>1g~#<r)^Z?y8AO)@N7qkkd8%D^XLf4)oN
z3jVblTsoSfr_5icwm#<R4T-1^mr|8ewN->z`?WqkQ~6&TeJ7FCF;x7RLAd_R&{?Yl
zW^8TP_5YRDg3!r-Kg1T^;rrp#d^>(u+Pf=i`l4L3cbh(+eJ?#(a*pxChMwhej{CjS
zJLV}@oNyL!-l)G#gz41tlRK|>9{D4uxlG$G=6P`G<>?#FwnYb<zI-<$z0?2f?f%E<
z`&%mbowqBSOi;Pud&V$novnA?)VW%#YwjzmiiK%SUnbr(A^74R)7-hYe&+9=wT`zh
zN?!W;Q<2z(O>g6t7ctA2GuSkzOv^T$_pjTlDP;ZR_kMj<Oy%DS7p^>UrfTx3*H!lx
zT`Xd3pMBt_@oIfmF4GC3sb85EJrA7g)4}+3`lRD63GLN;6J^=Oyw^6Si>s<%u2{0)
z;mOPW454}sa?>y0=Ck{I*~m^w;!oBJGuH1n-c`u1_^eu+9B^gN(@lBr1eVlxyS!bt
z)~4a{@qbP-#~1B-ojhan)748>?6LmPyCbpvqn-4seNi*lD%tMv6=F5*ed{f7N#JLz
z-V?>^!v129Y=i%<d05Z6)THn5r~g;HPJTT4;RU<YB;9XT7B+jDcC5K2!!miV)sss3
z<+DB>?$63GxcBTs1(Ugg$Lc2@M{j7VYz@s46csejp8jWhLBky7rmFn!wHi&vO~1?f
z4F6s(K35&Cap9!BB1Zvh#Kg$2BBw*e7F~Y7%IW9Z^rx0fRwvI5Ia#q=a)P7LXJPN&
z)BgEcheg_Fc<+!o##|Nq-zBIbIpd6)K+3&4kMA^n+Ls^^lk{NowGUYe?wqs#UTSc-
z+|@ZncR{}y`>hkbQ%_}zZeFC~%&hfv#T<#XAMDhhZI#`B{?lf;|8i50?clz?K3%=)
zYuS{Sk0v-ixV=`xP(bZHe^h(dr!UU?GVLn1SXoV3{C#J{fg+ofY4Ll4FFG*(nceYc
zP4efGJv|={W78yZPnMlLqVeg()N~usC2kUeY0<~_r0!eT@tL{3<?*t^PN%GTA8m6h
z3$F{x7MVAHk))GlwBf@tn}AY=D^fNORM!jjo=8})*_h;&Z|j=)qdsKbyT_HkcbF8N
z=Q)#dYU%d!hy%+#&g>L$`%rP=c>SG49fF#ZUP~u9XQ+P22|hhn?n%+1Pj@~Ze1H44
zQVF}toy6MxFLE+D*2$h-9D3t^`<_|q5gB>nzkeQlz;DF1hj-4VqnC{wne*m2mo90x
zO=Vt^^-+7e*p6A>zBZIPC7s^BUQ~I-afz0Deia(i9tGXf=IPwGQu*!ST`vTGc^!)M
zI>(!!ekNt=%#3-<zwxeGpd#NieZ%rcSMT*Sc+Q`cxFBVVc)Z$T?}UYXQ*ZgMH<M8Q
z_<pJChv*iAgAyqw7na!e?~Y6p&Rl!sM8ehTm(DuQP1{a~t;%vf_R%o$$(9e^s`KUc
z$ksO`uSxwX=22~9vB4wa$scpEslS)Rh^+l|!Mq`V+KsoKtM}Z!yXF(m&An_}Jy(C*
zI-$kn`}I}#tUq&~UC;HRI<38Cg5gQt_SfC>mL@)yHk0x#zdwud!bv03T2+yrR1G!p
zu=&mXT_0@j<}@|BSbB0SIamBOdu!4$iz}yZ&vc1h&o9`uW}~&1`Q+|(_a9EQbo80l
zd|B?wzSa<>uTOO3J@Ve45DxE|{%RfjrR2mjR_x#Znx=526it}er`EB_X??gYi%slz
z<)3Setm5u>CLC6~v)m?g*Mey(f6OoOIkF#}f2;UG_m7tOT<?qRKR#c6C)DQDXJ-C+
z3`Nn2Pyg<+>Z*RNuNJdF@WiW|AL{1q)Kk+qv#dOyBZoso+;VkwRwkeA{dWe7T>^?-
z4P}+znVgGNY-pIY%E`C6<N3DTS}#9FDA=}K>OP#%#d&M$8-?bS2W2ncy)6toT)$TB
zRORhkdAwiRCClXN3afA3UG-yGXIR_T17~6v79BF!t?#hAVw+}oR=LZ3&Qhg_sh<^Z
zo1~h^dD<RvlDM(7sr~lb)Pmj3s&zZmL(&ujQy%@TaJ!MO>h$FQdh;78mo6;PeOhof
zr)o*4<gI(^rPGss%h+ljTr*FaeZ`9vr@H5#KB${&5GMB3Ft9}Vr}z7F{K2d4?wHf{
zJpIapPOo>%L+pN6{!M634GG(_>9X$Y4fAbpty_HSm5M@3>&!;aez`eCA1=P{oof01
ze9M7jIw6&R*bA$rW*7Gyzc!~$@zjw&=T9p=pZW8SyReFv*ZfmGyBwyAeBu0f<&u_m
zptS6kt5%z*-+Cx;<3xqe?^(?`=LDHEmMvbe%swhDXiD_@i_2!~ot*1=`Q<X}cgq7;
zKa%u3P|5m#&5ga&`x)Pg`P|EoxO8jkO0mraJ9%v@rP*F_Jo&hMF_Xdb7sp*s+<wt$
zlflB8Z1b_e>43Jj&g{F%6(3hVJ69E^wRBO{_Jw6uu`c<M|BJjO8siS<8R?&z?ZZCp
zsz=I<?`>>9&3wF0+5NJ4X0NjEi~hL@Djva1eAN=wFIXd0=Gv5`efa9X?8|EZCcgH|
zwso&s!Vg_Nk=f$%_4=n{N#{?>#mDlr9G-4^ox6o${+Y?@G3{@vBWFC*Qu8~o;^I!%
zvj-z*zuR)v<*Yr=Ez8ufRWJK)dp2_{o7~IHnRWB;mffX`E1zuBR5|a_b!W@@2g`o&
z_T3h+S)`P*!$xuftCenI=!E%aFUg7jo|V|l_AYsX%(;JC{z+d>c#-ndX5FEN^|rlJ
zwM5J~Y70+v8Fk#gBfVzImUFIK4TI{Fzi1Q&ym+;9(+|7vv!1P)UslaB-I6D!{_MH%
zikH3u|4u6J$&TyNTk=11Rq+0%U3v#MJNEu@k(zq8VSPy3H2!Ll%Lft~UHYAWSMK7~
zyU}bX#^L+vDM#z}rCfra=T6ypMXUdf%_)Op(F+y(%o1<Ex^UpxNwt34zk%gRNensy
zkM;(v{%0+va&Mj@gDJ1#(ks#iW`=qZPxqg1l39N!FzEeOA;I6OJ=+7D`8Qilt2p;d
zeQWFSoU3cfUo*8oTUFY$QOW3~=u(x(+jxYUMP8b{kcfV!s4AaoA<O;d@~7BuF^AO_
zn?K9WsT8&O`QXI%`EG0OJlPxZit&8Mp2NK6)vgu3u}&9{=x|@HjoNkGyyV*Ul)Kk_
zW}3<`zVK$shOg~AcDxRkc_g>{-0J^ar5{6G4qtGYS7~^9zH-44rE5n7ZaVqQpZVN<
z+1u0$g4Hiq99b;)VORdq%&4$+F?SRtN~d01@rr$c>@(X{v({`|Cm>W>wf*_`*OL|;
zOX8V$q1WYS$ycS;Sx-_rc#}>SFrPKQVd=21scA?0`iVzQmtI{Z-6D3$bel^3f%S6s
zFHbj5f5j{CX^*niqWJHhKgP7C{e3I^!@Jbum*6@kmdWfrTPE}!O1>GsZ`se)F&k%H
zcUYzn8NaG!dPB9w952p&?vitz&Ya}-H;9$vomm#e-!T7+0C%%Svc{3Hx%2nNL|4gm
zoH?_ZcXsvU8!^9Ut;-b6x=>#Ew@)C?Bc5f~WW8v){-qzzyfwdib=$V<d-=V0O$?Iz
zaNxlV2bV343wE_C$O>%#<9{e$Bu=M1;Ic^A)F*z@>Nx>N{StG`C+k*TZ3^XL+4FkS
zg5Gy({kd;S=GrY4nlRPs*rwfAj$Ax{#_^r^tg~?$%$B{nSL0ea6@w?4|C-3;w|VEU
z#-kyP+k%WUO3YlImH%45xNB<B*J{gM@v9!Go-l3i+i<#KTDtS6Mg55ym!r-pE$sif
zME~b6^Ow34;}+_f?G)u_44UU-_B89neLtZl&KQl?vU)d89Tn@d60$g<_v1^lYfoat
zjhzolf8~TenzvxZmQ`MkM)x-|U#;zyRxCA0S~BYxdyU!5O*58Ede=MAx3x=o$I|65
zSC_Kgdd;&o@Zxg0dwt@OFLwUs-adKpd}D<M=j;8xmEZCO`d%`Ks|IxyUA|~%eO5rA
z`^t=+(OarM8S35p6aDMNv%?p*&F|dqZsB#?BWZr@`x!S*WlCTBo~hQ*owN3@$hYZR
z-!klwzi{^9&kJ@zUwVwgHf*`l|Na;A?s=D{-Rr(pb5Kh5i}Dl0J1S>d*e^5)sWWbU
z@=hZ3-yXfNl$Qm?r46iBDZLNf4;^ye<QjgLp=x5vm+Sv;OghQ>jKv~(epv47$vf(^
zN)9f0{dN=MA}9WfFO1eXlw7?PxpdzHN!L3sR{ojZw(9FC@5CgLLq94_d!K!m+OB)^
z(DySpV;5F0<BH$at9j#3esBkC{HmCROOt<Ov>PZlgy$c&NP8vS{p@*j?qMl*g}Q^h
z^BnKlJyV<<=YQ<i(yGw!>Af};qHA||U7vqE+3hZ4cj}As@ZXiDq93R0?h7~@u)Fia
zWm_2m%@x+KJUq`#D4#6F8ELWMkBisa`%lf&=DvHO$Mk&?pSthM#F=tNnl6n?X0PVG
z*O6p>^24%;FOy3zD66gTIBT`?&&f-bIuqyCF&R&{Rcm?juJlD%=xwzp=Vo<ZUzhsm
z+|dOp`)fHwbhDqUZ2XY_kZ)78%v$}1nMSK>W4iAi`QRSZx;pA;N961;QV+O2@=eA6
zmw4Rz{cI)2ttopGU)(;z!;|)$Ywo1vqUy|36OJ5w<1(YsyTSNfLeLEBK0f2?ch^p0
zTeOsE_M8VB!&GnW7B<-FCT8~6t1(0MtWB!9Xx~0I8>R}~l{<T~dN)egEcw4`-M8Mn
zsZoaOCagX4-2HuvkX7yRrLC4XYPI^OJ_}#g5V+}P|K`dYJ$~zcoZCG$;KA*gXJ)sl
ziC<|A7JN~*XGbB^EbYkH<IJ6xoaK7+F78a(_(sve@s;b{i75_6+P@z@70z;D<Cq=!
zyP)xEjg+uW$<!RJMS>qzp9sIJ_%i482UV?@Y}R~+o|XlxH4G1S?fGZ)zyD+OC++$z
z;{Im?=5P8`x6)7L=HjU{-fZjRy|yaBHC?PmA^2l>Q}?lC8{;Q_<#N~8G`K9<#wIz}
z+pzY0!!G+5WuM}mWIa+Q_)c7I_RmSqc=z%3T{7#Ze>Jmy@QEoQxzy6$+2(^=Nkppc
zlB$KVKUuCcB*Z+iTrT?1pl4Oq|Ev}%g*lI`3?6sHZFIXgbFGYJ!iBXvIbW`9>S>8-
z*pao^)o7Vbdd1e2GRJPz`JD?A>F4BG!YXt6d5b46>nhv!C)RT(PYqlYdX05|zprE4
z;x^5doMj?DEFb%ia{H_?e0%xlQKeaT&lQ?#UB9$|@n21Aq{prIv;W@7OkP>{Z_}y8
zn`i0HD!uvh&=#+)jG^xD{t9SDgxD-ojTDa1xE#u2k<{*bS)!!6V@vbS{2X6KX$R?`
z8V`mxpWs(VPI*PyS~n=`y`QN!!TDU*zr6QBda^F}-US^waMi?l;j}Q0rH%q2nvef!
z<=+)tG3l1y!3Fs#2a4YDZB@JSnxjs-_s_A#hi1Pwx$CmeDMv@mw6EcAw9?(Uq~Fsw
zJZ)d#DK{}MRprUUzS=(<XY-YOS#f~9al+BG*H=$&`Kag=^5J}c#ng7LrANQlPwUQC
zWB%-^_`vtkNzdGc?^Zt8#msY*KjCz8=Yi})y5TGajl8<aLjE^ie@%E^l`=8P^HN1t
z%%mDelV5cPNlJx1pMMmouAfr8>MQ$ZAN42|%iBDbMPC*ldKh+DvGTXcmGbhM)3rN2
zw@iHDeDgNLk)8JCN55yU`*%-gw~dp7M0i{AX0vPme%D`cHCk&BD*9~B*UJreoWDL0
z=&x3Be7)?!*ZcX?yr(`9eV8#bDQT{>bHF0e+Su&<mcrLK;+I_2wE7`+c*$zr%ZF`V
zDj(ibVQ9e^p=ulb#c|KUeKj3Bmww9fnws3tw!)+OXn0<PyhF$1TgLJxMl%jB-PLwv
zOX=!aV#3?jTQ$v@Dty_&HYLB;_4BSA_OzW3zq)hPB^^4{`Qz+^v~tzX*tKFDx6-;~
z<;q+Sznx(o<gtA9iu(&D{J5<?Ut{GS?{@#4f-~P=dAeuosekUKM{abh-zcqF>1A_b
zKj-<M<q_{D&TaO8{;ByT_qLCI7pGXsU0y6~V0^FX*|POPy)N2jg5`ND7vFmSlreJW
zOv!o|t=l4{dcP-KDV1@0=1_WHOl#Ao@<nsrU5ohCzr*N-PeyOJG5?1`UBwc%m7Y&0
zYn6wHPEK2UU2M(E)ja`Pzb~%1zW0WRU~Hkqo~0R|x0i@K-0!`;sP-aj{;!?cnMUup
zR@*Y?Zt_nR;n&cgKIMXz+?V6a`gttFg)7##_p-6ac1SW9S6tTHww<L;^xwM1D$NaE
zQ&~<vpCx_I_MF@W|J@rV%w5ZF>nndW*17+l;R~hP+(#Anb*bDgcqJ*~9iCgu^8Lt}
zd;e@MHA@-<@HHn0T6fRfA-nh0^|h?;q<i$F-@jeJl#?%X%}i{H17qZ~RWrgDzP7(8
z78NRVN?9uYXo^9Uo$u;vrfZq{d_31_m1`YrmTzKh&3zrJp)2sih2M|;WkL5EOS=ty
z@=af2*6XJqUHjybD{t0JzbC7-nb!wJTDByHzuR&|POfd&XQRH_H(ShEmpn@h6klPt
zkb`{&e`txWXW32veFwSiYTv!lKYi?kLGZr-na6LXXGpxfySw{GvVQ19-3@tCcS9U(
zGo^k;eOMs9E#%@On*(2@4`}c0Gkv>h=E(zR-L3ZTm>BZVR%DOUj2`b^`2(K4f+jN8
zr}MSzWfzGZ$#9#ew#Uc1S>ep9>l|~Z<*xqJc<x@z!Kzb{$<`Ol9Y4R{{Kx+&SN``6
zTh;tkd+*gNNygpWD4s6&^R%h6#6%18R<`?Gf!AmH<g`yJTHEm=RO5x6_-lcO)2CYY
sK9Frw-tzRs<&1SVKIJW*QK<1#w@2&M{CQFuPC4%`SL>^7o3)S?06B5l=l}o!
literal 0
HcmV?d00001
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_eth_frame_status_merger.v b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_eth_frame_status_merger.v
new file mode 100644
index 0000000000000000000000000000000000000000..86d24a111f1fc0dc1b86868e900a4dbde00b6aec
GIT binary patch
literal 9040
zcmeAco}<skz`{`0pCTyFZ)<agLI2s~|DP|$F1J}fgSpQ#|6Px#_=dI3iThZ%9QNK^
zzweXlyuUB9{tB+z!(t<{&e`wRdmfJ>t#1p>IqV;)?%(A(tL#nUg}Ikj7hQegu;O8U
z>LD>x+i2xuS0B%8TJksfgpQYR<FTfR$BV_EoVj;SEW^)lswnUI36^u8hqP4ppSq|s
z>+eq)sYJEHChuMuHKvf%)sho8ttl`)ydYkL<1MS|PT{-Ldfv>c*!zUhW&WdCA2*5|
zVEo-Gxca)!cc(|TCu*;2>|Y(n%6p%A>$Ew=&9>V@<k+IVoe*)_s{hY$wX!oKt6yjj
z`@C6E*5ay<8828pWRU-NZ0@pvU}=~5#@s8qPt%`W_kQwe>YZ6H)@fxPn91S1YTXfa
zV<EqdyO;f&_C{5YX+@2F(-IYn<GVb~nC>5V$5A(V|CP7v^?omt-^p#Xf@509Wdmt_
z7KwcmwbhrG?vpOqTvK>UxRGi41i4>%{#Q4iiQ*Bo`|lSiaad79IHVvw;^&8h+jail
zwqGnTMcUQw;Au`C+w{e6XZ`tibi%Q;KIOXm*;x-1HBWG-{Sw@^!;+V40{2R`*wbPG
zF(;k1oEy}hocpR2tp4B8ctXU)-7$=EY?pJkiSHBDlXv{z@XF?Jkz$gRwRYcXmZwJ(
zrxhm~l+Bu$pa0fLrO9;%!_k@B?`HJbd|7#|eh*j1Hw~4eN14>_etZ40R&m>$H>pB(
zDQ#;07VKwu7suE9{hx8G`SA|6qFrV;uT4nkG^~1VCF^FzFOpT%y=y1$jLPzJ(laHP
zt|u}dSdy#zyzZm#GU>SI7rFUVO%itBxMMM8&(^o8LR*@{Y;U?<>R9xBmr|I_S*-<P
zd-gU2E4J)E|H(5=R!OAmhTs1ShOhP%)cPkRPxNZ^m=?(0P#5v|evZOK9f>o((fiC?
zEL@h_cgeJ!z5cTzU7;dYFFUnN`am1M(Bc2nj`&X8B*q|h@~`Rc;@wlyPvpLN(cg1)
zRg&70tB>v7)+>veRn^zd+f;JXGm}koo8arY_a9B&CG$6UD$jrByqw4{UB}H*CM(Tu
z(f;u3uoG8Cy!anEb%A4Trux#kcg}qI!}nxiWqr)l+?UHXeqGjom`U%y3^#vr--A7(
zhtmX>DnB#w*VK~|6G*tE8K5YjV0v87CiI|&)mMiX+Zqmc*QqAd3yA;N@JS%*k+RvA
zYyTQMKHt_m)YKE>?YosVb@!QxuM#eptu38DYt11Ulfqxl3hS?2GfPkPnBw3TuC?TZ
z&DL9Tt5;+uKbZe*+0L5HS6QCESSc&^=DWBJOM;|iV~04CiN^HLJN~{h<GI-pDW<uT
z*;7XGuH;cihAF&TubGw|snb<(Fu(72OE<KC&z`J(4{lwq_IUQv?#X-eb(VQ$$sMi#
z=V_GoH(D(E<;WorpR`bf(?PKJ#@zq2C-8qs^GfNt6rCUS;r){*T~_~84xcoda^GXJ
z;PL)LVsS@zy7WFc%=2I5yaQjwOj#qYZ%q<GUGh7a%%&R66J+8FG0Cw#XqICsVPR(6
zoupu0m!;Nm;6RQ|^^K{M*li;JeZTSOk3zDKoavKg&sO#9{F$it?fm6(CJVDq&b9>_
zEuR$HbKd-!;mq!kcDF?Ix0Bq8c@~`Vg~|K5ielcrjz5v$Q~cn-+@<2|J1TuG@BF>t
zTlX^KZK7MHPi<-zXR0%2Qf%GJ)JE^($eRAJ$L?VU^7F!#7oO!dyCgBEdg<9|vc>yM
zvKx}Mf3^mD1_*g{)Xx_Fcy@AB#iHk~Z#%vDuiEmilSo;2<>!Vgl{$x)&%7ZX=zmg9
zhxKJfv)QI+np0nw{ZG4caml597hZ;2tFpI6tqT8i?O|V#+On^X*%QA_(tFgRnDpxP
zP7S{Yl|3_k->yor*WPwi@_qWhK4B)kHIFWCSNxy9RHo~QtFiQ?vcv0devbWdBp~LW
zFyk|Rl_%j9)l*mY@;}%lvve<a&81fx<}X}(E@;M#zwTG3oUfbunDK4QtPEi`k12n|
zJa#P<e4CJYOyRP~g2U%N<Q*0|zUJT7MSryo^uGW4-lg#IZosZ@V&CW8dl90$()pu7
z_2c>9f-28>XlbvrRf#Fw(RfbA=E|;Rj$0SakDb%==%DEQeHGW19pCQo{Z^ZE^saZ>
zHwyO~i#@rd&N^*kBio|ylRNEyM7w&#uKz31H%b3PePczTpZCuEqs8g6bB;Vr;W_p7
zrR~?0@Pq|SOnY3#-U{C_X_Gp!X}f>zKh=3xU9_+Kx_9hpj_Qd?yPY4Oxc0Al#gU#H
z3VHVwt3GNZseKMUmu7uIETvVDZ}LONZK5Boa^_s*K2@bR?dxKRXXm7PWDi$$?_`Xv
zTKMGDzqiLjFYS58W~4CB+SB4G3s<#A`kc6{Uc6gx_t>tgJeRwhMfPsD?xvQ#2O62h
zpERgm4mRK3b&AVEZ`<ETJ9l}V^;3uuZI#`!bKc|g$KINq`}vdM_W}#$e;3^+np(^4
zX+Iq+J8#Ke@u@0;|30#-Cy5mcUMyD=PnQVh@m^G7xh(F`efuw=`Oh2+Cvg^>*?4dD
zh1js}UCW>LB|7JrPx@7JOjC60JOB8I3lkgIzRA1DE9F*9e&oQXD!WiAX;}{YWc`Nv
z%TM-b?f<v3=2h_R#|yjX`a5sFn`E!Q`R%vZS<j1nJUt^b^rK%22pP#R)!+1N`Lrjt
zb*D@4@9ni4rRLwzyCk<wR{8quM$NC8ys;J!?kP{-)#g53-TCjcsX-fqpWOcu!r=Em
z?faq)UXS`J=4sz`b=bo!HOZ&Q&EZ~5O`i7UvfLm1><{Ah-hZ3+NHx4Ru04HgR%X{F
z?pT?}oBu!QyIsA(yYb=dzR#I0*Uw56iEq`OpsK6V_*~)t;@GpcarHY_raMY<$%i+(
zHZ6a~vQ$4KLeo7q?(avd7^4N&MgKR=Yw4^#!8py-?AJYy8ZEPr_n6LfZa%Q~MY!Fs
zj<sh0Sk;!rxhy-qrs<XVlnX{N0dn0tCa{0}v*cJMx3yigUx<i+ovhnUZ~ILLV$Ln+
zT+=&gYf|y*+Y|Nj7(Z8hKlRq;;ezb+R|oWrf>*aayB`|pZ>C(~(4+a$<zmR<|EtOh
z=iGR6{N!AZ%@3p6_7w<icmEigUa_Za>UX2f$M<EoZu#^%S!w;v|8Lx98!y}H+Z`d}
zH?zdx>7V+u;(x6r&g<Vgm6^`Yxc>qFn)b72wrR*GzJ5{JCM4jJ-D<G&bK)Tz?~P7-
z`LlaW+cdV7r(9bY^M7ak1E-)wM?nXP>CJbWWbWj#ZhjM-dd85m@z*Myr?tG@f0Q-r
zWPINy-7Mt$Z7qBA=C*GQ4!K%Y#(P`@!kJso#|p`Js`4arPI9<VbBecLqWhyabM8_8
z1=s9bLl1ha{TntveuI_U#?$JrpC4J3n{n&Cm!ts0^;Ch$!s>Nfq@#J<7FzR`Jh^3e
z=&gy8EaR7inW{`zeify%6_;MxrM2qnO3njQ^5i0VvTM!nzCGIW@8yBCx##BBe5q@l
zn&!)uxT9>#sxRNaSu_;f>f!QWSZRG(e&4CzGP~TTHZ&Ru>Uc!|<@cMuI_jpHzMH(j
zhb*IYO3JZrnVMOd3fVJGI@a$nTEE%yM#>%aiYo%IRM)NOm=U4ftej)(wNQ^+#*nQ~
z{^6A;Ut=D=-ygYuIg@t&&UdXR-UyXXT(qXH{-N8uVk?EDUhhS#s)UwQd)~ZcD4XD7
zEB)p{Y`St%qijj}`I`OJCuYp;&)D`ay_2WH_S=5t6%KQh8@vD82<9L4cU#SIdfo20
z?JpnJAA4iDb$jIfoa6O3Kizu4xWjhZ(|3yu*jX2>=9#<lS?lY)hu6s%`HDs7`yP7o
z@O7lOf$o?7<%>SfmS<G*zaO6$eaXBaboRend#*3L`cL<>`idN1kEL!VSMSY>Fn`4L
z*vsD|e^!X*o7Gw`_Ri9scf{q)jIYy-9xlD}@$8GmTq4hx+*zh4tMkIgHotZUdyK93
zO1H(Vul?5VGOFKlvtb6?^YGQI9?26HaKH6+xqhN-y{Ng-3Z}>9FDhd98mCUU^XbQR
zhX>Jrc4d9^eXjcBr(8yrvf*>jt?M|Zv8MboKI!t9y)x5c;lJNZYpodFd6xzqd?LS2
zDmcKTXi|aS=PTC@SzldUx@M1LvSZd7TUMzpvTpt2pHgfdX2`63Qg)W*eT~rM4f4PE
zYhPX5yWdbyY%+)I*}kxXx|zW_N&EJ!xV1@2IcEQ?AFft!mSsMf<0xJBf=grX!pO60
zALsmeFo#d;O!nni4flJyf@V&wbqM`l&%=JG+H;$aQBRAFTejr?GQFAghb2p2N=awl
zIv#me>4&oK(o;``%->yW>-KY=;KSbaw5!EC_>X*s?MmZ{7wK(<j@e2FU(QfAWUSgT
z@y>JmOW93}D~?b8Te#tF)U5N-sw-#sDx^P@w7ywe5@{lo+P;X@YX0LZ4Qtg4nB)C;
z9vprt^;KeCYNe)ow&i*GG}aS~xHS`v<+~@|Ixc%b+;^t7?b4Sb)&G7koUprntMMzZ
zho&i2&E=o&N9jM4dScddt6xN9k;$tK2kLEvbQYWx*{p7J_`mwg<_R8uwQaZMnK;eV
zRw`OiV=e1?Wp?@FdGDuil<=j<y<MXtCcLb}_s=Z}hUo{Z?=1Qj!no}Ab&<yl{A<q^
zE}Lp_x!EMRe9t%2C;VZXw|;m!D}3MIJ97JbeVkTVD=q(hBsH3|B2jYV)T24=nMc!?
z@EiWh)A4AzYvcD}<-Zrfm!BIu&R!CJ*o<9hrSEi$t?^aguUc&1lCY;W=~vsDn;XB#
zx9>fxm&|ghUR&*!=d)W+UAbodGg$O&@7s@?`#IZWv}(5aJ=x6C`qxe9!Rxkt+S?Yp
z{7AA+TD13wnc07b4T;CP|2S}@x&KU4itW|QipiH<l3L2*{yFX5&6ls13C>>K@J#Md
z!F8h<pHJ^(+Fo|Eqh!Oa9_RX#**_ag-NLr?y^zqDGSU2m)htKdOTO1uq#xll7CpTw
z+F_w>+_s&S2RtjoR$2XdA)4H6qSPR9)L24I`6^$7>cYL<i&wDv6`#1~^3CbrF_Q<p
zk$J91nk|#R=SRdgi(eN=aa29%;Ini^`H4)n6J3q}Q`k3!zn`@9Tean0+3z3Z1a3y=
z)bK5cNOkd46?zs?wIyMqrtUVoH!UAJd6uvpH4!^2QQhlw@@}aF+hVN{j_aXfq0Hq>
zhvqmN-3hqw?)f%($v^q>Uwhw1JC#fMKB`$@&}mfuD!f--`?{{IR^xoet*cqGCORE-
zy6GZV{AtlStp~5Z-#e()$oxVmXB+e1mAdP;tjnnFfBdLRWyPDmw>$rK2P}MDnIa~1
zD8^~hBWt!Noy)%J?!Vu(<$wP6ukVc~@V{(!u%7&)Fuyp#vZiXq+tk{a=EXAweWn|G
zx=gKH8v3`hBxZ`#?-NnGt?#cE+VXMgwu);_A`+acr?{t_zH~pDk+Cu}Cq~ah<AYH4
zu}EL<W6SPL-=(c<m2A^^bCIg3-=gQr8|?hllk>8*D=hOoGuH>4T|D>hGG@2fvUv91
z8Rq4Ff{K@R{JXqHc3MV(sC(_a&R1(v-&n3H`L)8scb=YUbKyo-GwFs^cU}6t9q;VC
zS2k-EchPC7M`<>(kN&>@cVGSYk9Cf34}T1_SdqQlwY5!cW}E&GXB*=t69<38nvx>b
zeG~f&ZJ&lsZrh}EQty3T%7?E7OlHjUZ2tL%Pd9pB9u-xx&{}H2@BYa%Hyo);O*7w7
zsVDcu%)?@>?z`9Fng7zgj7wD`IaD9IEnf1|NVN2X-;>wO=WDr?&oSi9{j_7_Ed47%
zdw7CnZ|RFL7TnxxW^VpLn|c4TI4iL|KKoA3{GYYsCj<Akxq)HU=R8(UULaW7yezut
zx7ueVUF%BmGUH9pw;y-@^sPz$=~Sh=qD!J1WAB>9G5Or)V&l5<;IzoqgO5HxGjyC~
z_GW*C!WOZ8H&V*0L*nnP`Myv(S0Z_KZLZ)UVLxt-FGVaTbNFKBBxH8q5jnB@UB#Sp
zOw&I2uJN+f^~rl~Rmgs8v2+3djCVzk@{LT~r2-1-HtjK0NtluzYoC)AaH!y{0Z*sz
z>f^_=&v+KO%cm%=ncH#s(b9%LM&}K_eReqb!{S>;CVSY~6*0fAteTwsCN;y){3h$)
zS5lo@ELFQNi%gcXj}VS#Tk%>e!J@>>f9KE7=MFD7`5v+AQqk9<ZN2K5MUNgehi%(l
z<h86{vHgJcWfsqWY5gkI_p?$b-B-1#+LxG;5WD&3^BrN=yHDq@Q~lJqbfS2uO~1m;
zeErY1_Ohy7#m?Ga7WPdRn)7Mh7iaBtFaF;&xwZFpe4II_oL{NoLBn0Xb7D&p*0?P?
z<mi2U!`Ey-lZx3@n+lTW_4QAG^7h*8Cp^+0XPe(Ef8+JdZ{y-OYSrv^l?KA)uGR}Q
zi+{}ivR<C^@Y!d|+r>?!-fxXi_e#^;y5RW^^TyxH)i!DuN8B~kx8(9uv5*O0yZFlC
z454jpTdp)rb2YEf+j?c<!zo9$Uk~It?j`f$-kO`2oN7gTj(#dpT<&sEFHMzqc5&JE
zNw4fLf7P~;laY{Gw7$*aX8GZ&h}d?y=%q0?6Q(`<rt#E8)J^ZaadQ5_kh9kWf8CxC
zs1ZK<sLhKT1q@Fo`z$)bu*hJ-Jh`tI_$-z$f1D?C>}G<-(lxg~YesH=H+yEW!LFH#
zqMD7ZtZ$yyKdYGdk)a`RzOU_ynB&b)^aH;L&3JLwyx~RpULz;t19OCh)T{Z=e0#4Z
zDIWEZy<uC#9_K@nThu?w%<+1-u;+K<<<r^yxfKUkBc5*;*u<l5QJpQOeB5<S-n2x9
z^1T5@Kff4W{(Jx3ik)uTw%yuzFk0el$&RNd%R5~3O(Q~ewEi=9-II!ReDi60*Uz{s
zQp|U}Jikr6{Lb%x<hf6~yRR1U)!g_l5TVVqSMK4lz|)6=T{b*<xk>wyQ@P_rt*^m8
z2A5I{MKsc`G#_51e&*2m=)}VP*O^z=HYZ2y=l7n+{$I+WH>7O0xXq!Gj;NmXTyp!K
z<}iJHvVeEt%0qF-cY1ASV7#)uON#rjf09M))rR0HHC;+q*7Akf{a7l<_Cu-K`ockN
zL09Lp#H-JKi^tpN{OBm``oKCzYl`Y}Bj<;WD?GgAb?Wckx@G4-N4X^ZK;va@HBYyk
z*k51#R-W4D`})o4+VrjkryNrq`BVGF+&-sv#(Hnc=L(tC7P-)m%X-$TIJK2wPJ){+
z$<9By#&hoB>TQQZwh1LgT-tVq{buaF-RmabvfbGCV|wrp@%la|wZLWhNtcpWUP^Yg
zZ~7G+@#T5{xn(ijTVMC`*vx-8uU0iD@Nm+6)Bb<i(Hx2_#_QxvoF3de-1XJL?qyNn
z)VNZ)$efTc-MgWFFBW;tops*P_OWjJ6yv2gY!}b&_<gK;iv6wobLYKWaF@%N%~xX$
z&!$$PRUM1}ed3+I)IFnJ<>Q<an-$9LPHQts{oIt6G_&W_taDWv54X-)x%qzfd&R>$
ztsY-!TWZT!)vU>Tb%MjyN@3k+qRy8VrkPmDwmWj4J@@zYs<o$9Y;l^b7MA3ydNx9A
z^{?zrAHTmlbocEQW%CmIGpA=Q|9d$sOR=`wXGTp-K;`s|BWzqV<T@kb>ulz5x>~!m
zN9;N7mUYW^Yxwj02alZhxUY}e!+P`Qyv@E|1~-?K$G!XeqE^i3iLq~FK*4(-cCK8T
z4L28hM@=wb*s-&0-PAL0x79f=_NaKgvv2!fF_GAX|HOmM?!OG$SX{=#e!bRTqa)wM
zGec-)l7nyWohy+kGn6u16ao}?%X}y}dN}j<BstZ&hVmI5O0$176>3||ciGR})@u84
z`9telR&44og8a_kpKw_0c3t1Z%w&HzEA7jFUn}f9B6I)b&#do!vl+d9ooMlYvM8|d
z=EoPtEV8B+8wwM@xN5KN%ThOKp1-=~yVCdXN1nEs7Hu>-{bcnaV+Iw~+Y`f=vl@O}
zVz8pnq{QNiuL6I;fkO8a=G**t&y||Nu;-*&=G-~|rdU1waHalI`i<|8t*mbpPbqeK
z;IvZ6>hzD|ZykGI35CXQ+tdEMz&<GY@L%s!xz*2ID?_DzNeMq}3|Ms|c{2<1%{$g<
zcUEbv$Pj%aBpT#ucbV^3e!*JC#G-<llG5``6F)}Vzi~eDcWvR*ogahl#~3qvbUu~7
z7Q1jpch>q^fkU+)ilg63J&j1QUBA`e_MW+R0Qbp+XVW63Zf)efSK?9pkhhs(#f7rw
zg?5wnw}o3f#lLP2xsk?LdSgw83qwuzo!Lve7}7p4vOb-=C~npf;p(50gY#EkDe*hA
ztmk~Q{R^i400&(;*-P@JMV;$vnOEG%X<xcXcTwlX+fQq+?K|2l{GNTYyN2!zk7Zq#
zT<$!%ono7DTE_LN{`ICAv*NTihnS{nURubQIoIIp9;r(UcOGn79w3opsOM<ao>rmi
zDZn3=b}Xa%+R^(uxAsqEPB2bcRV~?ddPkzm)-|6)gMMjoKheG^eARn_fnuKF!YY-Y
zdstMt=ZF3Ga1wlbymfnAec1UO-Shw5d6yS`>4Q~Pj`Dh++pizI{(6S}IA2sQi-BEr
zM<nY@woK>u@7pKr<+!|}I!rrP(ogb0bjMV^{nvKB-!34;x$*y|e4_=&r-dEq=%{Jd
z>lM^pFkN!T-IM)Stqe<c*W6hvoPT<C_KJYEkmV1rysTS4;eGKVSGmbrJLc3ba{MG>
z<Y6fIz|-u2`;ClzJGPq&auHh@z3S9HpWePJ?^mnRA?K}==G?!*tM>8Ton2P@0`J-W
z+^16~AK<$`XV#|bYi!T=?&|n(DXqNHe%Z?3>nBP&7krSCd$A<#$=+Zap)=2mi|o4>
z-Z=l}3~!<Gb&)$98RtJ%na^MebGx~2+N`>!SoWLK-1k3H+Ieg3e$@~*h3T_D^FL*N
zE)(;Nb-97%^OD!GyoY2SJKp6pH`Cd{XW>$;yQFdZ#q%e7)*cP)oqTfV*W`a|-=1wR
z^thS&JNI$LVs_QqW04i6i-YxQXQ%JF$Q1ki&=ggbBUg=A#|Aw3e<^Lg18atna<GB6
zVmjmIf|h;kS1kAM)W2^LVg1@bo`WM_xI%uPwBdn0%GYjIDc>=lo;W-7^BVVwYsI}@
z_XMyX*?joNfr-~A=G?yJo3}aTb?^+)j#c~mE*%%_s-9UTd`R~$lW%kU2^XusiVM#0
zIhMbRkm=Yvx0?BxXRL_k_UXGsPF*&&S$fifqwbSwm2#`2>6-Gp@fGiW&QaYTH)+{c
z&Z!$_)MN<fGG(wRyR6p_dobUc<IEp{`hJrF{rWGfZ!co*T0L=^VEyqGQ75mhGmzs>
z644KCJrENeI$`g#ZDztZqxN?_yR_tUkJP+-4SVMlYsBY?@#~uWV)4}TIk+%-uHM%-
z&INf{fy?E>+>S35ulV`Rrl_CKoq@YlfvF-eW!dCi`4g}1&|iCh{==6Kmq;m0G5+bs
z`f@F|QO)~;t(=Yjy<=Ggi<kd*`Fzqf=;v0YugPAW7Jv5z3f(QgwR*Cwwd^V7#pW(y
zUv}@*nO1c2yDQJCHjRtU%M}hfiGBO`aci&Szufs7nr0q6{_4qL?JEm-bgwpKmpI<I
z(<Qk<uzmWaZRXEbEJ)G1(mDN<$%$f>$aBYi{_jlWdh)`{{@W|}qwmCh=dlR+yiJz0
zl)u;WcGjW;0yevucx`?fb#cdV^?q5dxWF}7>W_?jR{r8Ms~@d)EHj^A5qOA`u{zf4
zUX$<<DXYS*6WaEKT%5Vv&}o;37USD(XRg$!dZtwVRbpi@T5f$d;L`Em4$A|&C9Ut&
z=jX4rQ1D-4IxD5<<Ab+M2f1TAIe-1xQt;R|LT^X;8-2m7ozIs}eNr~_O0AZ=W_U!!
ztxnBy`D@=9k6z$tUbxA;E@vv&l+HNsydGJR{hLaAy7`%Qc<pXBKCkrtgGz&<v-^2Q
zR#Sti-)m-{Ff&~38L=bk?6#boj3>E5v8>-kUgyuTciPd#zvf5XvKAeV$jI5-{aKt(
zzVO|{d}?B~rEIX1%0B1LFc}69^Ch$I7|xty$H*fRncG(O_CdqiD^(Wn4A1Ne(yZ+H
zy;0#ti^0zWn*<hqj%<9*^<M7wBlTR3b>%%Nx?dOgzn%Nc`6=_qOUcP^Zl<t4-MR9>
zlOC02XUtkvMJCLsN(d^JXP(hNuVQcC##>EKznqwQ&iih4=EK_sNoi~9Cb0(_p7pA(
zy!$>`-~0KN?X6$Urt|r1Xuq^SW2wt4$4z3v6EiJi8TOQ2?fj-^yCdq0kDABS`^-<o
zxMw!8oIJx*6CRYb?PtY|tY4CqzAWdz`=^G>mhZYye_{D|nO=_eiSt^X<tMp)tTl7+
zv}Zdcw^6J4(fjpZt8OaR-En^?H9hiK@Q<F!cfVwMmY-N|ymhILk>Q0d4WZt(_xY=I
zPs&W5wLUxf|EvnDR@b&{>B&bEW%ou4y11J<Xfpq=wSGKhYr=N#R`ZMAoo^M^@<>fj
zjC(UbW#JCFv>WqScD9Olm)9&k_U@#0b-)u%iF-@s&Fd|1X)MinJg0TFjdzZ;x&JBE
z%T@a$c0QF&xE;i#;ufV8FYYt{><nW@o%<i<Uve++^myTa@w4^G-(j*&(rZ3*s$4&1
zyLe~prNp<lJFT_;9N|3E&YRWtzTWL`El0qlfAbxUe_XLw)LXdkm96OC+f!b=ut<1j
zbIIdO`O?7X(=tJ~VicD-J>S0L!0NO6<<IRCed<|TG{^Elfp9~X_KgQ0@1L2dB;RuD
zz@5Ni?f&{xN@6JuT57>^hRTo6q_*z=m^eG)hQgJdWwHzReoAI2JX-#Ev)6<_E?a(i
zAD6hw6jmAa(ILouy4ij4OKfv1qhq+f?q<kd{^PlF=ItK|o5CK<uXLB4G0}lNyI!Zg
zBf#YCgSV%6qo$ZM&9Zs*+Ro|Y)9tP&!WR_I(tb1NYO24Q(?ac<SD*H>F`aLh`KQhN
zY`TujnV1lc-wM0abz?O$pT0Bs%5dH=VU2L8#NnT<b6hJq&z|f08kFrP{zZVl&uMk}
z?F$#qY&I`h7rH54fZ=Aroa!epL{1;?F+KR<)a=Oto124=T+?v*p|MTj&%&2|?FHr4
zzl==R&bSq%AT_-?=w|*WGl!}A51JL*3Jrf%o3gXt-k|oP<H<1}!_bOZ?M^rS)*P@s
z;$&1@nft|lakD|Xew)EEjkTd|7vD=fI4qa=JRvoTNjzZ1>5H#+FK?Xqi}Cjk&GkE1
zvi&#`R%yJr%}$u%R_F0qTNbLkisT5sfBlKe{>>ZCdrNCEUD{}C?b+o~bi&@d&CT7<
zW%jf~9;T~RmipfImx#?dxM1hK2Np6Z``V6wKK|yr%beQ+lU6n@coZF{w>9w{_Zh4D
z?`x6`Jr{?Rx5TEZ$J{Sl{Fhzd@3pz*V?&o!O>!Q4UrcN{!)92&`AYt+vt^!bLXUEI
zYr7-YB$TP~PCeM9=JjxTa_dyruQOkS9bRZMhp~EH--V-njQ@Tf+O}TPMf>7)^VrT^
z>l1Q*w_o0JXY!9Ho4xmHSKRQKmpFypZ0U!nfHu|G>*q`Ngfiv)6kis?c`#CGqwkS-
zhPgX-UEOGYYx-&iOTqrzw|C!qDYWLPS(kM0^f0&A_A^zz8E^eQx-0YQXQzT({+1KF
zr_?^;{3E(*n~G&b^6@DTk`D$4b>s*-v{=XmS*+Y_v+#y)&*r<y9U1CHEH}Ds=cgUs
zpV}6A(dh4jOKW&+4{y2QBxd<Aog*PZW=qb7GhVvNSCcPEwJg6jXWEo+Th^ItvR<Bg
zxZC>eQ-xDr@AMunzIb5Hj`Sp6rd2cKCp^>VJRSX8=Z%M-n%f1QtCvl3Lz30r-sBKu
zSX0L6ezi5Fynm<X>TV&H8y<J$OKp4HQ<<wmr}DbGNlp6BDAzFAx7<`?s$XQ1gw52S
z-hp+QqCM+%S7{0yxEIWLEz&1aaOJ6`%qFUat#R({<;qc)Ruvj<h}aroTDX6^U)Gw`
z@^=dt+bT8j9C@g%aBoSz@SBv(3g-Hy2lw$hd{kJ|KI_osH8Y=9bY6*FwwJSb>T7$~
z=w73qX`IKW9$efKAjhoY+3odq#TQA*CtFXg-a3<^qGPMf%smgivdp{-XX=&jZMm{N
zrE~q$u8y~x_Z6kc7b?8-IWFhwmM(G4Q?hPfgn08=sUx3U!z6nD)n$B*tv>m8>!0Nd
zua~DszI<EYDAG5l=)>HotImJ5mfYU<FGG7q(&cNur|u_OT$EMwRh9K&aV-d2Bh`?;
zO)G=Zm1{~zkI+{Q{izH*{WnYh)Z`XcZREIm_K4Z{`Nm(L<ajRYUd$2taFL<S^v{Av
zW%qF&G8Ee5tD3{|c-LC%X9b1I>esbfpW1TNPnXXADt&~%r$Z-}(`V8SKK`YiZ(`o0
P_elG^b3J*teS;qWfH!b~
literal 0
HcmV?d00001
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_eth_lane_decoder.ocp b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_eth_lane_decoder.ocp
new file mode 100644
index 0000000000000000000000000000000000000000..a5978d09fa31f90554214c8e0e29e0a34712fe57
GIT binary patch
literal 1088
zcmeAco}<skz`{`0pCTyFZ)<agLI2s~|DP|$F1J}fgSpQ#|6Px#_=dI3iThZ%9QNK^
zzweXlyuUB9{tB+z!(t<{&e`wRdmfJ>t#1p>IqV;)?%(w@b%&V566S^-^OI#<C*SZ0
zUUQ}*jXCy<!p`z<F}L)5rZl$A_csnK^0fEVPxCxmwSH@%(q5~V90JaFL>L~l>0h4t
zZL`#7-Va5uRGe*&R3x5I(!RAcT5f~ezk`cYr>xHL{K_uLRM3CoU-vOnW_g`gT!%7_
zOW)nk$aFj9%+f6`nTf|Yte&|yZWdeQkHy#hFIH$iizt^rJ+J<YWo@t0Vyn1ik$Z|h
zSC@MJ>Iih0=kVP@AY4p_b9um|c(+S@d0fo3c`rlf*G9G9EDEvgb=~IqNhW>k<2{b$
z-w$j1GkAVeIihEwbV_d36*hyj1)bgx-!hy?YoEkp_xWJGV4=%T+g{mAvzZmV^Y+;s
z+blU#KW*MB;pH4Z>dV8#PtJM2Pj0`;xhm<fMA_Hhe+I8rW;M;f@}-N(Lb^Qr%H}^T
z{Es+H=d0)(@c-g{FLd?-!#GxvIqNERuUQa&dfH!x^9m<cz7ag7uyf^a#^wK;dGZ>+
zEW4@_m+8Dd-b7-a%(cdLi!|$(w+by@gjdY^d+_^Fwxk7F6PKTR>L}=?xihQ$`J2_#
zT#jfssIA*yzHF0t(@}P#Kh7M^iscbclo)3k{aHWXVAbAhlin{=ouD9c#r)Yz!I<{-
z4(l)FDjfP7d!lLLH_s(4XB2d7Gj@iktqzP|xZp@w)$%3hZAJD3WlCpMFZ)=$?|~zC
z+cklA6Y`CJuFU`6nq0HNPD1(q+iqu-87;Ti86Pn?ocEcWts3zC%;D<BKfe#zKex$V
z5-a|IpKoo1$+h^?hacu1HJG^V=2Nc6l_xjPj8j}D%YTl6?eEGQ<5;F|SMqlJ_&rVI
z6`!5G&1?;cCvzRbBlEWwMvG?iybyK%&Xe(MkK^piQ<LwVG`OyO$WlLHC&Nt5mio3m
z9932uziNoSxyBvb`sMnabE=;#iXO7A=9cAovdt^}{hG!)gRJ}=C*m(?fAhc0uJq`t
zU9Nbf^7LINI}Yl^z0O&F<<tY)DNP?D+BzFFcQWjMD%o6SSpF>fL!zvUW#so=TWr)%
zn*3YcRLSw_SwxA=>q8S-|D7|9P+op4@z=4aS+g`B>rV>)E5gba(X~_O-}<TVKFaA_
z?7rw2lVT$~J)QT-lc>(#Z=5S?Yo~p(^XNHxDDmm@^>-J=^WRC8d&Pby^xLeuwnhJc
zyKj!TvL?%-&%kCC&yz28mpQ5qY{*&pRxo1G>bLW(>VC~U>B!A`#F{VatFep1#F+|5
zyX15X;@Oz*pL@)^;?5z~duvR?-_-;qem%=&aPFy0X27;R0<WDGGF>~95Vb;S)$@6w
zqFWBOFWd7uRk`x&oJ+1dABoNIl5$$bl>Rh7cYnywr&3;thT*MN9UmsT>{+Ax^)%xr
LlZ3rXCtU&nDpVKq
literal 0
HcmV?d00001
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_eth_lane_decoder.v b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_eth_lane_decoder.v
new file mode 100644
index 0000000000000000000000000000000000000000..2937331b928581045a4186a4aa7a52f246dbb741
GIT binary patch
literal 32544
zcmeAco}<skz`{`0pCTyFZ)<agLI2s~|DP|$F1J}fgSpQ#|6Px#_=dI3iThZ%9QNK^
zzweXlyuUB9{tB+z!(t<{&e`wRdmfJ>t#1p>IqV;)?%(w@b%&V566S^-^OI#<C*SZ0
zUUQ}*jXCy<!p`z<F}L)5rZl$A_csnK^0fEVPxCxmwSH@%(q5~V90JaFL>L~l>0h4t
zZL`#7-Va5uRGe*&R3x5I(!RAcT5f~ezk`cYr>xHL{K_uLRM3B7?-NFs`HyCO+$eH@
z@pr4>>gzt=ogUeqsJ*VSe{~!y?|tU2)8-U6+inYyV~hHBLd0pS{y)Rj%Fc|eexW_=
z^JYa^i>p3nykPZ^LH^&dxyu5ArCs71bFb(=O@DUX`^l%NcV@j<r<HkNCWrH?bw|{V
zh5R<|UiNR=8&y4~6*cxvOH?e5@A5Qbx_{suN8RN8SKhAI`@KwlC%4fGj%gv64W#v1
zB=$|zR$pGaPr6`pP2nx!MyBZ#<bLJ(U)^{nibv4yzh9)pVMPt$kb?AxpC1lx*ZF(f
zezCw5X;-_0r#X3S(-*&;_2=Kw3CGg<l<V$iXFX8VJi(pzOK{r`OJ1%C+$-5)Pm2Y_
zoOIT5Zcux2?yFL;`hQ2`2@w-_$1uvVUC!AizE4z7-tm9KE1Sbbib+z|+I_28o*qq{
zR-9~5Hfv&j{#z%NCf6MdM`v!oo6%?UW#zT{JzN>zG*pfrWm3EQ?e)uA#cgxmqzcug
zw5j=9u%F>w9AESIf5xrm$2-`HcA4G0HX)(Yu<E&$teX|TNLEqzuARIyD$CDF&y--g
zp2&P)Nv`hmx{togq~o4n<mOW~N!Wekj>VKcTi>P%ZD|g(z3FzTW6}3rN?|f*wHAo&
z+1n7T*s}lpC(krlC6TThe*Z5RzS>hz>z|N3(W}v8S|E2rUBu)2ISLbXB+mFo?=y3;
za9L{KCDV5H`p=4Vg^F0c?9?*p18w|5hyPDI;yZDZ7=zTwzoxs3cTY(_k^AOFf6viX
zNoq^3KDKvTuPka-RbM-AQ^`%wOg7DJg0JV^e>8QM%-`UtJpY;Vaw5NU9XCsvtTekt
z`@^rpPFxxB;(z4S1&+0u>PzR|IrHTY-;;%v^)XX(UoPADby@#mCcXbM-2BOX5B7*2
zP7_$F{LIK-Q%_1vAmNf`fTDnc>2W=q(1RLQUmad-YdG9pr<zbNApT>+CxNI(%4S=x
z{cG&_d|U5OQ%{Vy?^f2--Df7gO1NOQwsiiiHHTzO3V%5(tiN*2EIrj@ii2CY){+x8
zTW`s&UXhvnVE(sdJ8L#yWqJByrL5SS@8UKr36heH9pX$T8q+`T_`BU!ZDoAzshgjB
z4D)B*2)Bv%_$%1Wuk3m$a_+X=_Z<?GrH-H5c;WfW&Fiz`odqsjo}!cZZj$u-GqGv8
zLRLbbRp(D&mp_*HSGL~3vHr}oLsxhLQp5jhsHv=!Twqqey;Y3sNvPDi96Kew`e!GX
z2=cr<y;gVgPnr76j6e4^s#fgFp6GeQMk!fc`my;(2fcq94pr%fWqs=R7u#%S6*+2h
zHAQ{R_Ni5$By)0k7Rtz4oa_vnt-keD{z6&VnZ92P5>7kWw<Pw>)Jri*Y4<U9f1ko^
zRk31M;mQpMeTzE(<UQGXM>Sshm3D5GgYSMJyPzLsUhRS{yc_)QPN}!Cyqy2R&ZSQ`
zIl=Of5L?>^{i{Fy+NzT?_GOjbw&O~D_21?ZXX%NfdspTBNmZVo<9X>ozU`JEk4=8}
zT;{zJuP=KXU-)FwKBY>bJ&)6`PWz;G;HUJGrT1Um7P36)yL76_lvi09CCA!Y^PRjz
zC1tIytkzr@_y2{Ms!`=zv7H^t-<P)>V`)=&jxULu+u*a|vx{Jr=y}J?m!_(_qBJ>f
zNu6iV@jtj=((`q0eeJo0B2&9XQnqP-+55wdMS8`T1h4MqbVj4S0aME47dF+!zndyk
z`r-Rzo5>6IanznNepV?m`_G(f*30?aLk=$ux)QK`gVSu$u*!++53D=b+CTS8OyHu*
z$RByW48Pr~W(4lDTCkw1NF{i}h9Dn>D>JqRCLIenE^45aevfNX$MXf7C$D2vnR@70
z$@eD<F3$L|$6c{Ly?m39%I>CR$2J`~urtgw?8Lnj`Wex`E!IT8*|uzQL)}#Sg<tdY
z|D5dcx8SPd_1*Ai6MyQScuULs2?cujF5PkJO*0%`W>*zvxL&;aIhI%W=H|LMp^qOP
zPXGFGZcXe`&UG%)&+oQN%6cp_;u2UZzg)Oh|9vd)9~0yBwk5hHdZw)vUGc|7L{HgW
zO#gN8;Pm6wE|UV<*UOw|*mBn91Z#NE*OQSy+`Y1l|J>VQb2GV`f2Qb@FJ4;}Sx!wW
z_Dhzp3p{O5)bl^lbLS+-D~eSgDq|S6&oka^-KNuZ@z?4rb_aEg?vy-#ey&x5^X8+;
zD?QpX`g1s$)?EFz#`|BOezy1_d&a$64s-9jYb|M*9Ou=&@lcF3&&_2^v#0WY;GLkd
zYjM|skLF*lJ@e}Eiv2Z<ah<BLJ@>W4`>dkRcxQg~$d{imlmFwq_Wu_>SZcR+@8mXE
z%<DM$pjm+T<rkas#FJ`^t0#tKe2`hf>b~LX?v#mK&u`0byZ7VoHIKOpc`@wg6RamV
zuD&kyB&hw6WrWMaFIy)ppUJw0OXGU%LSKI7`*ZzFWg}h)N}tu6qtUbQ@^5pcNPGS1
z+e*bvCp>I?v19AUX|pOk#m~=KWVDIF!hiDe)!R6`&UjkXFMK{nL+r=<g1{}W_qW6u
za4hCqd`N()sZ6o>*D61waQ42!qk6F^Dv}NIzbz8}Sop4Uc1qy+rhGwa$&HUu*H-TS
zTvooYGVuD}-_gG1AD?jS2&~y^ck-pu&Y<^v-weu_nGAiMY`%OE)^Iy4UL*Zz!<A2b
zyiVWm?|41kOpGg1UrK$B*4g?UpEGU0xU6)z+cwEZ@!8~-WE&2SOG_3MRZh)ho+ENI
z^s>C?!k5O!@3619;kA3I?=SId!k>CB%)UK!m+3KcE~R(DA5OhLf8>$c?&T^{yNZsU
z+A#0wi=~dvlMi1LdcX3W=Va%Iz^MPuA1c|Ejy&(Ud*bhvS;l@J-d%4w7$GIXyLi*_
z+@Gp!|JI~V<+NoCSgg*Ikaugo%YkG36I>ndtT*~t623`XRCg+)d*`v}t#_Y&Y?<`x
zQB1zLXc<Rh==mj~o6eP$+jX$M{F@Ll@yGl9`)}{q5OeLsrs!;k`}Za8c3k3Q7yPCe
zP|A~0sXF0Jq6-&)!HM0^5?O=<w>|A&SbH&O?zNk5n^yhEvt9cA<)w=aW=zLzg|aVL
zl`LG)qQQGm^Mu%*cj|?F@A~!B?`%?;?Ek7!Y5SV}H@D5KHsu$}m%c7@E+GDsHLJk6
zP3L==pVu;(_LamvUpYblxTb(;NA-I7JzlcMzbS=9FK92Q4VInJp~c|aKGWlKtzdF8
zLy>^$LH)GL*Cv`y-(>xV@0vweRK#?#xiiy}^(!B=OkKEp&#Oe%smW#^1oyOcdfC7J
z8nbt*>IBQFr=Rb=#30l2GiCBA`4%^m#)zAor)J;#<s*3gey{ndx9@Cr^f0T=(GC3a
z`+R3a+llfGN0vugiJdIn!&5DHtNQ=W*YmaR?Z5rJa)tF?o*6fEvYI<3j?Nc-URC{r
zkz;%F?d17ITHiPKcielf>3ffLcjx)VZh!aA=h?O9gzMTuQN<gNJz1qpOs+q+eAadE
z_>b58TIbyRrJuiaTil<gbgf9DnYCim+Wl4A8$Rx1*M3yU{^(TghI_l_&oc_T9yKYU
zuuO;d#?n_mKX%FYcFQhW*4}zJW8u#)5o@Qb%G|x%vS&TV&xxF~!xMs2JSJ}Kv~y%P
zEp#nmt()+VEhN`}rf@?MQ*V*p0*NV)*A@v%x)p^AmFX@_ym!jdcT!1bR5@FIJA>|z
zUo*@Cdd_U0tHix>^&H`KA)L0KPWBe)6|DU{L1jtL2WS7I`5fo<&o_Tt64J`X$bbIR
z?{b}Usm6Dl(i#L09M9P(r|$Uc#~aoEi<n-g9X@kBzrar`?BT+%GukSW13czs^8aPk
z{rz*{v&mXTYl|mDmVZAk!E(a;k?1car8wr*4#lymPdZnuwTk2oi4^vJ^YY(fx5qv9
zVb8=iow#@<gE7bA_33~G8tWt8Y@U<JIKN@`i+cyGRCkuy)rS<V`SxEw{fKqjZ#x(5
z2<0s$hrhdPTIH`=ygQL^#sdA9E#4E8mHdvXeO<WcEpyAmS$YzGxRPg=p3}INdQrMn
z<chqqkLO|M6L)^t-BDK9x9qTX^>o_}OI@N)+i7m=mTrAC|Ma$1^Ot>>)#&MBEq}c}
zGKN{Ft7(hnbk>HyB^k4qPx){`punns$ufS|tsk0<Url*hoO*nRiN8mnw#TC-9Xqs6
zKaUYUtp5G>-dp>hmKwG0zkkvF%GLE7)OUv-ePm_UQ7}LMv)=v{nFmFG@gKhO(@*oQ
zG4uYOl;lkvA6C9!kl);YZGP6(3+wmm9q4~;9dP<E+v8XIg^TzY{wpo1{vq%{?u)_h
zMLI@bBouF6Ty<*CuHdO^X+AT`&9Y}~KYcf%&?qv3SAUs_?!g9;XI+!6dp{NnEiX<{
z7o3p)_qmF!6i0-F;3_TY$98=uAI0oZ-<8R>$LM*~)7$1xquVd?&HET!HZ{7$d*y%r
zld4NrzPpeqJHuIXOJDbGt38Jb)p81NPUmKi+_wMMf{F~Q#jL05kGD?Qy=MN~S&!CC
zZdmlke(Qhz|DUrG@=`XOQh9v-_3eK<-GA1cQEpvoXmPi*P=9|T)7g)PY%hM=3LfQ~
z$MvX3;L&G~0{y4CiaWYn{;hkxckyHYsyXIT>`c-<iJihP&K?f6Vbu8O^(RDnmc-Ts
zR`r~d6E}KFKX%&}t00zPp?@Yiz<S+<ADa*C_&w{DU+ffnzL%XG$2;nMD-}}~CY(O?
z-cod8ka|H4r&({-`wLakJ~2Dez0#&n_fY;YH}c`S;~ZUU{t1QFWoU#yW|*I|Uq)MC
zVwsZB3is^i0egIIFMM)3{-f*(bzU(sJ7$k*Zuc!BT}`b!BU+00>b6-+e&s84oPNy5
z__6Ynl3i@g6VI&py8Um(!bg*<=Ug(|WD&Zwdf)Py;jhjH)XuxHpZDe&qej0Y=O4&t
zSPOqzZ@=<jNp;lu_m}pR#GXI0Cw)sxN<i{%i-;MQ1PtpJGoNOvNtyYQhhgTuo#MVa
ze%7Lyi%<7=<*6TEqsO#)S0UT{YtCZ-T-d9nR@T%{ezWZ9jyb-!%8f+bCFRPtA8(O)
zr!fDUY<0z>j-Ts$C#-JYCeBnDp*3@<{_gEbW~V}2nwS<R9K6jgzolC)<L0gg$J(ek
zCnb}&JC&jp5B#|;?acDp;>fx8)o%^&Jl?lFb@7Jkx{xELOWyZL{poynBKfwgf1c6#
z5Qz=V@3}WU5IE<>@vq5p@8Z{e&o}ifDk|vQR_dQ`a%pa*<Ke$~{Qq}+dy^UBayjF<
z<c`}4J-xS|tG+(rbW+ALHtocguC@(77(~uVPWY}@zvZik`o+WPoQvbXEjSZc&8c;a
z@7@_kpGO)`eeJG&u8F?Rmeg1`&0^lx9iJoQ_Q{)auFlD2YK^=oW86{wyL|FSr*$zB
z(aV=6OUN;|+8;VzZ2A3@!4IL2TmCLRS|Y2a@13G(waLuv#_7+|b!+3!KT_Acy<p#G
z{@?QI`m#<_HEW;q{)uYk{1H9PzVEW}vh-yq=T~hM6Nu0jdtcV~Ti><)y>XOF!{Z3c
zx7++qZ~3)X@t*IJsS^@qGkZVI>9$$zyW(dl4=bxPvv~t&o}b<xZo3(us-N$1+2fLT
z_j1}2gUh>ucAf1x7dzor2%DP5C8aa(em>+qTevc_!GOV^b&dXd8_{SMwRO+8_qx`u
zzc$I~_ogDD8M9g$B$ym3k{sAquky6m6XkHPb2ex1m5ztU&#dgocfHB{Mf)J{m2+RU
zEvy;eoH_Hr>?J?PQLkS%r4olPZA@SM{m{iT*R@$MYYVQ?KRHv_aAt+vnwOihA1#k-
z+&l5Xts{b29)Fd&m#x`0<)f+psTE!q((KC2*B3GKtiLwPM?co)mjiRx^asv@ZLYZ{
zr~0D!C1P0>>jdU**!}U>k!|-Ar@!gAJv-}k!0jc`eSb>4zdmlNztNU>FXo=ohC`1R
zuVW~4tKi=}yC8CA)P~h!zp{S`W&GuyXm5}n$tO60#c4-Z+r8))YX5(%wf~TQZpE@^
z@@w8c&iCirT)2HN$IZ$jw<D3xZ!_%jdM7{QU*xy7`e?(&oY@aAv|M~?mX*26p?pKg
z_gy!?KV5SDii)C^bcK@I(PyjbquXYEig|E)`Toea;mt=Town3gv0AeG!T#H8zQ^?_
zbtGJ?EZqM7>D?{AR~s+6d}-mLvp-iJ-DfPp*RkYLkp7Phcelfz|3z<)c{@{R?!k>O
z>b5k=_8z#>wZKrKt##o+`AvEqBBtB-{A5^tR!jTRvb?v^o^QXeTK8}A<g1n^J(aa{
zTO-psKW|Nva8=%=c>eW6&Z+*h)@$wS5!wB9!47j*>37x#J;L>SPMxyfexCDI;QWbS
zJr3sFWLRS!RO|83xZ>zZ_GH#FL*2?1`5P`+n8#>Mw{LlEv-H?Pjh)4FzHQOTm04eU
zfiYXFuJ>Mcn(@MOY~jEEWWAZc;Ily4>4^=y%=>ed|N2yh<=j6qxAE{*Bi8?ttI}pi
zm;~DW-1ac2SiMf#OEIQSi^tZXqB&oAy~EGqxM|lmy?K1}<$`p{w{rFtI*f<rzkIlR
zp&XmXuAlQQcgHUhi_t5dld#NTTl&%FORvuD|1OfE@ihL~=T~QfItAzb5ZE<u!IUD8
zL*^@TXLhHiXk?TWZGLiXaoOKF>wXF;9;tf0b<vdlYx*^(-us=#b>?u?<oCy}F49t6
z*;p23JE7`Ixs7Z8jmxS>?gza&`hLo1bJ@-#C&S}htk_jwuUn|1#$)n2d}&hLB{{}l
zRTkz?H%G49CtYg&!$?=+O8=B^b`iceShHSAt=1|FyHxOhv9?R&L`j9K&sLqjSERhP
zDRQQYdFk$`vj*RIo6^7DI{e{L{#V9_hZm+v%#D0icmKrP-yTyuWbDoEn}1Djov_R5
zRm>abWhW<pj4tzwebs1p@bBxKg#rIK+~xR}8@w&Eky^nL@#*5^ypKnA%{(QtZgL)5
zSyuVN>t>riZI=|yXyo3a81XwH-)r;Ao4itdsS!Q0a{CVFuSz+5;(+Vng<E4L1=Meu
zo0lH1sIcj$N9zWzPnW->HXWZ|veEw8%hs|N1#?{*w=(AWHD}-3R@N)oJoDY(g{q0Q
zGI5-NC7-99Q_7uer#Wxhf%m)g`R~+}vmaDy|K4d|DeKmfX`--ZYTN{=aCw)_n^&&+
zl-a>yXJ$8NXPPC`^_7eX`?HH(cUdm%+xSnQ{zB5z$n6m))f$Zz_nEQBJncXImGhuV
z)zWUZO8Y5dTaD*xEQoz+c&;Ew<V054Qtr#e8!moty|F~XI*-4vdD4kzkIhdM+X=W_
zdAh;r`AJzLF~8O8`)qkR)c))3UbRDK>ZzNl%2N}M8tq*>S^mJ9QbFw`X1&kq6`#Vd
zs$O+kzqa*tn|064BNFLn7s@-H363r~I9I9i%)P#O2X4vEu9$YR`7vv7mhR7MHo~vp
zy>grP_<~YZ#?Hl&p<0Q`N4VL1w3(Q~=Sf)oo?&$*C2ULA<e4+JU1Z9xaPyVZwp|g&
z+~$0jwV>kiXK{AN$>((D`m@d4B);%Wbm*6NM;895e*FFG7J1>ay^kK6#{E1O{&tb+
zk1M7ZOa5Jc?U$Pxw{fHMGs*v#IPPa(+~)ZxcjA!;8^yC;>F+tbd9CxFgeFV*Wd}LF
zep@X3udHaxo+lz~A2(Tb9eqCcLR+q>FYj7@KQs2K0@I@gCFgTom-}A`Sh#84g#C<$
zC4Ub!EO?(Bbmxg`|Lel)&)3)FS?_O~!IgUb`Q~MhR+W}KTgDReHjO=R+pm(-mjza@
zUijjwjQF1X+x+dvo3pzOx%n@iduRE_XxEwBKFmoyrWF^rTQtty!+c>Mzt`Jv+pE2t
zi!My(3OVbMw71#uRP0GP#%~?TPwa0+mMzNe-ryMFmb|>zdFlPtGClwK9kX5(`xtxN
z+ILi&;podso6oZy7d^jy{o1@dWu6tBM$U>8Ll0a0_4#g4l+3sDx-P$4U>diE*8Ho5
zeJO|70u&r?{<Bjvx*!_W7G%XJAm_Oz|8@4k>kLnq9+|T^`)f|imBPOBt3uyQ=Kd$w
z&BFhXbMwQV_VBF_#Jpz2Xnk2RA#b`-n8}CdT1)3-J~K|?%@<v|u3Y=xhe^Gz+<F(Q
zy;U3EKYU>6ad;Bz1T!b@T5h%D|C`n=pECcl_Plnf4~uwIQ{O$7WZ&0lUmEayhKT;B
zs8V}=M!O(Kku?*U7jtqg@X?qV;O(l){vm(c))SYsyEbmkz9S~h_BGga>%@q-&+F!`
z{2$=JnyUKu$IoT2CilFv{%}hn?wVTU`Q>l7KV(mL;AHB4;8y8!a;9-~?xbaZzfY2p
z`7O?t!4-8QXhN~?bG0h7wGlHP?f+6?V8y>k)4AjEiy1%DOI-VdZ@4f2E3J|7xzn~~
z#=n?~cJbX|d<Ng1cAQ;u;Ou(VeNngb&bVBil==C{vNijvoITU5t}Tj9H~)Kc-5$j>
z6$MF$J-;vA_F9{4S!d&3)fad)bnT}4NzxhjGFf$!XJ%atzOZ1$<(jy!#T7;#N}-qC
zH|#S>F>+HYzT|E;AxnDSfy>5sW0!mhPL8qYn{;9R)n)rTUQ7&-eqqE^cI#<TWM}2W
z{nuM~>Pqucl=oaoVOlVo=jGXTZ_RTuXPrA{d2{8B=UNwMMTChsiT}LsBRH+mwry?G
z?nv3sldTr5vHA32$}X472d-S4-d?gHo8^GK^X~q}I>!%*i`P1(rWPA&waR@ed8~9|
zuSsRnysy(282_C2y|L5m)*Q`=Pq<r-3++3zL-+W_DVz7SM$B3?>*ehy7RjLt4Q>ec
z)!y~$sx+5L$f=fAc{j!FfxFhnC#Ubt{`KTR%6rD6>&t#tYaHm3ICm$nWy<f@8`$>$
z365Q(=d;gHtcXq9a*dY#s@v{9iQlIf{80IkaemIN>rbT0jEXlTPQ10{<YeI^A$vmK
z`JZ|qEhWUl_bEtzl1xyZgT#;6m!B8rPjr6zGSge9kyoiZwd{M0@>8yN+clJG;>ER_
zf){e{%id6+cdE}yQ1iHGd*rp!IB(;v55ta&PV}*P%`(e!*)prGis9mWzwxCd-KeoV
zT=z$ee@S2H_8ig1{R!4#$0pnru4vzN(csIvy1#|yC&V~kEzUU17!dg?>h4>gSBr1T
zPnugK7$4DHd!nP~Mq9hXT;u)BKhAZY%`dLlJ5O}Wq;rg?Rr-ZOC%0&Zc<p}H@%6zc
zm4tw8H+m~(=f|d;4B|i7-uM69x9$x!YD&vFJg53h_!cma`A?#<K%4Pz_ctGx)mJ%v
z@o?fPD{!52(*41!X`S8v(YYCoK1T#iJieb`a!W1h{{7}f+Kt&g-NrHdZgPLnU6nTN
zMNL7;ldMy7E<R28&el62L(O6bXTXOmM+@acAAWoAeyg%!ajQy9O(`G4wXT_eLt0ib
zZ3s=>Z2Z`kgTeZ8)!e+}cfar7!@Tgb7T?lDvtQX>+>M=_8}2Y~k)0^O>#rM~bo`Lg
zp-pyX%l@pH>C&@8A~j*QH_u`AGp}FNJhfS5*TeSa;FK@x<-2e0v$k)#^g!&?{F}wI
z^BfblRek*TyJ}PD7VqfSPY-F#(@oXLR{uCFmG_8t-*t&Kf%&Wg@_*;}>`Mv{@J!w^
zE5dnMEW^#a7gb(cJ039<leqRxeUXYumivN@Z|<3;zFM|XXVZnKsXBdGif$7Q7T-US
zcYMXQ^$+I6J&U~JrF7sxYJm68n`SSc9k_b-)R9Q<b5GA+=h`2#{KgTlrz;wMbE!VK
zQ+}mnY5xZ6zwNRsmrq|{_HB0Y^@iJbTy@27=v0Rko(gj2_s~ozf3|mTRG@u4_ug*@
zpM~D{3)z}kp?#r$UDQv;ot><)&u*nQOnF<$9OI$%*-<)5*;hfoecr=KU;msI|DMx)
z;o$+*ihp@bi8&q5S1T>FQ_8*N{h<G@c$1pdeZFExi}c_(ri~op-aUJFZ%B4Mux`fh
z{WYhyvG2EEv3AqKH8CGJ7?*gJdY`pDmmN@k>g%a}WrueKmVKG}@}8gQwc{6@8BXip
zSXrMjef}Bt?l(T0ZWP~)T>ZZ17Z00!qS%S{7QuDynY@=TEWfki;^|o)-!4DY3O^#h
z<U?-a+Zy{TEHh4AtgDD*y180O`d6m&pJU(K{o>v$*Ez{uGGY>bUFvm3HIL(m{=KYq
znk!z-dmzU5uz9ip=fR*wPHTkPU7pN$lgrO3zRd1#eA(;d`O2qN>I$*JUZ<=Xqf}~c
zhI2h>di#5ON!pC87yKKdv_C7)zQ(v~W=C0fBg54v9;Ph|8jZdk$h)lizD2u9<dM(`
zUEQFA(;w)}^^`tQv~~qg(9Ar6gtf+Pk+09+yvQ|U&pfa5{Qsh6o{E_L<kJ4#YuK%t
zzR0L4s!yBaBUQIuVpEWElFqrAC2kKx?2OoUm_F6f^y@Kwza*#o-mE~0MQnF3b06B2
zIq{UQ;{5*Go>373%~B3OnY);tms~Oq`RBZDWz&pl8x~ztTxiM}zj2FS<g^cS*6er^
zZ=XIbZ`Lh^nIc?&S&V;0d{2~ImQv{G>Y}#zh-UTIKhB=tRV}Sv9`atcHv6|lWAA!f
z#hCfM2Uq+4IxIZ(;nx7(+j_~{biy`0^q=5ADNpj+_8Klm1*!iLuSGYpGD`e9)w0#`
z$G&FvW3ms|CG42`t(%$i(uwD?d8|@fKAhena#HrC!u$g*YI2{7Y+mg8;lHNRTt41D
z=JhYTlIiD8`t%yzyV96{bIS2;lG)E+uDSdnQm%p{*S2T*pD7)cscIj~cPC6e?knUI
z)KMG1X2#NK4Ch*ekLXw3h_djl`Xcb5KUYbj(C6#Z@4*oUW~a9Q-njEXf78TI(=Ww7
z+8y2QuI2CgI`x3JJ-hE~&28K#W25ffxhA6NT=0_d*+I+p7gpv|#Ep;NethHA(v;$v
zTOS<VuU_G{RxTx`rfXwB7;o?kA3OV}eqm?R?uAXtT4>*XHMB>m>s$ECqqVkk6&%;y
zeq;LgjnKt^`FGs^{!UCdVdSNw^k+htafV68RK{adEuAZZMAK$(x!-;^H!eS;eZuF@
z3%U8Zy-!&Anbm*KIk7#tE52%5O?@lZj>C#`x$Bkfeu_#cBs_Z5EO?UT6W>e8>9g&w
zR!zR3WEWhrV(ad|cE>yQ-oD%^Y~B58Le(#Mx$+e&1vPV)rEc<2PMTZ#;oXbIeVsd3
zrfsUeyZNwn+SEot*HWh4>E}E7UDM^|n*J{qUnU*eXfQ|gOG$;>BGt-8XQq5peW&o?
zThl+jUDdO+D%>ua#fyD9W)twKenau^W%I@RnwQotxpk6fhL&?ojy`AEm7Po8D=$)w
zye6HY)l}4T;KwEoFX7dzjBO5NrIhxod`z3NHNV>H>dR|=YA?_ImGjKLa6#PS^p>#a
zvu^k2zBPMprgup`|HQ7Bb<1`xP&!n9ufjoE`1}q@@%z`l^4-~eK<jr>;lcxR_1~KH
zFL`%n;=w5K$A^qWc5F<XzB;Ms^vuhLc#pXW8z0{C=;+$KyAh^7w*0M0$uVZz)OH=p
z*wx@TF;RL^Mc?~_oM*RAI^y{Mk@t4X+m4TP-hVu|u6J*@<ad=bzqHN^`Kg<AYo%0M
zuDyQlyuGRKS2x*J?~l%9Jt_RGsIS7dqvg)*s=v{HQnfBCZeG)TnR(KQz$qacKfW;D
zdm#Vi5&xr~IIT7w^qJOGs<hM4^Z(||zjuGV-RCRz^v^8DCdNZb+5bgOrVE>vHGFsd
z@bUc7<xv-Pg4?egI-DzZe9d*<EdtkLT&}m=P`)*_cfzWY%DqOWy$3~?toF}|UYl-y
z$;4{jlaAVRFC)%482wtd*171}r~T6>ZksRt(a__YcfXV_tG)>HtgFAS##&0G+<x@W
zIyNrl-5JiKZ*npnC8b;$w$7Jv^~}@A=Q=1OsXR-+&%?FIy|5|#&BMx$Giww72P^9M
z9DKd_h(MK4ZhUD`A5-}Lx3*l2rxbYOeS_BZe>|Dhs~p6)@%OE!LM`Ulkc$FZjmHi5
zO+4dZRv&A)V>7F<sa*D&ZOPTq>RG22{=F@1w%5Yxee3M&>PyO3MNeF^uIBP7IhFcV
zulbCEB#))8nk@BKqkfsq_6pmOWgBX${Ea$iEB~4%bGb5DRDOx`)=#g+G7|S3o+fyr
zkxPD#;@2mtTTV}^$Uf=rl7Dm7lAI_1`Fm1Te*H-)QFWX0u)Qv1%UjPbr#ZzguGhbM
zo>z?!G0vW8)%xiFjt>pOF`X4<zn(4k*yE^P$0g(4^?cP&tx%asd#z1Zs3-p3oh>uh
z*469Z79FjOAPWnZw{<#S%EcQMqWX7qp3LStEZ(T*o!i)3cGzoiPF<J@W1z<Eb<)WT
zbK3gqd-oV=>mOQmX2s69cl8H?FY^{kCdFI-(9#oDx^_h6$HiCYm^hew-CmwK8^dwU
zobP6ndt!vo%s<yYJs0NBJAPC1$c@`e?uQG9{&((jQZrj->v!V=li}&qbF9k^Qlc(R
zW6;!9eSRdJV@J$Ur7agl<{m1IyR6yYdm-A}_m%B$R)fRE|Jj#Bh6}w(6FssxMOyFV
z^WAC-*gxMtwdj@MC;KdBgMD6H>O1#N-Ycsxl|69IvxjfQPAf!mCax9knQbRF&(rS2
z9S`;LqO%)jmPm!ITj+NE__l**t&YX}P1E5#{3XZpV{@O(xz58Ulfu)}lK<;0`~GpR
zK-^pJmQP%XCZ2MM?(ghv`o5d!&nOIA9Cjk{5?|W;9DRoMDwPIvydM1D+2vjR^{t|7
zi(#XL*v3oJtg;W9FYNL6IiwlHl(+YP%NCDyyIHpge`j>M6**1(?dIPXC1<L=HJEg_
zKWXhD7I$@_T}7I%>G$QQHHE~dSX@#&V()iuvD>Yq)1M#E`M_v!f!`^qLPTn-Mw41c
z_&V;R%(~u}AM($7vXqN+2jetN<#~&o^fVMx=B!J%ww`yM<+s9gj_1eDBnPhddGvx$
zf+^#ZaG~?;AAv^{qXlQhmNU8+)qQUG*Zj<huR3>S@Dv$yv&r`lS6}Ni?BenD>*<ba
zifXtXJ4JWJmL^rvLyRH!9w&Z$uX_8Es@kpdj|z9)b<p|o_f(66Y>mR(i;3P_j%$`_
zzSB8y_UPvP73cVRzCPXC-Q*Ff>daR0Er8AA=bUxc!f$3Q>yr1kZ{(Y4!^X>fMKxgF
zXVn$e%4a5Tt8JLS!T7)S-nS+S9j|OwRu@M1FDz@;y?^Ft%VIr&3kC%po)i9cUQ80a
zsuq0j#&U+k9@F_xyb>y9jXLEQe=J?*)MO3zAG@D#|FF64(&Q$QO_4rN70-#TE;o1h
zA~&Vbi0y>*HcOs}$kjV;tK6Ry+WEaAvEJB({qzPwxu6AcKIVZ3ybJy;d~qQ|Kk%vD
zGIepG3t!E7ZeJ9#Ncg>obA@XW=bi=??q_^E)@^!nVY=6rO4$bsR<rk)RezdRTJC*3
zxn)ygj9B7Urk~zCr+@u+x^(mGEzw=<o^KZ)%UpcIdd4Dc<%br>O5?QU0`>~%spNi^
z5Zm{A%abmv|CXU;icGIJe}AbJvc~PY?t-8rTPJMJ6%twF=XvUnU#qEW^OETToSRmb
z@ot&qo44|L{)fDS5ue+Q)i+H`y7oZ8W>4MOfUq5$_f%^adS7g}X3qUH%X(i}uI-ah
zm6(8d*{?5diLJl<;r-D%zGX`ub?;a2Gn`lHf57-$%Ks<H)@{#EbJc!$*Uj$tQ}*(f
z4C7?kSGot38=w5{KE{6S{0eWS=&5h*l^0hyHC#^K{dVcXn=!o-dv|C|Nj1=u4_{=U
z!W(yL&O1l_c^}xmu32=zi;0)fZ~B3*Q&*T@*<HD?_#uzn#J9?--aFSY%Dr=#U-Bir
z?r`F&^+!*XE}M}O<^KKN*{$03r<XkVq&#V6@VRv!w-)ZY<0q39I`^%yNbQfd^B=z7
zS#`>FhQng+#o0eHI{D0}PcF%9$-mp68?c%8IOEZR<FBk|xEmchyS0Nk%j9iu(HmoH
zB?(QFiJO*-?rSZ+xLtR#&5lVze~lcZmR7x7|8%B>Ug_W860K*J_^zMlwsA-5qN$F#
z=U*m@>p%5S7xemYC(ZnakJ5?1n&D3Wo1Xosx$@U5UO>Hlj?shkfM3UdWSY&e>Ds4!
z_v@NhW-Na`?qY~@XR`G_RXoGV!RYscxCLyHnX{dCq`G?_WSX~WM!?fdM(0G)v$+`$
zW=e)f&R*-qa!~SR!JY=I&Xp;L%p8gxX8hU_T62QqWnH`M1>21D@Ofuz<8HIeE|b0c
zC?RDd|B@SSW$$I4oV~Su8uP_3JeOvCIRE^a;;wR!jZr&mms~iK)ik~G*h7bw<!_TG
zyp~M-vwEh;XJc-wkkk3e?UDK&{e3(=r?TFf?b!S7hwW$1HQJ17B1s~*?&cl7D5T7J
zDR{-jr7rrP=T<Uaxf)*bI8yZ9jjU@yQpe?|Ez|$Kdu@$MeECO~h|5P?jx?>=Q8j((
z?z9Qvja=dH)lOYmX8D1I{bJgLFM8p&*E?oT|LlFp@7BeY(k~MA_Py=d;rh5R`9>bk
z<=P!V95(m=*X1o*JLCEFxso%>?uur(DzALwtZ8iO*!bgZ@270WNRd*{UF)W8ZomKJ
zagyD2setppvZT2e{yft2;MMKFNfQsxJ>~d+KZA~U=)Le2Yl<(t^*f$e(Pr~9&&PjW
z_vJ0CW4f<09ADP=)N1pBDdKlIgk5((7D(!Bb`&(-q9ee*IKcSYu1`OGJN4~XZx4JX
zo^U{;iT^93UBoT73boZ0S?kg^@3{8wVMh{w(CSm>sx!A|&2n(hTBz2faeX(}>{l##
zn;6%|mNFRpDM>!3QPOnMO#I}gV+HZ2ZR9=wu1(FFKFzYyF=&qQ?d|6l96XXPC364m
zyWf}IrrgmJ?BYMHG%4)jMH@b*nH++9|5-9T^_8){vtm7?!j>tv>&}X6M&Dc9ZI&}f
zZ_UdYTb?#Pua<XwH{<HG!$JF|uH)}I!|zfjWU`^mO(mW^HYeo69q9?j9|k;G+P+{-
z*yd?YJW`45i!;QpNSB{~I!j=JYG~cw*%t3TJtV$w&-1E1?z(C7zKBE5zj5-luu17o
zJJ(k<eevG5J2%*0OmcV8_x$Nt{n8|0*7p|AI-Z@!8tr`rUy93hg}gfUU!(BoocM3M
ze$*T*O+8ZjD1qm|l&Yg=jvT)k#Xe<K;Iv%9ZJwLvKYv<sO4Z=HK$51!N267rUhFv)
zm)01awE3-m?4cw6K}On^B_7|bw>A_f*_@l6wVHWJSh{ngebQ2n-rgIQbq_CGUL#fh
zapuq0W#^}^-=NqX`*4=@E3MuIr9s#8LiDQEJNh{FRfmV#s7&uHm-^OaAm{V+!p@o-
z!P`7KL{_G%TxC;QHoHLO>(U!DzesG{BJBS6uF10#nq2>1>=195Eb)`~3CBDM1IfSZ
zk_r<=XU!{kcywx64%_vv+3SUv3J+i0P+BwnxAL#ga;5HRLZQlXl3I;wX|?IPVIS0!
zvMal$?0WNdpZ6VUmV}A^%qs6J&b`mOYWsK6#2dNuL@MXj-b|iY9m~9R<ui7*g$kk}
z3?`DfhOf?MU3!z#(ERdE*kQG>`{v$<j5)hr<lYs1U+^P9Y<BtK1+yI<tYeNXdOCZ>
zhRRzDjT;n1s@F8W%2RlD)qfXrdeadxUTw|_p=SjjrsSB2xz4gYs;?a+aLwpw{*GNi
z2}uk1Y6a%+`;@dx&6lgP?0ws5@6acEjn5gZo|S%OeqQ3+R|XBU`qnOOaI|Wit2ncn
z(P($a=l*KTJ#|YoH2x_kuAb<;xsda4+k?Y=3Vfdq**Yrh3ch1jQa<ajPwRU7oBeXn
zzSJAD_4#xq<wYiG@ITpgTJTrd{j%p@4SARI{7gH^Dezrj%YAX>)H<~XtXUd$JHJ0X
zabLddmwn)U`!rXH53jq}H}1c2SbeVcm7`}CIz?DGg-u!~zPmtp;kWy?lLT{BF893p
zK8yEs{DKZo_5MfSy{DOM3f7fK`@MaqPS*LwclWpP#wpqF7hL}A+pbV^`H&u&lPilR
z?|5eJb!^TTiG>GW@lGlEI_XWMiE(ZD>Fu$WfB%Sv>So<77kc%exa}NUgZzo@C3)3L
zBxeVFXlb*TP;xr_^`Y)Zhs>6feVTplr@!5-y>QrV_1>KqwMAs#w;!BvHBRi7#Dras
z(n1#ow$GdN?kS_j5jO4qDJ97_m<}nYp4`E_c3b47%w>C8k{@u-i<@@HGSE%=&`fvE
zf3aMV70K(<dY;TIzb;{J*L8G<cCyl^JD)QwSiF{RHdQ|Hj(KGYhxPt?n-qtD*}H>Z
z&EuaJaat;{Q-9&sJ2LM55*ya{=4j~^EoNPtpUBWIaXm>#fP2wTi^m?f|1S9$^qy&H
z#g}Hihhe6=i+DGtRk$Yx$HbeQDwF%K7AWf0{$6<D!#mRL-fI|V-|r~+S|`FG?7#l;
zhGUD^`9E#n$Hrl-7jl_*?)_74AtkSxqWFLB|JbUam~uq**&Gc!vB{Ocj=jrwHF?i2
zF<Ww`sojn@PG=%-`OL34+B4<SrXY>kPu}HEI<m;JdpT3iPU(%0!Y<$Me_XA<xaZ}n
z9jhCIBbEM@J1DuwmoL0>{AAaxR(_kSc6x`dl^$h(`_gjhvm6<lGs#Cv3zk1iezNJ$
zjzv!@6IWSHv#g4gOF3NbpsrwCaV|LGMclc@`Tmz0mM&GPxfQRwIc(*mKRdmZ{Hu6k
z`~Ncf-xqhOn{njL42~<|dk-^KT|IO!m)+KBZ9~7wjl3<3M5g^aee3vE+y1i~&O7Dn
zm$u1?YCGKc?%3vH;{PnF%z9Gu#Ph0d=2Jhas{fz)`p@2*4hPl+t(4ZE`~I{U)2sFV
z(=9%peLL}(`*cQc%XjBh6}O1!|M{NeKj)Cx?6=v6J;V1lTNW$d=_~n=ad7{NRf<>G
zV=Dq8qIMT%)fPD?)oZ;DQd+9f_crUj%a;?5tO3@=IWu;@*_3ssS-jKsVNb5Ag;>#a
z4W-YQJ)cP0sVrG0^5Bhk(8SP-HjJz)Mozo_vZ=GN@3M00IX*W{b6%ry{7ZAK!Wz{R
zKkq-DWTw>Y!5b$&|7(KWfrS@R?`_LEQI`<Ov%Ns=?-x1$jY;DFzjXh)_H}dBu>+3J
z-t3pK{ik+W*xCNWj>9Wzy!>{!+6gALJkW|^eJy7s9<)$cOy$b<aPtTL(Z=mEzQK;g
z6I70cJ}PM_{dZzl%I3e1w(i_=<VaLNq1&QACzc)hEXn40_`}9>nfNIN_6vRlxNd(d
zwfV-?j-QO51OKX@T)b5O(dE|>0u@(}A5!-|6B1=~!LPl>ZTI3$S5vM`oAEK?NzD$c
zTSpx1#e2oseD_G6i~ABgGcKl1=&jDqSsoh&1LG(4EMDGQIeAl?&#y8*vFOWfPlBKA
zUw_{9jhM*y^)ol^@<0F3K=oPY*Gb2iE*9=_u-dt}c6;(%AJw{|sdm3V6tak``#f;f
z3)t}OY38AsBJ<T7SNK2Iv&qf>p}MzDpELf}1&y@=GDf<w=Cf7LH-@~r%5XG7_rkBm
ze|BCKkyqro`icGTY2`0<&MZ>|moM2F7TtBTz;D@e=~V~nwI?q1zWzVg=<{2qvOtZF
z9|z37#N^Hsd3!{7QCqLy-OX<grCTU{Rf;~4&Mut#T>jr0o5?jr;_^AE6E`flv!(3h
z<0bVzJFhRebmi2XV?1Vc*LQxoTi9<>_SD)j$~Jh)nn&z)v%cOtxMN$DtE*u9&MgJU
zo^;zit`=SSN`GJI@7l&oAEG81>hC$4zVPo+M#Hs}8I}pDZIL=!sI!0XW#MCAZ>#QP
zefDPlVS!`E{`a<vxIKNx<iJ(1ttKF6m!qBJHr?Iwch(%p=>CxAx98oZ*UKu(Jx-gR
zIlWWh<tN>IhT?^r_O<-@y2i2nV0Wz}ziam1t$PnQ*cR6>KT%=3cMfy8MrYZBU6aft
zQ!C$Q>7PveSN^iqly!?h&*`FN*Io84Q-7bKvS;d#+Zld$bWgOZt#~YTTyopicg~sl
zN|W7I>^%9<W&_8r*YECL-)d!={cM}dv+E)WGroTRsk^QvM98y+_vCKA>?JyTHfLU4
zFFI+lqQvxH8+T>q#oU;-ll}U<KhFZTeO{u}yeLGiYC^nsfy4UC>wY)1pLI??w02L0
ztH?SpeyzG)>R*FujXW%$ZtLsWQIsFODf0V-eA(RP7r2~X9-Y2NUm)E?G*I}Y>4psx
zOMG{^sBG`=^ZV3n+u84aq+z|CM1c3=z#IRXzG+3q#(V2Xq_3K5uU{R1X~EKeA`DEQ
z%I>Px?KyVr)Ap}#m_mPP*#;)Yn0Lh$dsZ%HP5Bb*a#MA8w*BQNhH?2P-0qoh^;~+y
z%yl$i*={SX-OHc5iY#4nGPJm$dR3mKI^$}^N3Q~8zRg%P>BLL9<95v!mdgFN_q7*p
zDPh><J^K^?qYj3%5gxN@6~o<nUVpp4bZKFWo%ET$;{v<Zd#s4k44jn0*`YoEV#?p*
z(zYCl?1a!w5|(@7Tb435nz27#Hn+xySxc{1iRXWo%Qu@CvGRFaZg?>V9$|kwSvGa|
ze<s~CqWg;uKW0?<G^MC(rMIzL$xp5)g&%Yo8I{^Ia-%aE9$Ies?^0E@)tOOtuhqI(
zhj;7W3B1#Z*kl$v<=}_oN7|w$JU{Nf$Kuznpb#Mm-HQwlKgHyjbbaUCl@;sTC1U!J
zz3S`zoy*rB-P|AREO3H7cbkK~X41L&Gv2?SR^f7H?!nSiv(=xt6<=dcja|KR$D!7X
zh3~VEy*ADGx^!X8bN6TMy4TmOi1bS8oN{x`o$p3lPA>RRw6A|>heg79yB;40b^A|?
zT2q&V{Fe59Vwhv{TkF$bZ$-x|Oow`ZF+5LYo%C?e)n9vFIBiK!Y<u(KFstmhV`mJn
z99e$JGV^gl%IpUbw>6H=S#fv5Iyvj2o9|yfeC2aNZmDUI&*DkfUpA|My}9=6`|EO%
zr(C;g?oRhUU9praRc+h(E4CBoT>AUmlV3MwiMRMk)4zAE7Z+XCIeC0>sLcwaWr9&w
z0<X<;o%STgSZzO0m!Wumm1D178Z(cJ{%3#tnoAWja{lhWKeaB)NZ#cbxtxE!4@ZL4
zubY`}KBr$Cad}%_b1dokGQp*CnRe6fD=GL*tj?Ln!|O32+u`xC_FY2P7xaI7uduP<
zw#SOw?Hck4!IL@z13czEG(7mhv@Lkzd$(trt;xR?`L-u0hi|(SS92mQMVqmE_tiqT
zjE1egd~T0)5B=V;WAC)*QMHYh#s6oSUv#_Kr8{$FQ(BhI$16XS_>@nC=Pl}Xc8(Ae
zlAEW+yGvm2Udz<|-A6WBM9rw|Qhn)l_Q-)RGnU=Edbf8*Yv-0LGM)3w&oVY->tuG$
zU$NS!{)FMwM|a)7Zhs!5*R$Vq@`*WD?yS8&Yf`~RooQ!hM13!7mRI-P^LW7t%Lmqp
zn;b%GLb<nxuYa1wFhMlbqVr3K+-uR30rrxta|PREe{EQz=@j~N$$`#gRT_a_7wpb2
zUfr}L@W;Q!hdG<yhg;aDF|U>?`z3NYu%WUiMStx9hTD-L1<y8{-Q9DrZNlGJ%YazH
z83&&KIJYr3=iD*fqw1HF%4`?9yxyU=QDWMM;;PI~5i^$xFMbx*aeNI^hV7O~TGL)9
z|G6BRzG2O`DIw=Ip7QTztZc}*Eu(*3$?`(dccCh!B%b2Tq_ykvpDo&PTaELH=dX5k
z6YXDzmgQ(>=mf=jWq31%uin?v;B@zW(z1u&!e`F@R>c-IY5DoG$~-Zq%<bXVe>mo3
z@GU96<Z!u#k270aXXUX8e^Ysrwu|$82%DDc^{IGX@cI?6zUH5)^?h;5VD)qb!@`H$
zTYl%Z9rylMd!w3>;g9SuF^=~=YSl&c3s?TSW%%d3QxfN!o4#+tD~qP>oSYSu&v0)m
zmzwUZA6y$}&by#-Zu#%RBbs3c4=<a&-&W62@6Xg6)2h~lUh`T@`Q6!XPfL2FF4@YJ
z)?<Bi`-FC%tm?|xEAqwZjvgErjh|J=)cNOkvHPX$_}6#UOw4*)(Ce*2QxY8cJ9gd(
zh`eNNS>3W%<(^B#O^1JLZs^Q2*V<ek_4T^c!QH8^u6&F8b9D2A|6R3)v#ko+58ux7
zY!Ug+TH=4#hyP3TzgZSBU-;DY4|>LAEfoHITI8kCqjhucZm=x~uUvh3z3kS@_N^0H
z4}PB+>V5IYs{dDy>P`x~?jn8bj{UWzoH;5}7v1z1f4}p5Z_27uean9D$k?H>?X@Ux
zYS(7_C3laUe$2qYx#%yiL%*3;lH~#qSGgJ`&k}>2nYSk|oWAbQ3Jr~<e`0ou!M&@q
zJ%o0gD=0hpGC{|}S-3CgFoV|g#TUK^^LNE+h3r~pdh2M-<DxdhmV(RN-;1n{JaUtt
z_x0hi4j+4_4@Z`;?>kX0cKpnm@=eiM(oRNKq!tQC7YQD(%PO0DslNE*r2KPFeOPCG
zNLhXS>6Y1X^V|id-fU8x|FnH|=aMGQ^`(w)tvc?Q|6)3`HtO7_waa7P3hv9ix=+v`
z-8H+&>G-<YQYDMN%r^3rPAXW~>{lq`n>1xzWKQm#)0VE^)@mH_?ccF!>se0y3-7$6
z7<8I?kDWTWcFNpPyO&n4KYdsHdc>PmEKl=Vm9hNiKf2snw_fcmkraGXZ)m@DO>fTW
znR5iQzOC)ET;gltV4SUT!PQ*nQ%euyi7C^P-)S%`eRD}DXim+!&-=@+yVO2rQ49BM
zn!akX_(Q?jL0O6%_tt)n_&t9C-;^+s+X}qT+kUAoJ(gvswrbiph8KU7<JIJ3#ri|i
zug%NU+Wgq!(VZK|B2I07$(!lua`xx7-8`Qremk3WB~2>7V?Ns#mgvs>xW(lsE~l)>
zitCj7v@a|+txBgUY4T@Y)s0R6dQbRl<BV;Y&epuf-*~ge?JrYjTW_@P{P&^2^luwu
zTHIRY4JVV<E7|e(?V6fd`G?~Kd${1V?MIhLYhCo({?%}K)dFYhreA+Pn{<ShZk_t_
zzxKAyJ#`bUazqyLP0`T%Z0a5)X(yFkAR_*s?`Tn={FjxC?GvBsuH6@$bv!p$?r+^a
zv5$*>eK-)RS$AL^^T(8ecW=UY-OkRP@nHM43wpH?Dq?y4HU9R0COALeV^rWLJuT5<
z>Yw$Oc20ktymqpRis+S>i%WE?mou?CmEDQ!k6Eqgsd-6w4M&Kp*_WH%)pZMbXViW@
z@37V?z{LIBixq4Ihm!;pPuhI@{6u1R^{wP3j9#A}KG#08>}kTcjdH2H&zKMA#OiT-
z+%vzOpt4!7iSZ({lh87u&-(Xd+YdYL*j6*4|Ir0^i>)==Kk=S<?xiAhgs*I#;-tNO
z6{YEyqgON@Du1AoWPCEpK<(rC|A&kuc^$jX@Rr{1$x$m}m#%%STz2D4u~X&5CtDtg
zY>w}%ekSm4PvWG$s9h_SZ{Fp&aee>m<lJqSeRqADmb+xioK-^J?yL7yF}3|UA$D8f
z-xr@)J%zZ->kHQQ{=1kdm~Fqy(e+|<_L0n~xy<LYf{fF4-*^!jAyKz={_$41_tM9I
zygV{L^m1^;zb*cSi_d1Ck38`IW7f{!lb@vQ_Gfysp($V9_*H=}zg^Z7*Z7pf%R+U{
z)rFI!I1ZdyHQ`L|>uF)<pDXP4^E)#o!1(NEp<B!NstS%inCt$gXlKsfIpH?`{PMf^
zoKP!?*GhhH=WOL1!__y!3{~zQ{2OxG;E2JZPjSn;+JbiOXzI{X-|)crDcdT&HL@am
zx5)<UZrT~TLEeF7E^E}uqY)nVQ=>i}eE0eD!ijMg_O4t$o54xUbuycCT>gQb?R)NK
zu-KH&jApwXv;Kpf>5l6{E8QjsUf>ZoSnxn*&)(&=dO|m@`SPZhYW_M|skiFn<3Gg*
z{Aw;P`?>${hFm5VuN%8^-%5UB($V@_!%}s6E6Y0Pub=n>_kX{#)4xjoR?~U@26gVj
zyVvy=*}XQdt4LVW86|z`Ut;%5uP1_&yp|~y+|kP4aKA{jF68R3-}VJ>7Kdj4E<0{*
z-CuL~myggzHshSPPEje|OUyE6Phz_BigAYKyoY^?aar$bpKXl`O@8pu)#_jRD;>KQ
z*M+tj0;!r$ZKP5dg+FIstVmrF{3R)EMuTcq;*a8^&f(Y7H-A&e|2XGr|IgTdr(hk`
z7n6VU*oZSuH9veg>FSIP$3>V!_|$A#1%p$5S7nDr^}d_DAXjupz>?|{*MHVe+F6wo
z#+AU}&!gOS|IDh&o4%9uwxxO*Yq`JOxA%GZvW}M_HQju(IUI%N`OllTK9IdCn>oQ_
z_vdCaOP$KzcAHOgw$HtKT6NjqqxC^TuB9^r*2(1D@cpNtb7Ozul19}!+lK3|+iG{|
zzvVrlpR>j&Q$zEA?)0C9{UN%nl_tvt72h0R@oa<EuL+x{@0P0bEihZAG2w`MSLwZE
zg;Rf2g+6NEnO~s!<y5EjhU!Z9Z}Gxk_E+w_<9Gb+w!Q$lnydmDT}JB@;-<VOKRY$|
zeA_QD@%-16tvpKZXT@X>?VOg?{A8s<>V~~qAIhRDABjw^oLiA8uwHrnyC{CkgF;Kw
z<~@Cxy;|O|YPs6IqZztV>Woi}6YhFnS|-(b<gItemsY(iC3yj&HQVcN{RloJ$#Y<D
zYU`rQitQOjD;*>f5AzBCyzuquXCuz@3QYoqseN~U{NMF_?!VHn8{S>btGOB!=%VPq
z_SS|Q?>|La{)*bZYJH&gmzny`T|zCh?kvjL`zcD|k@HL~=89RG7k%6K)U%)3WF31o
zS(oei(qmGRMLFNqg^I&g9{HlBXm*cZUZwi;FT?VC#|}KszjpG4`dt=L>(8I>I_Oqc
zr>s56XL643{;9U<@q8h1w;uAn$`d{Bp3-?^?{1H!ZxS4%^;rWR@A16Ix_fQI3$>Ra
zi!1LgH%dNQ_`Oo`Q&D?t#82m{>FaKLYA;h=GBbGgGQU+$Cp+FwuoWxP+OcR_&6MoZ
ziVy83N3TrE`>)N~WWK39P@li!|6FIEd*6NcvwxW4v0Rf&Zj)(`_nU7kypwneUKl8s
z#oLx@FNrTsJ+g3~ljzEQKlX>Q?&y_y+?+nU!0=UZ?@8fa$p;DDF3%TboZvRva{ls(
zplvE|l8*B-vS{V8&QVsH_3-$?;+1lzl4`6bDVVdb_O)KsF4N<mvwuU5{7H`LQ<MLy
zos!OW*Ex1*XURYJ4?Foj>F91!Ptn~F;LP*2x#dwP&-upiWr^GuH=8W@+`J___n9N>
zxx4-5CpBE!{#@Aax9+@2t;$WtBfm^rZ!cAyXt={V%kkXrv!y#9p5M;xX51Jq%*-3q
zmHI}jc1qly7kaO4Q}-}!Q2cE9J@o6fvrGL}PnQ>&yqM=i(aO_VbFS_FYQ;GB(y!BB
z?}(pQjJ>NSs{7MyzKQ*fCwcL^H@O}=nP>4yYx7N~_wm`YE0v|4KK=Kdbv<&%O3lSj
z+}D^H)<>P0-hIzpL+yC?EY3}Zo4*uQ7OSS_#mOC7CuDxu(^o=*@4?K~rT4<Ma^lLh
zJD>Hs=5k2?Eu846F;VEt!<kw~?VW5McePJd>Nl$7k22o+$z#27@sn4#eR@;m4vT!>
z!+mt^(FrAyhTHwO-IZS`S}qe)efx%)u5$F(r`;Xum+xwClel=Leu2V-Q;&npg^$*~
ze)7rp?bl@<?>=|d?qm2q=?iNtL+^}vZGL*(o{n!iJxZSGZe}(xjo0Vp(tNUZgKHow
zm+Quvyy=FTH`eXHs<M`4+6}SyL9_2I*(O#XT>5mjNJv55{<Yq%w+v1@CM@WjzW4Ha
z7Ug#z{$7lJmuMT5&HdC*=7!kvTK|o%#!H@y8#9!OJU{!mOVV(K`QhpJ?{OqI+ea-m
z__cAd^TAk+<EvjV)R!|_DbCl;PWtAZd+I{tpC9tt8&4E#rcP)$q+P|kZr>Xf*5oI$
z-hVaq=H|AGEt36k<M_1T*QZWen%q3mvR?P#<;Ba^UEbvv>ALWIMtskWz3%7qbeHL!
z^qwfYT+AWnrmWf<y`H0~^Pak>-?DZ*@z+_0apx&1_r1dJXQziPJtmuLu{R(#=G~XM
zPX*Mks_(m4-}ULzB_AJ-{i~FER-E1ZJM#hW>-e&;!XnNuYhQ~p-;>z*xO#V*Eq78q
z*E4s|FNSYZWncK(pZD+*6f{1gmut@GlJHebtU==g;|b%k8@d}q)=hY~J%^)W2Zxl$
zql87eLVy47Kh2dSb@2tGa&zoIwant3VT*2U*Z-NhnQQLsziS??3(k#Wb=*Abnv?&H
z9N7|)wfy@!3;liK=B`Q*xN%2xhu*!I+sp2q4-w4jwcVIvx@QuX-SW5&%j(*%!u-;G
zcdm%cd~c`}G|P|witf9Lqy-|M4$nTyc{fz$)1*jM|F1lHO<BcfckjJbbo5exdqwim
z4IaOxn13iWwuDUNdRr-6XZ|^K=lA<dypIRiPENa%dUs-jfyv)XNhco*=1wzNvsEJT
zV%J3O=&(1<&v|`wI@7M-D0{NjFT!dO`)byTr*jTJdT(<3U$m5i)1H-nex83V7fee0
z+R3o#cM<pb&KTaQB3F(#S%lfWI{ut*&M5)z3>(%9|82^8cZ$yF6p7m3vpaP1>Lt9E
zEi)n$*jH39xYX?%^}OW>bDg4Cu+;suD_5oNuh`tQY44hUXA7T4RD5oYY3bkRoIB6+
z(z@l}GQ(n|W;t9v7$YK`dG_Vot=y%T7vC`d%G)Jn^F2A>a+1rfcp=%Nhqiq7m+NYJ
z&N^+vy0tvj$|o1;rBwON`1myI(%H&%k2j}_iVvn9Gur06`W}y`(8f#LR%R~)51h&5
zZH=ypS<QP?(5gx3;KQxfT4%C<J-lqY=B;7G+tvPCgM>@uLba}55?${Q7~Ht8UhU5U
z!@8I?%wH!>a%{Z!cXMB@<{`Be$JXBR2<Nx=k=z=g^g-xw>880#?|d&u^c;xY{-geY
z#G!+8nM&ms*qXL#-u3jnKUqDr<wmpF2lJJ4c&}!#obt*L7rrHUa%Rn4iAgo;wK_eA
z<zjUMtNpxQu<!gfN0GIxw;}Po-_8BY4vWp@S~BDNrOXvP^L(O~zMMAykS2S#^B=?4
zM@uhMbW{fTY!2V4H2=DQ_Tydt7SY##=<X>n^LT#!`hg!A5^o+@f8V^&^iF?m_||C$
z{kBhDv~*(Jd)Ml{m%KcFOQp?nzm;xbtQNPuC2g^$f~dd3EBE%_?cS&V<t%P4TX?rO
z=#ueQvwuJTWZN2DnRA-^itD{+GRpeqFJJ7LyCABuDqXsG>DQ;*)?C>BPhd{(|Kuk&
zlMK~19-Vwaw)~q@i}PR0@4=IF)R)IT&R<vi&2IVBBa3GV3o<a>Uge(o>gr*&H1o6b
zm;ZH5aI+56S5uu9@3ipa-Ug@cuNESQcj-(^sB^z_egn6`wM~hq_@y>FAKxc7=Tw)E
z^I0dR`mDOWVv)CB@*RAucF^#}i8$3Q?GoGLAKcHoo;G#rwE4Nyq-J~1@}2zSoa6Jx
zC9g^sfBLkU{mSC6lPe-yFWzzt?3(t*Ffx9{T(4<<1?$ZoD6DvIyXJl6522uC?=HC&
zI0d(;pLXHSn{=*y@BeGI+m*Nb8U5A{kvv}e_H|Z`ezI*v!+LLr_j#weYTb^=w4L&e
z+jq$LwV+X+VPE=XORIk+8>D{Bsr+ujR`IfHsd0)W<4pe8lI1>yY_<~?xgOIpvpwFz
z|7q%`T}m&Pu88Eke*3}&cQ?yLDFv%yW>r-Ethgqxe}4XlGsjN8{+yP5Mtw=#p{FOA
z<f9L~Y>fPW@MTFT>u<Mc>#2c-KWdLoiE)q0tUY*8@u%(1Ieo(KQ=c-2FmI}s6fSst
zapRfn{ao@pFP@G)y?>u*zW9Y1^369{0>$V02i$$cr(xq}E26vkT-q;YyVcFdnO<3l
zFL#WRyvu)W$v)k)b5EM72<7%(*mC@lZKsTxfK`@+H@_^iTDsmF#bx~WwVxez^yPZ-
z)%)bk{-O$YA)UE~&Oa|F&HW=D>!<ML+p?r-k4>+pUsIl7G5yP`Tb|bCVPO~d%1p|h
zVVryH==<+1t7Ow3G3^xd7S#&#I<tFH=KfsftNOC7+%bC`zkiSX#?$|UPveu#u8`UJ
z4D$=$F1)bs&+27|j$K@kvhVioyTWa)RsYyO9BDAN|9zw@uUK}&ln?o@O0_&Jwl9>P
zKJ#Dy`6F^xyS4eZ`WVhx#`8J-CF9S$qm9g`A|}3I7P5G|%vUbMOrzAl_}d&6qkoem
zmfYUH$?cUX`*p?dL9)kgS7-1ypPV4{tN3Z}Dzh~mOU}A|dbmUNE9=$W#m0T9Vk^HD
z=GM1$OcdTEpcTx1C6voZQ}<!7?uuOjMoQ(E-e2-c<+yS%#X0AK@p?sjmRw~u|Lsw+
zx3}(I;UX|E<$l6!_7`n^?K7|6Id|}^$x)wg=DKI!OEIR2UF~(2s@(E<zv)ARdOj|;
z%`BHypT~W6YC5X4R6nfA);M8ZeDhl6)dE`kMYcCIybF-IdG+|AAKMm0Kl#UJ+VPK7
z=p4tEBfpZS{8ziZ_f@BpK;V*nPCx&@za)3K;&XA!R=$hd&i1!(+?!~A*KhOQ#g@FP
zj6SmqKG*+gvy`jsusIs2az(G;_))=M^791u>s_Azb?27C?D_i{qR!-5FdH2HEE-Za
zfm4oYYxWdjdFQX4O$&ZT=G_k3Xa4EU+peFE`jPL??~46;=h{Wp<sXg&CA^)lC3I;`
z?#zN4ha^s4lTP03FWq+MwXwh+?{)E8rfA6)Sa05M)BICfNz2c68Os^>`SHoYzgdiH
zMB_qoWf#P5{`)O3=XxKXa$&x{c5&s#>>@oTzhvQkDy6;=%YJOzy_n&6(=4`#56jX&
zO$oW#qImP)8%F+!s|8=49sG76Gw$_EFCjVmEk8B<c;#Ev*($c3{dOk2dWqPq;tMRc
z8rKrv+__<!tZdSw%l(t>t;gJxUa!UFpUpbRqrEU`*29CDyrPV52aeCNN;p^MR(^9A
zpVf&AbFEkWzA<m_<KG{mc=+YJ?&X=kYv#8*f9CvEmeQD%X?o12GydpL@txFt|MJ3}
z9X6Mo+Br=2dR{F)a%r}A=M@1#aqTI4dtZDzWw+<2Aos<hXFGeXtF>IBYSuFPA3A=z
zJcH}t(ttp&FAtxuIB@CBjNKQNZv@D_68ZUkQnrLi@0q7-#QhyA8BHUMn|dadxg>>W
zNglQnh>us_5EHoi=`?kLC`~!F-roDmbmq-U-p-L(^~qrA>q0y4$J^O%WCtj8?0dIw
zo8;cegAD$1mqWC#tea<$uW_iQI#=O_-7Uv!F5Lg#g|KOMe(O=6_30|pl<TWxgaiLY
zAM+QwUDWyIuph%_9u+y~hKnD43vVR%mS%?=IW(L(JAZz#<bw;<Kh}rW8Jv5PZ=ZVk
z&Qv?e8MVDFucvl63f;^Iv9gZ{GoSVDnXbHc#ih;<K9?8G*0TJ<QF?k&zd}ds$EZI?
zmXuxB(b@ZYw^sbMP`ML7J)d2jeDX|m{@s%B?+Y}1<lW_DyHvVNKOa^K-}z{E%zEvY
zGCg|bPCMqXH~ieCbgir4=PX92M?XqWvE7?EYenNkYmv{_+u!vIT(dp2%w5N9p^fNQ
z)*~yXe!uN_aQ4;*w>SN&fAH5WHf=_5(aU8Ym^*J89%%?F4#*dop%~Eg%5vp?-#AXc
zXACdYR=IwQcu|$QDro-6@B<Iy-xoH146I$c>7n%2(3fW_@};%3YGyin2c)oWV2yjx
z^J;HbYK+3^<C~-P3Qw&T{P?rCvF2LgwwK}uJ0>iOla<`UJFP@?tLnwuyes`gH#9#?
zXYPslUfX{$renMN4E<uSiNeM6H{PGJ@~+CiT@9zFx$b!@Y~a`@Z1#^?z%^#gLMc`i
z-(UQ?9aja*BZ9p?lpZ(W{dekB!QZPBycU>sZ(1k6<<NG6UChhHYJYye!BKm|D=T)>
z6G4a0Ei)t-WUiDe-z^Alu9zAB@OV*l+>LEaJzoUx92L2fm??FDGwgY2N=lW=)nLy*
zst0@f7yq1fX4&j5%W9i9pLo!E>*66BSGG-}$~(fQrCH8(HBWqOt(32AS{_&*IVIHm
zf_m9R(J$V<Kb~{5ZT2nt>~+r2w~POZ@%78yt0x|eR;dX)F67*pe^N%%dd-Hd^M!o(
zNq^$F7I^IG%mt-KWTteai(WtcG1|b<z=3h~JhRt{%R_43UE`^Ce0#CDQNSQov~ZQm
z;nTmZqmz%^ch9qo`OIB%nDOA1Mvje%r^+sIod}HLDx37~PhU|$(9U|hzC|g~HOn<l
zJ{J6UCtUOGONTS(#UELyaImwKH2A4JD=~Ewez-p*x%^9mtIzed=YBi=U_5U1YDM&^
z6NTk_xE6cMabCzfX#H$T+or7dZlP(G{5}&k3nDuTea$y=ZE;+^G+?R1CCfj-t6G~j
zSG$_dy{TKiZCOd=&ncp!qN2Osvbb;P{a^4^`ppWCd#{7dUR0fuPEK1e)k^h6CC8+X
zS9R`P*I)EEvPU<)-OneECo5CNgJH7y`u>Z2GvlpU?A6$htZcf&Q5p7Xf%?D5oEHcF
zFLGl0*;2}^_UW=}QgwB_rqv3A{0(QqW^G-plai8`$?NYTcjE1gjVrF$?ydPyzpAdU
zJK>wGQLV%23>iCh^@H<^yG!z<YRt~e)D82?Q$O;!>PO#$--`w27~RotY<U0h%WdyX
z<-1jXHXJH#eE4A94{_mnQ!6!tuEqDHb(Nl;-BPAFrKjcXUXwKiFa7KOFLSsRv}C2s
zZqMQf&6l5z1q$yg*){X&KE2PjEm8C1%hkc+^KCkl3!d}dNxgc{{)e`^pQxhzN#Uis
zjjab;zlCS%$tVa!@NJqE!4(vqr7dkN{asJGJmg%JZxY9s%!%BqI-@4_);L|h?ZeW%
z^nZB6y2Xzcyk%eZa`m|vMJ#_+>zVqs7dhX1a_H*v^AUfx-JO+r@9xDHK?RYE_ALx+
z{IlvUV+MolvU8C)Ty);c%g?-Zxhhnr@`dFr&20VI9|H65^EHMgH=0XFU)h=K-oO9)
z9JkF|r}LO5|LyzsBbNE%vFx>vUM!H$FM4C9oBB9&+9@IX-K!NeC(Qpc%koKZYQ8qN
z^tsRO?RC@le%voE!}vvN=ZiFz>YT0TzN}*1qqks1m0``HHf`@oxxC+gu{^rXQCwv9
zGn%Jfq)<*VT(mZLjda9A+2h?`GWSPLeDIX*koD&9<{3(g-_w--Ngh!QJM+Y$)40yy
z<cb`weYHR2I9_BLiEX_z@t~@z-Qt6-WxtPQyz31qKW6dz<<4sPE%leS^Q9E67COzB
zo|ZB_yGUxz63_Sd=B~M_qFg<NW7*y_SA#->_B_73`HX4HmFRc-Wewj6`%N-oRoeSE
zR(!MQ%C~og3f&9*WiC9;2>k1E+5Knt_n&v$D{bHCKdUWjDBNX~ZZP?1#6+Iy&nH};
zy`jB7sne#r<j=&LUspOgDaiTNZJ&1O)`AQbM}Z*6h<V{JFTMP<|Et{(>62OaU&?yk
z+iJMvipios-j3bZA`AQ9Ol7sIJ^wfCSm8RA4HLVYvi?}FNjl^Cvoolv;Ow!InG&pZ
z7LPBV)ply_tgSUY9r01fm3NzP(%cVQ1h*XhIb-(h`%fhbDpk9CjTb1XSn|49nJzjj
zwSKF*f9Zd*w~e2+_)dH*<e~a>TlJJsasIQRQESpRz5991ey78~A4P57EcFj&2=7(6
zvSs(Sxo0d-_C82n!SnQu0;_Uh;YZdz*Bmbj&5UUD;x~>smwxNYbW6cMuhSLwRkW}L
z3jh52@b>g%7wKvrX9j%{`@Wf(zqQvDeGh$>{j8~Aip_WS3*Q@U|LCv1`C#5hh8Z@-
zHaDan_Cy?C_PP9weooa5C%qGXxyR%^Hs5n;&rjk|steH9S+>G?MpI_ZV~r1gK5<@U
zyk#Tjuz21*)`%GX6Fc604*e{-KqKT%Z0gpGO$w1_e0h;)Wc8+0{kh=(=Xcq1!=-DJ
z|LjUC5aev1t~1?}!R^7vYnQSQuv}r9a?N5}#P;wHHVzJ{hBx1q=*RDz?{*^6d|R2s
zO3t1?c^Os;mR-lg<1-KZ+hH<=eec&(&Nt^iyQTQ9h<)KLwP;b{8$La19ft9z%p+V`
z;x6lT@H}3paqQ>JRVworpPa!zgX2~9v$OvUcFtJxkws>oaK_`a{(?PrO@hVV;=lKw
zpOSWs#ryKd11nn<TH-9#X5SGzH%~tIlWBPQ)-NYxql^y<@h(@}n%(7*c6Cwcm6zYX
zBw5Yhy*n^=sl5OFy`K}cH*9!$sAcc|JG}j~5~?p{bwAzo?fg{#h)g98@7oRh3#7D<
z$OiQ1yiID7sra~NMbxkNCK1)=c>a2Q=ZUVV?(JW(G5DS7$9(w%haW}+E_?iI#pMuj
zpLhEIZdm?Wc&1GxrG1-oedwzD-;U%ds%B4AI@uX+BeyxmC}I77soJvlvp-miTzl&F
zov&Eer)+1Wa!nS?ihOMkjw#s_wHP+6ns~+4^H#iNw4W(2YueG}XIiGzb?V&zaH81w
zlH2b^yocMev%hoPU9juWx{Y2hT6QQNZ2Pok*;nb<AD!N3<}KK!xXEl!$rB%KgGa2>
z)HEkGbI&^z^5>?oMaB7m%ifBsHLFD*9?W>=#h~~)Y@*rg_7XEoy?EEthR4nyi<4>n
zbl&b_%FWe0x;~y)oL^sm{G{ZcOt<vw=(H!9e4GDnP~_y!(^!A|f%hX>bBU{~Wu|`G
zUhd#x_H^=|JMS3GOD;+zl<ZVElz2bVh4*s(u4yZN+)2E;?av>NWvMoO@-FKSXl^;|
zcX!u}fSw8LQ|*GdE<c&?cGz6jd$%B0vslK`|0`q;sjXFhruwdGne_h{^*@vIgc;nJ
z*caR6&wG|~c*>4~{`c&UKhA#s;k_nDV1DVjMaG%CcXTYaRypf1hp(aTrr5^F#(758
zF?ZIv99hu#+~`61!NiWF<VO<1+WX?#vloXf@}DS>ey~dQL&sXSHPMGw9+u```>cuo
zeBiVYshT@`jpGj3$~~TU?Tn(?9uNP_K9|$e+15(`3N*XDO3$Nv$<LIid)f-=8+{_2
zvhFO|w<2ca%ZjtdCYo6lwdq{=zfiZzP2rn#i>2A$?4odq+s0c~lw3~Q@|^pT&tr*g
zYZ5Yk7Hh9r%~iDe)O@zu3y-dF?QQ-Zw>+o(@16dVg@)<-H=ozN{o+QUV)QO0Mbnuv
zvK<FEw@Wl$$|~I5tA274zvMj5#S2ex>va6tsod`I$aw9aNKK(%b%7mA_BQwKtqz^6
z^2lzA^`%lXiG$*q1zQvs`E{L5kGQ$dtnuu+wPmZjA3D^evU#*VOOMFt{VI0Rn6q?>
zNne3M=bxr2r(U&$ykS58&vnPD+uJ=950>dW-&ok0*BZL(dGX?_k;lF-4w<0gx^l^(
zn)n|6n^n87y|Cb$t?)E0<oW8|XPVj{zg*NUqs9B-$n8i~nRVCx8~ZD!yTzO}eXVp;
zT`BCvtNTYjUy-?eyQ0WlMS}aV%iEoNXG?_rxcm;@WxvaR=hyB7NBT}rstQ{C^w>Vx
zk~#B>@0|@xW2(}hwR2C_dH&zm^rkk<nc*2C#e8qS;;xDnhQAb!@R?3u5VrWRNJ-uA
zr=mLF3fEt%PG5DiOr)gRZ=J1FN9&RO@qaWI*>G?kTKTZ&fx^Ey|L)~Qu4clvQD+bR
z)CyUYmNPxS_?tkT<AW~lGa7+12{9h}QG0H)B~_FhvUyj&{O2#<wKsmPKE>d8UFm(T
zi3i{I*je*db+5>hzOcY)M_7YVa*K0G=Vnn}o}H6VE}B_?pEI}enMnUk=5vQ{effI$
zcmMAOAHPW!qM2qJvws^r?{Zn8mc`k6RZPVycGi!{*CICmF`TXRbV^?RNj=Bq?;59O
zdzF-}KYmd$Gu5L!_L^Y3W?(_^ibr1pQ(h|i@V@Wr{;gZp`!D8HlK3M5rL#h&Uk`qt
zl9>E^>1qbm<@K7q*IwFZ>ApC==tOyy_IBBdkJV*P&u)GAaqUl6+%ex9(I*#9_+WA0
z`Zj-0V6tseidF6_UzW$G6j$2Loh*Ci!G%wcZi%>bahNv036GT!k|}pT+9l5LBVabK
zOrE6F)VX(;e4c(QUAJP*R0;E$hVS<pxpQ0!-!#3T`oMg}$I?vCQ=cyre|g8DoX=qq
zmyGsn$-vP6CgH5-?rc28S>mzk!qg?RO)O`Le~IpxGV??i+sxN8Etfa&<!RjJJ)8f)
zEcumkO`m`7pS-sozLV!KNQ-G@UcX@KF76YIp9`7~q?X*;HqZKJq>K6FUk0yailr^4
z+$pRU2wUX*X7&y?6SWW1S0uz29ZkHtZ|4hc*;KyWyUSks?EiK~y=_jz8(XOhw=O%}
zP*awvFng}<z1h<0-Ff5Mt9$n>m+TW0k7Yd4aG+ghL-x;e_lqY?|1|YcY2WmDOoo$P
zZ!Ai0EmeKLOyJQh&S_`$55>!<=f5oH@4ch9q~yus!jvQ@&CSNF*?aEIF)e3jx7i*!
zl_QU-CAxNrW3fS1`=c|>m#)k_Arb7uTJ0ZFUikR4bX!eqUFe=89a58SHQY9PUG(VA
z>g0rd*YZCcaed_|Dj)GpdsEYwKSFf}KFx93T#>@QcD_ZB(Tu+QD+S`mxhy}PJ=EXo
zZ|qRfsXckVx16Qa>h>ek{@QtK{g6<6n-N<xb#q|g&!?I3;)?7&2W~r*&E4<yc~<{o
zhm8E%Um@Q43z&=ZR@hlDPhz`tnW6IKy!%_lJ1!^84Z4=*R=?(I)5@Rgr>QC}T<vqG
zWX19G0)`w#d9DtO51%hpD&Q2Y_<mYwx1C{AkyBmXCMC5Q(-)_UZ;43nJZ%!v*l#U$
zN+agZ@!uRfn$#Fnq8x17Pc^NaAfB?7>6FZ0>4OgnwU!3`<GNCp`=pp9Gby?`yJMx1
z>TB26`#)MKPoBRspYLDxk2Pz4)n54UZ2z89Ss%Es?ot1ALiBF5ozkX>%PcFyUdO6Q
z?C#_6a|{t$e=F$kyDLI7Kg(H^cX&l?lG1q}lbf0O>CYki*|!XhSD%^TaYOyf7uAKr
zA^(p5n$e}FBGmBU*lpw2Mn$GuBl*OaW}Fc7o}jhupF*MDWXbluoGTY-+|xDGVSTGU
z>8sB6I!?pcoPOW)pNIb4re3=LC-=0)9ZMw+*_U(N<p00M&6as?&As2QGIw&O2FG-)
zS^igh`UCT(J$V;jsS9wc%$%+8z{Psa+#kL(GCs8Kdcd%LyXD5i=dO6A7v3)0GUZL$
z3QNhzy(avdthQV#&0Wi=@rb=#?zQ?R3*+9a_h+~V?q2kERa(egSN*xuuav7T{gP|2
zIceG=2453#ryiaUzdxT5zt73o%gkq+{`RWPZI$YB*GoD3kJK23FEEX&6?nfq_e;mq
zxfV}W@I`w>^7*)|S!Xl<?%V@xQ?JDxmwmWN?cJI!s%wr^^qVa5c_vseWo@v!T%t_r
zhPru5Q|E{@C@_l!OV9dsy=9N@m$tLT|M`y0JEwH=RKuz4=_f;DGE1j+9{V8Ryy|fI
z){MH7u5&~G{;ACfzjh%*RM5!a$vTB?**DDJ&RWfA;GX{`ac$Cy6-j*_2{-N?ulTEJ
z!TRRF|7&wH%Gga(COp;Z_Pus<MyPoD%-%+S{Q~i#uZM-EWUk>A%Sy`CP?ujIc%I=)
z#Pe+#rfyezOtg3U>hC!bpR}T`_g7Ytuc^<W^lL`!qIDNGOw40AdoB0lT)vFS_jbK|
z?N@(z)}~aC?c0OyX#DNA-xQ;AM%GwcJN!ldrq53o=J%Zacwx=di&H|sbGLHuH^|JA
zKJssE<3;6)7v+`*i~jsw_*6gR<o4Fa(8ehX8LzH#Ki0&`<)iy0s^$NI$J$>C|E+zo
z@AUl3R()QALG0{4E^A(9Z}?!z_~_`%Kf5P>xujI+^!F>jdbQe7R$k_l`sQoTt)Hgp
z#kjs{nXaz)G^P0HY9_HyH{BVz6B2Wh+Ov=B;CD+|J?Ueu;i1Jww|{DwF+7{Xp7m^M
zFyj=F-pECt)V4>b#b)UB9q~Eb8t2})XVHIm!KftmC({^e0%P~eH45y||F{43r^}_2
zOr|T&maF-zBe&v3;ma3)Ca-(UFEed6lV^MogVCD$mFwPh^+ms#ZMU=dJikS3vC6yH
zlTl7BHNunL{pD$SaH-aI&9VPd@w(-&f5<<KQ(|*Dt`t|Ce(c!udy@X&6O$tYm-$Xj
zv)`{S?9KCf$?_lZ%`2Z>G+89!%Q4%~>~_hfy9duHxVFd$SzZye5fSR!D?a_%J>f^2
z_D+z=%zDE)tF6DV`kx(R-NGpgX1<)eAoJ>r%XggPIJwIgKdfL_?kggBcjoLyuP3)I
zeCnv&?b4IBZocUE)`hX{(?1&P*}v74ovOTk##8wtO1CC`jX5A#Xt;02oz$9~@ZYOF
z{xM|poL-;aacOs|US{sIwmo}JyPmhWey(<^$D6<_VzvyW>lc_NaB20d|2~g#<DU1+
z!g+I+iM&5szxkM{^KnnXEo&cfU*Y)S_TYEp<j!f_@Aqh37dU_JMfB%4Qv~)~{B)Kn
zuK&QUUbXyZTaR(J#!VH6xw(lP8@D~=zS%uF%Vb*Fnm5m~jz;gCdw;X_x4M^1U79@w
z<>&i)&fLi<J-GK!f<(J>K-jjOn!LLYeY0T*DxOh&X8OdkZ<^PV_fD{%U>3cxt;kKX
zkadffjqJ*YkMnIl9bd9Pk13+H?qEXdzgb(X9o_V8ul+PqQ{3EIB4xST=jE<&wVk)V
z240$SKeYcoS4;2bt=h7c6I!a6Lccxwbc)AL{D*df|2_3TSu=|ME}VDGQ|>@Ei>xm{
z(~GMUJDXXmSUaTrj;pLKOlSz=J-AeNa-+#Qc9R8VrrTK#rzP4-7aWXPwr{6Yzzv}!
zMag@s-(Q@teeUr?UjM$o&Uq8KdvU^ho%(r9&TKnpJZ^hyeOXV;S^VaM-&>z0>`=E{
zx$K9C^rL4y^XD(D{Aw1Fx+6RP-K9lF8hK@H6VDoNE-AV7Ch%mstf{cvflscjrK=m?
zi9|2_eEuDW58w0$N7qhh_wU}UJZEPVPxGhmlPZqBG*IshjQso4T)~;C$8)CYCtgJn
zucF>%AD`=2Y*GE6xPxz&=7#N`)Q>Ic59PXfvyt~iz2EF_#q0fw(j=>_-z_L9oucYf
zE30>HOZv+iwdmvPe&k<EIiVE)MOX6>L#nUGZH>c~chs}y?|T)ZSe&riabCs#@Bfx;
z6Pug6aA}tGjZ~u#&SxyP>~87%y~FUH=&xf{jd@!YdA<k~KRFTIw0;dw-3-N)h-^dS
z!eEtcGpcrV%`5ruaX>C+FLRT;l+7H!&XnE<N8kT8JMOeFVQ2c2FbA#gTezJcRInb`
zzTtcOR)JFnqxVirhqllY6Fu^^!uQw6Zs@AMa$ufOdQ3*;yS5ueDvLgGw58Y`o1<K}
z&s2BUYCWzv+pB7&Uqc<%9a|BxQE+Kt<AVG5c71=59ME!g$)RWWSe(v^9A<ldW!mxL
zLyVR$A5JurF8uW9`7ZwjZ}k7vH*ltiv|B{1^}q4v=fuhC@xAvM3qBn=sIW-=<;rz;
zRC+|8rb?`0ET4KOl0UDbsccj2yNn_e>s*zNtf^bCdAEK~GR<|7Xk7VS#@VD^TKrl;
z>u26;G7d>Gq0T>69b?br&as?auzgR?y|>)X&O5X&Trwz2+F!JEx8!}6um8-yBzU^|
z?0xl`FS^U^Q1bWBi};_q<wXlKPP%P1>%#G(n~{r)-+dA4x}JS!hOpAPeOAX8nKp2<
zaZlREqm)zAwBKDy!C+q0kBz}y^Pe*bdoEj6yIagfeaX!w=?|^vs?1B*-uv!W-jAl$
zA-@jt<~2*RoV+^myx-fUQ}?x>vuiuf8njE-Y|-<|lB$k%Y<@oOEJy4M(tkuUNrvv0
z4p(Wd^D+3b)n<=OG57R4o6>Y<Oc1Ya<yzafJ?Y+lNo%KDIqO=q(k2K_kWhTzp2!#M
z@GSMfz08cn!c4YRf8O1{zIpk*My)kJF1=Q^m~r;w#hrI@zH7MdwyW^^{Axq3NI+qF
z&XexQV7=s3eoKnanHBaPJQwk$@TWOTRgEY!*I)mp>hR|eW=zRn?!|qXr(*w&IL(`D
z)qlFa{-eA1K=!mnKB-N+uS!Hl3Y`8T?(*hVYlOkwi2|!0_8yp=r&06dw&z`!q%D7X
zvz2BZeX>-DVdYoV)jih(%ja+09J`ih$u+g)i@z93S%nkQ&Yxv;o^kEjqc6{m6lXI<
zh3#&BBc8DMUDr8jKD9NPH+F1$WiKDMuxOId?XbhEx?NOXTr=9YraN)tO!K~{JzJkn
z7nMCyt^S0`YVwW)lGWY&jn;d=b&oeLUYe!(h5JXL&X*PUmwIoR^l?h}jx}{hmaS^@
z@A`dD>Wo>)qxqL>{69z7PCk}A;kUwc_s#RUi@x`FTb!S`E1T_{%)Wbvw!|Ie+?34l
zokQhDnw6BLL6_Xpa|fhWN!PF~S3P4XvG6f(u<8E0U$+!aI30gL^WjAeyGI|l1-|)q
zKjVT#fWj%W&;4w+GKt6hA4Gl8(9H~gR(`Y8FJEgzj`q1fY5jY4O66`8Hk<tDN5$U8
z_Tv|eOFwt^Uzoa?_xrjlTY3*%JoxUX<-R+?_j#jhMD(w+u5M_Q^zYf-R~Ii}BRpXO
z`+UK7!4(fbE2^2Ztj$=*{D{XR;GB<~Ucd0RXzO{EG5n@CD<7AH918gEQlq+INv+S_
zhv&V%E)NUI{ouE6mQUib+50zd&p76>)5qaqrnmUJJGK){^>5aeHftYvlzn3JGw!n8
z3Ky*y7<gRoMY$wiR4!NkXb^R+PVp*l3fn42hFOBLxlMUfFH301`~Ik5;1xbCZL8uw
zS^t^ZyD-*Qb0pt9x&NV+TlC_$1MD|1zw38ADBJ6};3Mn#imlVw-RA1sPdgTVP^E+?
zO7~|>S;At0<9BD>mGwW<vQGY7N^_gRt(`*LO|}yXIJ&fbj++J?J+Qvb(Qmsw6X#E{
zhQE$SHXQx#KjmPfk>#A3{2y*F*tl&E$A^nYZhYZ;k^cM8kJuMs7w%i%{I~ME&i1(s
zZPUNA^vYaL?4I^dy1icJQn$>dY1zWz9UB*GPT}{eJFlPN_Pf-&{6pmBj`OJ-Cr17}
zb;x;v<&D>$<~&H=%cpp2VO39SZ}#)7#{sn`-3|VEq~A4c{%L;KMCNUP$rQ5*Z)OSY
zH&lwtvuJt{dinPv^_^#zeVuE{UARB;nm&he0-t4lf%+x}=cTnx%c6Fa%yZJb<XbR<
z)m#4KhZQ$j)5Bh$65V%!^I?|jlF1BvCn+5(IuNfI8t~u$yUwqNQ=RRe-9MK+qroX8
z<WA6@Ko^OGU`vs}2W^t&-&!}geUx35aKN{FG7Gy^{p-E+eoFfMU-rxVOqWBNqhkHS
z7Ow8pUhQuylKz!-yxLs-Ak?_T_Cji9Kx&a3^Lhi}re`*t>kQ}fUf9p_MTqZxWJ70d
zXkNkUEmQghc=Y~jtG_tw?{wpcdh+X2rxH8Vcy$zhWi73|U&{T{Hun6D6wdYp(fvxZ
z|4wO>=Q-8ARe9ct($vTQI_h~AKbU#g>6Xfr)X;b5W5i2&MJH^X6I62Wj?!AjZMS!J
z_5WNo{g?92eOor{y0E!>Dr5PdOU~cbDw$KNF8rEvcK_8k8v>U#m{)gS3|IJPHdWK;
zp~rox=Ax%+J%7Z!7#oY8-SPI+_*hkP!9g~8`Xi~AQv@w!9yRzb31#t&@>DhWX2g0v
zG+Z*@s3Y({!-gNX6o1S8T%G>+{*Ksn&JL$+cy-<8XIwmIrTwm^?8Z&uUE#{18NyY)
zXPj(qb{xCKFwOsnq|8%Awm<j!G&oDVmh3rMbV~EL*77%@5)<v1wW9os<E6{i*RQNx
zBB5hH@7)3G1s~2jEV|u4nW1?4E#qIFLe1wR4=&$1wc=j)D!s#oOV4-Bn)2@MWFGUt
zAB(%KAD1~gezOW#d+bHUT8F$F+>h%z0*(kCSZJZX&A>p!=g0rh4U=>lUS4+B_;tYA
zwm$a#<370r<!^kQreC~54VZ6DOMN5vXo7$#)8FHlj!Lwp7;V^b@m|eKi3ZbUADeup
za@Fg6O14z$sHvD<aZAWDLtj_RTDSDL0#_xY=E=~<v$HEd+*y2KqS`N$2bRK)78_LO
ztxNfTbQZ^bU-MIUu3vI7T>E;O&jO#P0_xVu??u$Z*W26A`edUlt#q?z;p-ccaWWnA
zwnhsXJ@e*Hzqs!G{{M_&CR#7|ik(z4T^AO5<yzwMt1BJrPvv(ray@n3=%ZT~ZP3Me
zbLtMQf(^Mnr9VV-)-`p<WSm{Hj3dMF(rUSlG0*+ZD5YhkER*;!ZEbY!>uhH8?VJxY
zVuT}%S1a;u{>waJdw!48QQ32;e!ENZJ{~P`tu)+xb-8omD<#QW#>xd7bjzG8Ta=tC
z4Wbh7ga|ULAIkc0df(ZS#o6!d_hmGH3)E(jPoB7{G0dEO=Dlj^o^Z>D6V5NS+}E~!
zd*7WYb8Q+7xFQ$Jda}O~c`#8X^!vnPvA09ICrB=t*z};9<L%wUlY5tUo)${Gx`lUY
zl3ch=b-kGIir4>kc3Ai?+MRLP^>do)=Z)1*?`}+T_#T_v5-Q-kpy<Jj9<Dl@dy^J)
zTCeUh;lKGaAb6dETfKq7(+7e-GtA><LIpEAesk~I(SPs5w!THIF56^zJ1%UHoY*Au
zEArl7hS0ATE0-}IsEA+nMf%iyetGT3n+5cwsvRCwId_DV1<#ARsB*1Ti2ZGQ&K1Rf
zh8q|9pDmB9eBdg7JXP<ZGT*PXpTgf4a)((t8Qyns{ky8`{wBVd<D4z~I}Tp-h)+(r
z$ECCF&j(AM?Xm~X8#XT3ZF~LRj>*>ow2ZdO72V&r?+0^wzsKQ_{~bPNp9Nb)XEc4*
zlC1Zfl{VG>(h-&u&v~^ZH@F!l`Ss54V)9m#lwSNoc9&x9{_ELG^{0IiUGwP2X1ky6
zOTPD7&2i}HxLMQb;#It5p8xISg`W&XI4gSh-r06(YJ6C*hl73boQ<pBGK!0GpBH<5
zdFI3Lg!A(Y=k#ZZq-kz+VV~aQxo@$3O`Y?4pV?=l@6;I8PvM@k@o&(&NCBDD7cs}D
zr_4RiU2*M`+x03@y_3pf0b$QxY%M<PbMEN>W0N0u{XZ*p#o-Y5)j4AK_tq$zq{q$`
z@$9|5YpcrJUw5Z2)c(MyF0R$MStaRA)#?lUE$3FcI!%7`N;v)MLl%1zAJetkQcRB<
z4tcm=%B-5Tm|>5D|1>4WIF32R?sWxhck-9AeDJOm?K^bHQ%>d5<fwN+D<(dCeU{be
z>}Sq7$C`h=j6ZT@f#ze2j5LFfTV1ACc`iHNkkS3WHT&TH6;BuYW%plR5|~gYx^hqL
z9(SoJiN8L^o-2Eru_nV|;m7N9udaETJoOm+u|M}s_)lDxFw8pp+5G$dTlQ7k_VKRX
znelA(u9Y(r)c0vEYT4dW`0B)Vj+n%qz2Ej;nefN?#+=}#_mv~}+L~sw`nk?JcqU$G
zkwVf*g=}jruTaIN-dj1}8E0=4oZ`)$kvpxkIb8g2G~d*3t2{G3V(z@juKx4KBGt=I
z-po&gY5KbBE2gyl+OvDzqnJh&=g?QdofoICf4o`g_{v$5HuF@Cn3WZFEn%9U;&)u*
zK~(5xciFxUE3?g3i<ER4nG~-wyITA0Vp{Xh;ZI)Z!ee_MY-qe8ws-Bc>2})#8n`C^
z(e&Ck`AnvqG2<p)sn_$wep~b1Q=XLZMd(e|JC7~ayLj)&zq-N{Cmqmc`}SOg+ZXOf
z`RtZuvmf00`|X5IuVLst{$G<T{r`VpG&s<B(VL;`{u}$CwDs#xDT#E2996z_*5yRX
z3Jxpti{9UKA5A=TakuooImf=u>95}?H)n#ua!ZH1jY5+qmV9};Yj=~Hiq`o(5vzC}
z$e7MFQ9ti^sjS`T_~fO#{=In``o5~@(_Oc}$|buz4`xjG&LOWAvRUb?&qlZR56`mM
z&i&}Kjyr9e)85aU_FPlHnaXl6`=y@o&aZKMGYeCvYOMc#U{Ygyx8=$w!SfFCGrgC+
zoxkNPN7u@mZ(WzvobLGK?KM3$Ua#Z9y&pIDo24V4zB@TDHv72quVbw-Dq?SS_!o0d
z-t_6YT5QA$hJ!56ENtg*yHMM4>-@y^oFCVPF?RVqI&XPoeqM{~(N%w=r*Um7TGPA3
zf0`n@((*vf_Dfsp)O?p$91mSmz9!bxeCB_JH?<yaKF@zVzI?c8iq02q?$w+2$*rEG
z@cVkqt&2wuo~lmT?P_ki_<q~8w*MlFSyXpkF7rJ<>v!CFmu*)!#a{h$eWA_)=7{Bg
z+0^pCOjNXN{PS+vb)Jv^f83iL@TTss)?1cq8Y%WK_%187^$UpXi%b&T-0hX}c<<3_
z<4JMdGgsBv7T;dr_$jE}`t`@Bo2)L#Z~NuCd?CA$r`huh)oy$f{+qte)xSCE_X&n@
zb>V8?D=w?9S>66#ry^T&DVcr8#pgUn-aS6BL69MB;l`cOwN*jK931RceP%yxkoG{+
z$Y6#0$K6lfg(zO;5<9N{W5ohC!yTJ`>ioJR@ZjdPy9ue02Lmr}z8KQN`1P04!adny
z)-OK&*&)v$AK1=)w_*<ei@97qi<>QYL*$G5va)BW+WvK3n)FSu=l86szU(H48OsiA
z?yfk@nc9`Ca-rQzY4NA!qD*caiTO&FFDALlO|Lp#U#2%>!tv-OY!wH&A6w1XbE)p>
zzGF4!S9-3uDR15rziMgUM$dJh*RA1Oz&cr8hdsUF{Pn0CA3uH&oOXU^nUT!Ki^aP=
zKJ&QL`S7vNeO4VGuu5a<=Too#m}r<X-n=){wUS3*<Hne;aRK~>>)LM%hWLL?5qWav
zZjxKuz5<5s?bo^9ukw-2)4o5qX8*$2<)>F%eZ6vm-<r98->VqDr0Yz+S1|RV(1)rf
z6`>LbkAS;k)7J4diaE5M`F~(B)2-yM`>Tc14ATu4_dU7b@zsBNPj$d9;c$a$Q(?E1
z&>pEJXN3PVc-_ly*j;uwIDTT8`O>FL++Xb%KB4z4<kfbuY1hqtIy5gbw0K+p*vqzo
zflWxZ*;=*TZ-!>rJs-u0QZvi*$4y1V4mMhQt$S;bl%%(!HmN^!*}O(mk%{{YG>Wy{
z8u^z0wR*IAg`g|TYO51n5r${lXSVEEobvR^<ep^rcKh%19(5&q%xw>@SLM8r@^@F$
z)pOf-=2<M_%{hAIsneF(Mb|fL<fO7*y70H`f1O3riGn_k)u9H`3cL0dXO#yiwm<KF
zrvE4D^zV)@UwU2Z=PgiIy17wJ=hWWK^+7dR|FW|;&D!vCb~SgK#Ev!lcJk+o_n-V9
z`)h;WGCubp26kHk{+-@ER=bxkWXlZw_MQKU{!bhKmdP9M@-gu?=ZEF(d;k0YZiSB5
z^RM;3VQ;<Y^Pu)z{(-f>uWDR3z4iDjTgb$9dlx8~_%Th_<GtozWq+dj?tcGfzNWvQ
z*xO9n`I}Ao|Mm+D$6t?;TKG}n#^vkV?r$zm(T@*1`D|j{#M4VJm8fl+{PKap1uxIW
z+p%*!cy_M;x9|#Uw)F~`H4itONsTO-&{b|_c(AO&I=I^BcVr^}+@CQo8z&e1+q3)L
z$G2*3xh*1DQb!!JJFGp=gfF?kyZB-H=fl6huh4D0bYNL?N=#AWrBDsUGW(c&H+^{Q
zWpk!X^LhDtn)qfV$%jki{xi<p`Q+|u-&fY3Vuko67Hw8|@}!3GxATXYDR(QjvieR+
zc#||^XMTds?oDso9xt1bF=-N4{?iAGa#QS2UuD$&eN;Ku#;eI-or|pH^lh9;rXGw-
zHm$j(bTs8;t#j(d(p%C6$2jI_c%5_BYm7WHTU6%t?cb)Gi_4EXWZf#erD6C;qS93S
z;&FCnt3&tATTV@H()i&cQTX-uTHQA-c0Hd@1iW9fz*qj8wExK%xywGqFRy);-)JQ>
zHBiU2!q-Of)IsaW&Sh^O{ZTi&EWx7WBN^H}HD!I2>uI5756%?X=@v}WG(O*NG*iNA
zxAKA3bn`pE&d)siQ02Z$+Z;3At2+O`sI(**dgv~>|44H8f#d)~mY<tfNxDu})>HWZ
ze~N}kH}fPX!TQ=w&v+sifB(Mi>L0=EHM{crlI4}RgqsWQ{!*ji<yaN>J#J~|_x-NV
z#NAxZif*2FH9Mr>1H13BYN?gQzvsWVztXt#(2{p|{OX+M&0Zy&-YB=_ZK=}d8A10g
zxH7B6Ufq7H!Zd%!*QBh9HM7sP9&;<2m@~0Je?!fz1*>D<*6j#+n$nT_>O_oqu+f3o
zBd3HebpKqxOTV?^e-TGl<9}hl{;FzDk#?b7&KKwCr58BG|6jl2e05mIfBoI!dv3m)
z>|}H|PT|#)qq-aN?|w~weWbvxz18l@Ilk1V-+1#MIOToXHBaMb)7fO5_va25+uti@
z*L->WTBzLpS;p?)mT)ioQD-XN>RiYn`?h>*P`rey%}?&`mibau4cDcMqZKTLvc-<2
z1P17sugJU^{@i*0rTWOGyK@X3UffaKwSQjv<)evj*_SKH=e=4YEwxC=spi0u_Gg08
z1zoq+8kBHu`Lo1if!eLpH%`Txa`$D2luk3~-KMEpQGCVky!5WkFRyW*?fbJMzp7U4
z_`GAi2UFD_ly=F6w0*SOuyln>&2v^m9XV_96My4;_(CHtol{?ZF~F>T|L+frjd&c7
zg**|N>-YL!oxIiBZEyB>yg70z{-L}15}{?W|0P$wuUY==32WEet${K3w5GWV2CaDA
z@^;<(nAz7PkFv}6UMNhek=?$OVQ=E5t(V>&=;mwocq8hx*T#U&*{I^%&ThR48j(pA
zlkV(J{}xabZ8B$Hc;hS4=7kcw!;*!iw#uuDw%>oyci&5*;;Kg1_lT>j87}>uVXGW(
z{CBIZwumrGStFaVzs;@$7rP5NlLHzZC-N0-E9*&X|2p~oj@&(43YC{eES}ufc9B6{
z>CZ7yYfmp5<&ICU4SsB#zIbZ#gg31Jyyq;oN_(*}+_s!&;h8}G^>2lkCT}rKc_Z-b
z!O=}mYxV|i%lMO}6y9hu{mk44?^vd4oNZb)qkkz+siVQmQy!J>vENoqJa<X7`2Hy~
z<L-lT9Ac*~@9im$&0Ke7T|#82%jYfg?<7pQvSh&mi5G`<-0sRRHqZD}aZF)BbKTad
z+oc=Y+x7nHM=P~X3u5thy=LE4+`j&j@sp--L+%sXElsC?`?Ryd{?44|OTRa(smM4U
z+;pJ5lu;;d>f!0fI7ANEpS#%LEb1$!WhIhxGT!C8C2QNU9t(G~s3P}8pYk?I@;K$V
z3wa)2nWtr|BVWI|u0Zzs46#pJECkOaN=bcO^gLjpszvNfv%`VY$|gA%{q%bHLu01u
zgBwbUwyW8Eef4iFYfyQ(U#+9Q+RQZJ)V4C-bDy}iOHaf;ap7s}mncek@}imL$%5V1
zh3xX}M!&VYIphtpgMOI!HSJh4^UrMA-0yCTrVc9t<bQtno>#y2$B(ATdqf|-@4Dq>
zHh)@e>1_f1_BYd5=JVg1=oj<zNPTo<OYMQvv%+_6*Lr*7@`Njk_`7z7wwm0%eco+(
z?)$<=7iByelsG0X`g&r8M#1I{OBU#x7iAap_Hr#?=kR|ax%0ab7vGfmtx7)`xA>@-
zneEP<?QNDaLv_}^s**k)y)CnP75Y0<rtF${_`XfZ`t5t7@9;1#Qa-VcDKaL;;rIN^
zy#FlE!h5E%cFoR^h>{38r&#=FhUU_J^5(NLH_tC*{Um+-=8cz~FF$$wuKFt2y2tO{
zFKvH)Wnm8{-#GW=-7*>PBn-I<^rALi__wa^T!K-&y<fKMyr9|t*%KZ8-%j#%IPz_>
zaq-#QgzsiH$*Q`48O*JsU4QxA`8T_N$D+yQ8K&=qrtRI;uTZn$S#$n+ku+XILCuf*
zjjE1D_L=luajW_mb0q0?UNHNl)z9NwH%j_Sb9p_hy|MDb_6NT?MZHx;L!#2^({}&+
zAwE0GWz91Am!jd?P7EjOT%11tIs9X->?@(;ArXmsfi0b1#4r9f6D*k_cg()>&9tUj
zac_8gS$_ub?)}2=+)-_|Y--M|aF-7gj^8*h=XOT9wqY)l@0Cr9udh*^?8Ut_{L@iK
z!*hEw_qYYe3NQL6qCU0q$+30D`RUbvZ=FA(fBh+I%-pPM6X`Xz@2=d8O?~P8*n7{i
zos-Pct9xfCPl)<FanHg3PWJ9TOdD!!Y}wXa)oOdX<-iSx)wxSM<vVru1Ud4~y3jPK
zv^VtrCS$LRdqK@pBJ|~o{F@q1t3?M$2HBTu6yGR(IDJAj<G=UDk<ZiR%Kz4`;3;ER
z=oI|*Q{6W1rMX*EA8+}~<-k#QT-I_L<9c?{n50K5q=a6VKA(E+=Bo=!Km2O{9{;|$
zW_GQxzFG33mP>vYw&sUC+3|wcEBWv2<TR7+1wrAzUPn*U{Mq-`^tgY(u5S%86Sj&x
zs@!6|Ys%S#$ocQwT-`RcI`VeEE#A5Qy~P(}si|vTUG$$8;ibMkYQ1iw;k+*~5vu#R
z*Izz+ty#wGX439jBlmaa6BqqvTGZyED^TC6Xtw3Y`-G=q{k6|j<ZBDwW<Jylo|Bs5
zAIEyLaPI%U5|970oStw0V6D;GYy36Odi#${lW!a9TNJ&jTC}}7Wv6PCL%@&rf>W8b
Y?-FdXXJjU@oj9w=SiE`dPmLqp0C2XSQUCw|
literal 0
HcmV?d00001
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_eth_link_fault_detection.ocp b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_eth_link_fault_detection.ocp
new file mode 100644
index 0000000000000000000000000000000000000000..4a2e59779d2be1277544e91d69acfcc812bfff7b
GIT binary patch
literal 1072
zcmeAco}<skz`{`0pCTyFZ)<agLI2s~|DP|$F1J}fgSpQ#|6Px#_=dI3iThZ%9QNK^
zzweXlyuUB9{tB+z!(t<{&e`wRdmfJ>t#1p>IqV;)?%(A(tL#nUg}Ikj7hQegu;O8U
z>LD>x+i2xuS0B%8TJksfgpQYR<FTfR$BV_EoVj;SEW^)lswnUI36^u8hqP4ppSq|s
z>+eq)sYJEHChuMuHKvf%)sho8ttl`)ydYkL<1MS|PT{-Ldfv>c_}6{Rlv!Tq71yDR
z<I;EcGcw&yIkR+&OJ?Hn4XbDFjhn?5`D5{Q|BDrx&mzj@PtU9WVp-d(wAd<cIcrnU
z?;oc7D!AM)>$H9RCGezJ<aa>r@=Ht-+x4Uw1$)aE&Rw@mgZJmH(Bo;cN-}e2M1Qvk
z{~PC8`ToMuA0OT}mYdI*cxP9@bd4R$Zwi>rFuAQ*A$VxIY;UjA$NT%DF8D{7bauyl
z6)gXMfBnQ|`n49>X_f_f;W>d*;-eK@+&{c6nZYjp)8kXDle{+L-C6&WpV}^)*);3b
zk6nrrYnXK|C+bLMeP8UhMf>`Um+5cLUA^t~Lvibzk8i%8Yi#e_bK_&kA}5`kjSO<H
z{(b%SduCEK|El8(-aTO#FGQczDO|bBc~S0{KObA;Eps;1)Sccf9IG%@?)1XFdmjFM
z$TFqy_lF%GJ^deQ9ocO?bMC*6eqsK5@6O*JmO6R$vKEN%;49wkd_~`G)v|9#b`{j|
zyGXw8|Fo-PJIe(nL7PKX3Q{dDiPF&;lM932TzGT;ubaxcyRwnoH}*HD+6ep3om#ej
zQGC3;MV8t|HmB#8O`ocr?tK)+C)Xdb!Dj03gS+P)-K2f%?BoejSNADStH@4q(%sYC
zb)-JFd5_%r+!Cu5Gp;;~bzh|D-fXr*jc4QZ`%Ekk$}icS+SXCpt9tHG*4>Mu>m(fN
z?_M|Y-yXb8LgUKZJ>}+AkDsa5zYa*9Ci&*6_>0^1N;(hq7|Xo;ES_qv+bA7#b;fU{
z5V81kYD<njWt!i#h*d|@?6<(5t9Pz4b?59anYr?^sqwqzyV^Qi#hH2EbhCflwfw!(
z_1qi3-v{SPuDfo|Rp2K$Aww>F#fjwJ35B<2*eW{Dz9)WapYU11#d9xTY@N%Q?z494
z5te5^|H-mgcy2qBXg~SFO8LoKjf}0D56x73A=WVWpyh^k>qz@glTxK`*BUdQ>AWy~
z&PVBf&x;pVHglb+n`Uh$RWOTT`>#FSRV&QuwnyFm%^2wWU+-A2;dx=DrOY1N=9ZsZ
zUcATnbw9VD(3ClExBARJu-oaO+Bfm1QWk8R4i@kPzvfkwbdz4jW*qA{wQAR8fyt8`
znIG@y>iWw3VdrtP@V?!)i8@MW%1YI~FaF^A`6;vI;q{YG2(F!9+m_pUF6~6RLY&^^
vHA13O_2(R!R&Qk5lsPF(K3+7&<H=FI-9rB!NH#pNFKXDb_JrMnM340Vl}8rj
literal 0
HcmV?d00001
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_eth_link_fault_detection.v b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_eth_link_fault_detection.v
new file mode 100644
index 0000000000000000000000000000000000000000..e393e5ce807a579bc64f156291dc0c7394f2ea83
GIT binary patch
literal 52768
zcmeAco}<skz`{`0pCTyFZ)<agLI2s~|DP|$F1J}fgSpQ#|6Px#_=dI3iThZ%9QNK^
zzweXlyuUB9{tB+z!(t<{&e`wRdmfJ>t#1p>IqV;)?%(A(tL#nUg}Ikj7hQegu;O8U
z>LD>x+i2xuS0B%8TJksfgpQYR<FTfR$BV_EoVj;SEW^)lswnUI36^u8hqP4ppSq|s
z>+eq)sYJEHChuMuHKvf%)sho8ttl`)ydYkL<1MS|PT{-Ldfv>c*!zUhW&WdCA2*5|
zVEo-Gxca)!cc(|TCu*;2>|Y(n%6p%A>$Ew=&9>V@<k+IVoe*)_s{hY$wX!oKt6yjj
z`@C6E*5ay<8828pWRU-NZ0@pvU}=~5#@s8qPt%`W_kQwe>YZ6H)@fxPn91S1YTXfa
zV<EqdyO;f&_C{5YX+@2F(-IYn<GVb~nC>5V$5A(V|CP7v^?omt-^p#Xf@509Wdmt_
z7KwcmwbhrG?vpOqTvK>UxRGi41i4>%{#Q4iiQ*Bo`|lSiaad79IHVvw;^&8h+jail
zwqGnTMcUQw;Au`C+w{e6XZ`tibi%Q;KIOXm*;x-1HBWG-{Sw@^!;+V40{2R`*wbPG
zF(;k1oEy}hocpR2tp4B8ctXU)-7$=EY?pJkiSHBDlXv{z@XF?Jkz$gRwRYcXmZwJ(
zrxhm~l+Bu$pa0fLrO9;%!_k@B?`HJbd|7#|eh*j1Hw~4eN14>_etZ40R&m>$H>pB(
zDQ#;07VKwu7suE9{hx8G`SA|6qFrV;uT4nkG^~1VCF^FzFOpT%y=y1$jLPzJ(laHP
zt|u}dSdy#zyzZm#GU>SI7rFUVO%itBxMMM8&(^o8LR*@{Y;U?<>R9xBmr|I_S*-<P
zd-gU2E4J)E|H(5=R!OAmhTs1ShOhP%)cPkRPxNZ^m=?(0P#5v|evZOK9f>o((fiC?
zEL@h_cgeJ!z5cTzU7;dYFFUnN`am1M(Bc2nj`&X8B*q|h@~`Rc;@wlyPvpLN(cg1)
zRg&70tB>v7)+>veRn^zd+f;JXGm}koo8arY_a9B&CG$6UD$jrByqw4{UB}H*CM(Tu
z(f;u3uoG8Cy!anEb%A4Trux#kcg}qI!}nxiWqr)l+?UHXeqGjom`U%y3^#vr--A7(
zhtmX>DnB#w*VK~|6G*tE8K5YjV0v87CiI|&)mMiX+Zqmc*QqAd3yA;N@JS%*k+RvA
zYyTQMKHt_m)YKE>?YosVb@!QxuM#eptu38DYt11Ulfqxl3hS?2GfPkPnBw3TuC?TZ
z&DL9Tt5;+uKbZe*+0L5HS6QCESSc&^=DWBJOM;|iV~04CiN^HLJN`EMzmE6#z3Tj2
z(Sn)N&R=fZv^+h6XQi|Ls%Q4SyLc;SPyPSh+v51MD64Y}Q<NpPeQtOWZ7rsE-PrBq
zmu*hP+xDJ4C=&GG0>295)s@lg^=U`;%T}i+{15x5{`X|q)U8$mZM6wi!V}rwIaQpA
z32bt;dB4?uu~NsLS0U=bS$R7|MPKaEiodj(<?&bVh8(lmrF}Q@v_#jaUii51EVIML
z=eysP<)8X@^R!Lqqe#xkwiP?<y=yF<%!q57+IO1gqJAv1Femfg1--^nmkcNTxqa=#
z%#(}6S^UezZI7|6pXP02*2BKsM$K`{RB;Cex7#I5uigi%@^k*bo17Ea*wyIb8o%Pv
zom^opp~xl%-USjKTJI;wR{sBWt+4HhppMI*IrIFcxjI|Ry~$Nb+c@Ed^M~__=XFgw
z1U0JV=C;giTlaB#zl^>4w%VH4YlOS@JXiW@IK5sX?V{zHWBc~jwWwJfDXsjg?|A9*
z)`Ug>Z#`(eDDYi$IY;0grH3vDY<lON;Br01bfcZ)GxO&?MiD6&x7Thz`&aPGe}<cD
z`=<Gv>AG_zQ|H&V7waU-f5gmN^Ol!);;+o9T_NtP&kAa1O!(gDaky{NggLegIoivX
z^9$zK-C7d$%kD=Z>+7zfslT=|2QOx+XLI}g{nl5X2A0{yJs&LcGH1Se8~lLNw^U8#
zzVvjb(EE~mCw_S>ekfqWoQIpe`PSuJFT1?ysK7;8U+dD7jJ<Qto$$E*zGd~tjeVak
zf4j|n$Ns_I`Ev~K-=4p&hR?QpVusS9QyD)E9-Wq-nf^MIE2+fEKHU7W)VKX2ZgryP
zFHiVoCVZ_)abw2p6*j-(zldHfJp4>@ig2&`!{eJJxBa`md;cwGZ}08zxXcXiE!tK3
zhv9&loxsZUwqFY#2zTjSR9?aAFk9?x{GvO*(!4E8XT6p)4!5%JuGHW$6Xmk}{p8R0
zYa$o4razaep8k<%la@}Nh`iPHWPyG6qk30JZxiU@c_Dq(J#hWZ_Z71C+dH<GrYN{f
zo3P8fmHT0c)Sp)(I)`?0958dQohuToGVlEP1oiA0>@Ui<32i!FCFEyt^x%<z)?>Oy
z_vO_T-CWso@Yt0lu4{#)IciuuFR#x(|0SERIlkxOiT58<G`9S`=*x9=d;TZ+=N{bB
zEc#`k$9BH{d1d{_=dycvYK6C6e9~~eI`Ii(@@8w<`hBsh_nI-}{*-c?=rWr>c*)-E
zS(6WZ`>eHV(^pf6H7Pe29tqieT=?A8{|fo1n_JcN3o3sI1T%|OtY7t#(SMi7?~?+C
z41xV|9$j`J?>D(wW<S`tD|+&j<y%(FxgH-Ky50Lr-yz<6A2+wku8rfhOFCt^;%=4a
zE3G99`@81}m`|PY>*J}qsK|?|DyKxY@47yHTgF0x#u{O+X<_o4AAVeMb?MFT^VQeL
zZwx;&tEc#T)jmBQJw}G^FN{0v#g-edy5r>}9-dNQvwdHN!_q8%ZvObN42L)Y+21!i
z-^ED$aqsyaJXiSWe4A%c1$XP#tZI3_Vb^I9^Y_zQ-uW%aV$bCKus71S`|rH%cE`9b
zNT~C5G(L)u$q@+GJuvaFMAo&yX$ypeYHhY3&QfUnwc%CFq8$bCA<HIu@Cv?qytp{{
zl<!@;3-)~HvKIZHw%mZ{SJvALY{9QpzBc75{NVZg^Q$HI@$TAW+ecq*p7bt>4t(P+
zXxy5#c3#+$R_+j^scES{c9nKWN4GN9)L2_gJSDBlJw1dq_WCZ@t68!>r*8#MaP9i>
zdH>(}cYkrbTdlG$WUt3}wv471rg?|D=P~LuZBKBNx>fU_uCVdor?h#0D@`<38=1Y?
zcIQuu64T>Ged{wq=|8Rsxi8)$U#sxPXNhQ=mu$hQy`Rtdy?g8Rer`^Zb*7@md+xcm
zXDyjcr?|X%*^r(jT=i-WPv4?7_Q5GZER1vieR;WU&oi0%qPONf^DMveAbnrA@<|7u
z8OJssPjEYW;C8{T{<=fv;?>{g%}xATx$2*)!U4<uGp1G6=3HVG<k~Oue5d|wtJ<z<
zoxxhF_a!Ul`DaF%P2DK*=ghI>`C0N2mpvVIu6stQq}>&o6gMT|fvV@8_{+8~lg=u7
z^_823?X6xv^`N`0mga`E;Mq$g++3`$ciiY>n-*90w>*X2maBh`!qR2QI*k&1ODFt3
z9;?T7`pL8ZD~?_Jwq)<}lk?;BKDj4{ocGiHc|^E<v(4IBOrdK$bfyJew_JGf$KgMP
zZ&s~ZSdnY%W^A|JTJk~b`Tm!G^x7I_7<WWY5?1g3>>KmQUYY4wg3oNThk|mCjh;F?
z&)V7*ZLIZ^@AS*Z3ph`T)oo0$nV0U>*WWhZ)|aE|kqAe>jM59vu>QN<an2UKuCiQv
zVt#X&8k|)r?&W=wwp&H<o#dR4T6fg_S~I^)Pt`bK$R2RJVdka=XLW^T?Uz5LpIBih
zx6A5Mg~+7L9hEEc?Y^%Ol#4WJEfY+LH%i}|DR^OV)(7SdVM0H|yE_6}K0MiCagA@=
znV#!^PX@|`mA=_|WjbfG_2q+??%LJd<GMHDwZ;UNYwrybPCc;s@?);APxbo$517t9
z4v$g4e9P<^)6>w$SLbGAw{<^GSG;>=*`I1L*&Cjv4Yl_|zdrbyxoEdwZs&zWE7gjp
zo&k)iO=gp&*^B$9KG>M;Q&s)*j9T83zc09DrFKgt?U<mu;n2NDqO*h?ZfywU$}G@W
zqJOWkwozlMeb+nQqb~|IJiqTvzMi4C*#E-8r?E8?kJxO|UzogV@ulmZU$AyEF4%K5
z?FUCZWBHU~_Kbi03FdPj2G5f-I&(X9*0)UuwzDcfjyk*S8^h~~9Si=R*ENjEj-0PG
zTj#J`BJZJnZ(T%KoUbxPD_B05vh<bIj>pcgfBqNYsb`tuu=)2)wW<|70kNAUR{mVU
z_Ai+4#FhW-Kfmeltz}!UVX7b8k!)JKWZ9y*hoUn|mmZc_p#5cbTkf*6UdC4^OZ6<b
zQ#%lDrm=L|7VkLAWq}&&X5O=Mh~3fK=%cpbw8pcHZEQE)r7GCm4+?y1z1O8EKR-xy
z(kzK%>q^qkZeOOc;z#&HU3+d$FV}3n=hhvoKfZ|Db#*R-4lh%LYjX2>ze`gW^Ayiv
zeI=)-5T>~9!Knz{CS5hDppd+0qShPJHwry{vb>Egcz4&wInI$c12xL$&QD5u8=q`-
z$Al|2bk4S}xjGA<>KzU~u=nEi;>pvmgdJ~=*m(Z}=lA#netOyV@7~J@%X$hiOLEA(
zyf`oLsE6XVo`s9wS53Yqt#anzX6Xk;y32ojkze+9&!iC9XQi>y-9k~eVs8JgOB&wV
z_U;EqxJ|rl)bE}g#pvkGY4fi}+%YR%+xq7#TiLp&&DxQwA5_FnHyIoWedL$9R`#h%
z=<?qIYpmbSO|N+uZ~L$N>|(oj8{c2No;{yIMYnMIh3R}}BZcKwSC(;b79Eg2YPI{j
z@MMLxyX`kzxnU(4^u_$^i6yTYOy#bwoYGQgzNOdqtjnd4|DjXX>8^~N)j08X>WduC
z53RSfix=+Oz~nyR`gy(o&vZVxM|SVMy7O!Q;iD7ZG_v@;WBU2&e&vq#u8Fypd`HU<
zpJdg2v2vED+wJt`_H#;+zK>SClQ`#e?86LShw6JW?N4oMEccZP@H-}Hh;T>BuUIm3
z+iJ}_c~PCm4CgK0)|phtJz<m8!c(8VMjD-%`Z3R%n{~47obRc@ix^+64T@8Er(5^F
z-)V*YG3J^7<u3DnTfN8ax$xDVt+u!RoZ&w7#b545<}_!nCCpE`6SEahJzMqdZDV81
zbdL5J-+y*5e))KE;fCrv*ZOCvF?UMo37zS<x<K`-pl<VtrD>Oz<T*@sJ#k>e6#K2M
zfpNMwi?UztOiffz+PmSv{CqL4_V76=@dX*L&bDRfEwB7}PQZS0@G66AGRbRSeiA>h
zVCnojH<czVb>e$%5K|v8i|g92Yn#sOk$b~(=;hSOS)7is^Uhpn)fD!dv^3@ZoM$ie
zS1L|D{-gbOgm3@5K$GNWYV7UWvt;7Kcz@^iZc6;vb|>!>|Bdo5A+b^K`xY(uewSPM
zPVE)tB>UT9acQC_MUIrSWkhYcx2eGEu+QzJ=&mo%_qvG-1vZzQyzKTotu8+z+QMBp
zRsUMK-RD!+x$WwgWnO=}W$!1})7QnP<ee8k*>TwJ7kl^axbwUI<vb6!3g>l`vY7kt
z_1in^{yN8eIOJ{qz_Lb3#Pr&sGeXx)T9-3<>ZYG~t(@y3ee~b4cTBccOLvAldRxtj
zZ+j_z&+5pWcguEbyHD7*D&S~$(7VUKmJ3d?TyQ+=fm?=;<%>^h7q<Rg(9l!7$A0gP
zR+A;X7lJg)*N0oQDel?RILE|wS<VU>Ma#2m939uLzPvEAQZypCq|9*YgW!<wHamA}
zavU<3pOjSQaOGx%)2fOD<r9yV{5!<6{zZk9cHzgl`4+L4j^Dkvem@8M=eaY^zwj@c
zIYT)wQ*X)Vxd%QS@ygSV-~6L^pNG}-?yb^wI~O`@_VE~P`zp=M7L?98ds*{}$(}!F
zr#$;=%v<Zob~}4QSc!?C%Di2#{{5f+;<#?ZuI}GXFMl5N$$G!^7;g`sQ$|};;+*=$
zrLRw&=P~{E<>~4v?~Ig`Pb~9rHM%V|E#^T@^7_e#Hhx#CIVBP6(l2BELcnMJ)t<1U
zDYXuV7dW?VsP23n`0iQH+^On+H4@(5P!-)Uk@@`cyh70hj}+394(py1KERQwH~VYX
zs{=b5g1CCQ_V%g2Iv1!F`Tq6=?{(@IIOpjU@<`5?Xy2-RyePO?;d_$lrn@%$+>fPi
zF6IBxC}rW%mH60Z*QQF&wdeH0#b+H>lj8MZm6Wf^oU!_f+THDrBAatv)y1!@f98=C
z?V8;8LR6CZbM2z#EMMPvvoO7yUZ6Ftz4>o?Q<8*}X2jPYR|{uv{=546m+}Kf)~CAu
zm%RCUFXOMj6yrpetSNc=Gxk&%cWqbqSy~l!Uc|Zf=m+gX;yhn#bB}7Q-?v|(%BS~p
z;mn{aDfahsjz8*YEntaY30dC#*?Y-P{w=2h`I>G>GWjN1g{>)UzG+ov*)><l{_=F~
z9;LH4E`$Xh@X0;kr>wXlm^Ep;?@1@A7k^CoZ3CW)DyB?Y{`2-Gvlshb-<o**^pE<<
zzQ0bba}eRo*uw37s8{fmaNu0NKi!?3OS2Bl`_&zPb9PSLx%a20I;pj+<E{)lY~kIi
z$8~&tiJIJe!3EdyrhL9}<N1*Tw=9I39CWAieBAoR;d!J-;Ik$7((^cs(`vQ~T)UUz
zQ+vR#`Cvlu{fEZa-rL-nDE?&Qq=RkA3niD!rD-ns+o*K<w>_WaG#gg=K90uMKl1O*
zQ9AF;%d~Pzu>YHd!H3WLuKW7z`lIZZ)-#NkoWJ{g{^t9q#TGnYcUIF<U)SKojni_+
zDu1@zl{e9To*uQ5W%;Ypuy663Cu*<UQ|lA@B{)}j_1=44HGw?Ex5F=;PLe*qPb!U>
zOZwXEj=N0j)~f9^+?lq$e?#!zM&~T9V7CiDZSquG*?;{xwaI?lGbg#6CeiP+H|@A}
zpE<4Yj7ePN&NsXARs9|wUD3MUfa{}(zR0^x+~TvEO-^uV@?KqD|M%vD7D)!}j@J|B
z#ag`EleJF7u7CR(-q{zj^_efZ2&=|CJO0g^`-NEdrVU$S`frupO23nNZT_9ytFm!d
zOBNZOdK);o>jLK#_516+HDxAm&6RL9G0~pA#oT71Mnb~3gWXBo6-Php*}Jgh@w>$`
z2MXIBTsAvX7pE{|OP7PsJpY%L%T6~j?y#4bdqy+b_n~j$a$PQO4@YKah3>w487WeK
zwjJh5kPGnPNxw2PU}IHp8Jos;uZcg5M83-u-Kce4>cA#_HkjY>u;SAfH$sfIWlLn-
zyRFuoFQE{xZvK9qaHe7sZ-~dt)}u9vfA6yGIC^UKZ*RrYtmm)&zhv#o*T|Yw>La=Q
zp{l;eI#~fp>8qTJ7v$OnF5i9W6<fjciL#rWV;`Np^`KHf!672oCc<JvZ4Nt&vxm)r
zXWUyeB-fuvtzp`;JvG_TWM?L)OUrRpO9S5ntIW1=cxRUvL}jwf-n~NoZDsC^zq4#v
z%2!^to;Q2<j(uz1TsyffK9t!<%8IpVx_t3h-q~iyB$L0s*?P8Z4*LOK?x}6vvgcVu
z=Pn3(ydam&--tn5_ExQq%r${e3g&vH-!BJWa&^=^zUjf5yiN6)Ns(1IBbaU&&)B=!
zBt_{L?`B2WZ(EZdh%UdV^~iT&c=<Q(J*pA$=ewosCWXHXXKmaW+`RCG{=3qhTRC!>
zt4*iNnMYQBsb7_{s?%VvyX=`de#;pVC$}B<x%{i+;09-hegBS@KHt8g>f}GYGp7<3
zU*FPGQ+sCNt4ed<s|H?Ioo{^-zg9SNuh&as&L%bUCq5S})pIXTzO?55+jU>BeZAaj
z^HciV91Tw?7x#h}@2C7&*61StT0+=vUw-p!$+8KzOH$Y@FHBnU(6MXDf@>=kna+p(
z+n2vT&?PuO+H5B$%bm`v;&a)aE`6hM*kf6Mzelp(<UJo>O!#Q+#j*9e5cA>BZ)6_b
zPCTu?MswB!#-A@6v^x)Qn{?JV{(1G}S8<U(v(jCQLeEd-XE(oJQdzvgHaWB}e$l=K
za_$RW>z8~AP}PdtU;lBHo<h>n_x~-}3qrTOxZx=#HY>2$Ic&kE-L9pD%hZk?ojl>>
zjJX}R+qTr~zRcY=Uv6@ma7@L5c?^$t|1^5H-L883x6^jNTl9B6a5%VXR;8Mv)=GmH
z*Vnu}#ZbugD7Zj+s_NmY=MgVoU$LFKKlGtRo9?BfZw{ty4m5k>^U12_=F--4oMshO
ze|MKuUy2A@Ie&N0je`%AR#kdTWC@Tpe|LO&!0N?!y>Dzez9;n8i`zm=1nd`7b@MgG
zIroWd`Ezz>fQdq5@kYs6ANh}qT0U}pCE8(bR$T2hy?5tvH=ol>LN{igu@Y^Zd9b8r
zUf@#aefyH$v#k2xXL>>^a>JU?T^|`mXEJb360Iz>nXImHjHi)B|K8V@BxhgUn>+Wo
z8PzwR4ehf@=$!Vc>5{Zj>g%<<n%*C)&MED0@;@n3Hs3G%&}`1#t)HD@X5ZZsoN#i5
zzuo>T2Q%jU?{F=jA2IXSo_#DF*=3B&uejgmvtAZoB(Biwmz%QM);l|o!@lB*l=~Cz
zvdrFR4>+SMzQ-BqCPnX_S<LJvCow0EH!o20z0UFe<TqBo4>;(r?pK-nuTqTRwQZ$n
z{(r;1)vfB>%wBTk2MYHm@9a7d!{s<}T2UHTt<@W)o?nw+|D4MBAYWkOtg2HQ!g{`{
z^G+LXRWUuoZD%n-rB!wMxp=eMC+`;rB)!Y9k(f|-^NzaHTkeXJ55I`tZ53Y}JKs6(
z<Go|W0=klG>e4!|*8M39(SP{tp)!-}hSL=~;`5hU^S;iXDD!gGsj^G#{{Lln)O7^t
z#&9nRUmwD_-2c$!-)A}&&0W_RFPAPG=6puPVt=F1-Jlss&S`Pd!AI=>wO$EGyVvHu
zXvR&uT?RWZsqF0h?$2FS<*@!w-J8j?&6<ALOm|}DlH~pW(VNG5<Im?EWyXg^8TX|z
z&;Mt7LF~QVu8R3F3OO3;A7m;javwC^S-swGj#3umiwb$ug(@Gc3-!9*o$V?V);itd
zBey%{*PD#ZHjd{m9(>rFZU4M5&hrkZiN=YO{!fCRPf_^Hdg;fj$T#PAUe|k^nbvjg
zpQ7>4CFi*wNKF0iHR+~Lw8!7JU#F|)`Cqv#ZsOm#?j*ymI$e%aM!Ekw&Oe*ow(k1M
z1@>7-Q$8*2GKzZqYWDS*1;MdTOz-jwmKJFFZ;}_<*>QJLagf=WowrY={));t`8?<2
z7TcTy2bMHUn_xf7=ECCp-?c@4EZJ$XuEBPl)AMv?wQX`+?0#vkJZyGJa!&Q6E5+Q6
z|La4Pug{(I=GxpJZHa{jncMe?T=06AH=jXK?=n|u=6Zu9PZvQw+3jw{I@b)jSMnY?
z)gkq;S>bq&de^!Y<wnn*^*?bm%lQ3c!mbUw_dmQo`|9GiXA0j(It1uklDH<g-S(V=
zV)2J^OKlI)A9`oiBZA)lEnPI<;L!6)W<mb^e6lw67uw~{NgtnI94Xfy#9{j&@Og9E
zo4|ukSJp4NGmmXSywwYv+oz@o+SLD)n!(OxTQScp_>$(&t1hc~U#o53;Q6&x)8*fR
z#jb5pFA7>iSy~To?AYp7wsMxbZq=n_%ncJH`>sn>+i0?%n3}WMM)|IdV&#L+&$80B
zUmD#?lG^E8vi!6B^X<I{i)0O^>Q$Ca@@aLr=Kgo%DQQ-nAb!79a?UamQ<-D0?O%KP
z(KT1o^<uA1F2BVf+G=OIyKr-%a$l|I>{lm#J-;-|-?I7CjvJZ&+zS&=bJZ9u@ojl#
zU*fMdf3mX5BbQUx5-%`(Jyi5^?smDCygEyJg7dky+t1WG?qO+Ovs`G6bpM+2f65h`
zCR(?@D=hFeTq`%V^})KWE&4Ibms+giTF_Budcv_Gak{iSSLNYVMhotpJe6FdtH*O>
z&RU)?Y_}#o7R}^%|LGoA(Z6+U_oqC1%*<0Jk*90ioE^*HHfc^w;n96cIj^Q4{`mg)
zeE!x7K9_#CFKuaizaJA*mieS$vo&<uci*B#OSB^TSDRHV&YAjk$-^TLm0ivi|Gt@~
zWwd<f*O;Zriur0{n`Wz2+%9!YI{e&ha-+0F>3XIIji=KWTCBS4rg!Dv5!Z#brkxpH
zb8LfjPA#sPtXTViUHH$`uU~p2S#PhLVZ~M{$$IK2x6qlO?}ubh+zZ=M+F{N;VcxV5
zm!~>$>$$GAUd&!>ve#w)fANBl{a-5?{%7v}DZbHC>W%pp5C8P|cb(4Sip8yypYpv6
zYx7zq5%Z>Tt<^k{Xlqp#(K{c)ZCAJN-`=J0JwJ$7F*2>@))NiSE7SVqUduM9Mn5ZB
zVC7|Rq5NFaJNf2P1?QPYA^W$T7rGV@T5Vw!=gnp_yKTWy$LcdvPp)4WdpPr0Znj5-
zaKMyxTP`X2S66A4MNGQYyP~E1niy{$&#@Vmd&CuXSH7IT$1EXoXXlQXZTIbMzLuu-
zSr<kcC3mWM?SG+~S$L}NS5>h?>{;1x+nSUvmfn>7Y>th6914|xXR&hb=DW{TdElo?
zPfLwT;ma@gt{yjYs!{iC-ure+v}k(0c68FkfT+bQKQX`U^5A$8VzMpMdd+1S%T0fO
zT>Us9Wa}-z)-N74&sdX}vDo?We-chyx99cjM2#n1j}<3<R^Bz8)zVXf?<2E)QC*zB
zS>21{OQtI51iWjX)%1Sq1>R2+x6W)o=}}*FOLdXl!=<KWX`fGaG!zRiEPbpJps{o3
z;mn8Oe60Hdim&as&v8YL)hd=@C;PU0r3WS7ot*XZe(cVg<GEiwH@$zN{egAvc9|C$
zZ4>uC6ph)%WO$aff3kOay5)S;)!c&ftdd<0u8!Gg6Q!qrdC#AehBu~Xzb`npH=F5I
z$`8L~o1FgLs7nr!J5_p|-$!b#e01`i3c<@M4`=*%z3=9uYlp*lxX#4Bo;BsqmfsFP
z@&aE*?=}5w8g<XkMMXkz`fT;eO!gPL*Jr%;j6HOHQtQcXfm!MeaSK{Lwk6CE_^~-`
zak2Jny%y7WsZC2xg|n?qV960md^E2lNTccVybOui%sf91)l9$k^r%C~cg{DF3c~vK
zF%Ob_-bw75!}5q>N>R-Ghtpf-wf`^i4UIgtGyB%W$r*uCx#GTeDxO<Q9eq=L<6*os
z^Ahp-k27RABi>5gjLO%ka9fa@*0JW9$?PJ&bxlIm+5&5Ty#1(jLc#san&MYk8itYY
z^Im+B%t*JNyo=*l>8*JyXPvdFc-*&hPe8h0gqw8mG+{TfW6d!Kts-9(b5wrPc+X(E
z#XU`ZW#Du^o08B2vzqojx?Y$q+ihs#5SHb}9_5$m`Cs6x+NB+z<GdGh-7j1iIjeL{
zc*%{figNequaCSillbA)Aok<UADw%PKg@}cW9ziu`&rY>KuS#gSlof$pb&x6LF)~S
z9Hh_4*WB=lR9&r6{#!DM<-Pcid1tP?I(J-d{<-wHt^5l&P2SD*FM73j;HnG!iC*8B
z_U7K^@Ab@mchw{Elik+~8*O&?J*wW;FZ@Hs{KnMoq-RDfZ&qC554g*EK5zO(ox6J(
z%eJ~5ioamVCse;-VzE%;zV20}yZ+5)HL0Kb=e5Aq|F%lp|37DJ{_ArtH=M(fStk7R
zjH)9RDWzAtFI`%vC00`SV3|{2!of_@o9*Hzfl)48oXYNs%xktf`#LzfFPc!Kz^b_9
zMt0M01<{3{k`A*t-gMOpRo-*-`+BkEappdgQ^l9|Jm;HVd#|u#qS=-QJAyT>cN*SK
zNq5uzm%;dYuhNE{x-0h2RTo*W7_r?WeAcelBD-2w7n{$1QPdGNy}Gz7@a8#bv-%6y
zS9jM-%P;dho+G0!ma4GyvzezwWzam?uqy#wX&+RNEzl|3xkSle{fxMeiyDuXw<tAs
z?U=gDu4x%(!JYG+)31j;wQe`}TobT5#`4CUS8qgrPXFE`GeNL=#zpCi^S23}K3BQ=
z{PTXbRVxozo>%`B|MtMQ@9OXMr)?DZ{PARgrt*K*C|k*5!_x*F0{TVyMn9q!@hNCb
zEBa#iaZXj>$~Ma>Il|xlH9KT}@6M@N-27aN<1mxcUH^yA1kTkKn(pmw&D+4T<3w5J
z@!nfIZzijSAA0gn{q?yYKOa5ePdc=KdwOqY<hGR_aV+ZI4^=k`S=KdQ>07qyCHG2B
zP8Y>Jc8fdB6+{{rTrX%@r+8QM8dF4^<mtb!pHxrW)24XAYSB)$koXlU${*x<x@Jp#
z3SRv7^PzuN0<WxG!|cLZscZiBQvLMeX5;7sGR;ouuhuxGDy`BCeHdT3)9<AHg6qew
zrQc5d_<hE-lL|R1>mN2sm?}CY=mr_IpV;F3`|jgc&P^##4)t1Z>)=ea5qK}A7uje1
zQSI+Z2bQ`i?<A78`!Oc!O^ERCshWRn!}7yc{PjEH>y9ky{t>x~tKh+o8Ee~$<7cmZ
zbfsd!-r5Bb@_noChdi=xzHoT0-5guXRO>EB@AO;gCYPtbPYViv5_#m_t`kaKC8rnt
zW886h;)CwHyl)q7I392~RQ=E#q0m2^rF=dA4+kpL{<(aG#pO|{@qsF@b6)#%+Y2lI
zUlLGRc<5K@u260Nf8XaNf9$u6y;?KD`2F<R8~-p%CET>NzVKTo&)D06f3-E2?w^Bg
zwJbi(LeI6Qc?X~6J+eou$0Dpq@Hf*$f%$izDel+Y%NkU)S>RXDTdU06D>`d=IeaUx
z&P`j{e*3GbURvm5rEAH3|8HN}H80CCJU8b(Pi%Ej+?=>gpM{uoSNgw9TDA6XS^?uq
z!Sk0lTD>k<ax}X={{-*j^lfrW6k5vjYT~?w7d@7perNy3wLSg&QuOA|Tf@OySE96s
zSN!G_PRo@`mM><TziZQU;f9rWKDlS<94Wn!xaq@Fne*rBKRkEbu}o%3l3Lu12AK^G
z@0!1<Y!O|u`p4r8$<#$<^Y^X%nW{TSdgf)P>7FU=2ei`{9&o#BW%PKW$R4>}d+Qj4
z%Pxl3H8)4b2(Alb&)CrZk@x%ezDaA$b)L0|TkL%5YE<O(V|qy==dsp+pfvw?48}dp
zYn;>;#lLF2+w<MiPv}$V_WZ)rJ68R9CD$UoLnCj_7e>*ytS>KoQg|9~Wm{#f%g<8r
zuT%X`b2)P`-^w!Wop&uc%|mXq$;fSZdxR<Z&5M}71~NO_x?`8sZ?1cEGOTQIPP0^E
zbU5?BdsbG$9tqzT?0xcZ`Enz6k=u#)P77U<o9z5v)kUNt<7k?j{l;4h+CF`J<Pf^6
z!?aqTRfc!c`JLC+e-GLFobl5#6X_Gn*m^GNyjtLYsjo?NHJfOC|4f@5zm0bnpW-N-
z|IzT7$GY5}E3C;G+nCDDcg@}Pgn6g0wAAyxuEhx@FSr&PUrZ`~+9K_zc*@J>xy0O8
z&m5oae_I}Jr)L=Dn|+1v>g<+f`|sWq-QC%A>CaTRj?!~ytX}???T)=y#k07_|G*zZ
zR`u*%PMu5n+Sk>tW|J<O_<j4Uy}JYj@4eVx_jOUGNYkX~l<VEKTM|xH?W&5}JVie1
z?ae&?L#aQfJm1Xkyg8gR`oSeehd{|QLcaW4HvX7YTa~t1cxT|^Zkv>_=UUxNrFCBG
zlEUBhL~H35>-n6WoElcU=EdaLxqseg6epcnp<^}Yzu~HtYN-#|r}^J_w9sqw$HerN
zy@EB%S4b#6l-n;Z8=qhoFMXO_Nt$!f-Ys?aJ)Z?TRjr>p&-%ZtrFeR*`eL6izvL=T
zconN%6ODVAy6{Ab&lJ;?GP}^s8+9EjH*PPrJrE)q5}xhVXHXUNW!Cf4DZT3ta&I{J
z(B$)cy~l+v8f-c%bpJ-bH9EYZZikanLs=ki<|GCt{ZyCo!>fe$r#>%cH;rttV$iPI
z_TGjm>V8<c!L7HAwjt85?ld*r`TqS(SM0L3gP){+%{j-jP5I-&o5fS-AHG!IylTRm
zVEy?apYKgioB1l>MOL)k_Op`Ty&p0CvUntCsdA%eO@CVa>Ki-@KIFYo(8$@~nRRsY
zl<hg;J-iEdIGE~(O*tEqc609jRc#wD6&(uL$$8dA@}*J7+`n~BwZAtuuC2VV>14P<
zf0SAO>pg0mua38cUG|&pc!I0TW3@U%cV5hk!%oUY=bwIT5;}EhU5&<sN!Pk|PLH#n
zcWM64nZLI^R_p58KTCGwfySr>0;1bpTREo{mL6uD``+BJSEEeg@89d2kM*)gMD``A
z>lm$Rl)U$7N@PKX>@mCBjY_tsO87054*tHW`s8eSp<UIbh8Stt;OYDJ&TnHje-zH0
z&tN}QO>9o>LC%MntURe_8^3nGm#~wIGXFVU-&Jzvuf>)dw(ps_BXg_2S<$ziIa$+t
z)1>{wZ~mCyzG&uKsT0q&7HqUWxGVhA9pUt<d7sZ#iTY|}-P*EY?~aq9j8b}rK6mS<
z&3u)4XI|dJv&EwKz62EPd2Z06>RtZUO8;BT;*Xj}6B0V24=@IB&v)5hs_@X0Js~Un
z+-1F}w3vL)%^4*}SSE;;`*v0PH^?eEM_I{!edxGG*ZJe#1J1kMZmXpq`YpOHz~|IN
z1%^$HmKIWGLesf?1Q}e5*N7bseSYAR!0JiY7(9Q?wK6{(7-;za+V6X_Z#>a6dHC+~
znXn)|f5oz-<=ypf6nr*zo{1`{TW3B+m-n2EWXm5>_LTp=+a@OmPGeXTuEsN=ed({X
zS;r&)-AQp?Ds*7unnOO9@>-uUeA9JZq{|zXUidM#%U3X^Ggg|}-S@276ulp!PIDgZ
z*~G49(sy`iWX{vyhaNO9C=uGxv@mjQu<mlzC!UfD%Qqy3onPBIW#;5GbM`BbdmkOV
zd1U5n?kjw;>bHc{Vpy*2x_790b>$hi!xHskm)59g{Pwd_dK>y{=7!jXY*B`Oo{^Pi
zLHWyW&#byrlc0RU)?^3A+47G|RaXm6HnKj?96axftn?m7IrU5Ww+jtF)?06t+t2sM
zY3n67mEYnYr#)Pj+wC{^)#~*<0oQJFCNkLNpPaVC*z<#`!xgutx>K_9r#oE^@b2Z5
z<-JuC`Q^|Gxz7b6r+--+tXUPbc<tN-pWTf)Jl7019%5M0mzVl3^wj*fLFLy>y-b#;
zZtGRzE$gX2(2~^XdDgADX~#y5+=K5mPj8xeulZ;Ej794%+sUrgZm>)%40$-;IONr=
zU&?GkQ*yFavMrdURw5L3D)I8wbmcGauf5$~TM#}kK8Vfd%b(MGSDh69WH)p2yqkx%
z%=nqa>fO<LC2J11)4{V-Rz&|f9a)_7?_|#&&W{^@N^jh{InDF;f#uv&?JIS4yg3)Y
zRXkz&Y?{hSrdG>24%6&AcX4U&v|hb=bK3%0)p@T1P9HhWWaXRs;6<&&y@U-GMH7FD
z#uvK$n6~9IYyb9d`B7I7&Rp5H;^gIe;RK$~(%&A7{=Kn+b;rqF{7z4PBz{s(y8W@9
zJN(wncTZ2AePA$6tox|-ukQj6joyCPn{R*o@rz>-(?XXOakaks6Z_Y?T;>;J&b|r4
zPoyW8A7Cq3G$rH0J&q%vTs><Y^6orm5HL$|?`(FsE-aRRQqzC+&gwsB?UniOpP#;4
z(S24;jdGTC#Yw+ZK?d{CtdrV?!L1j{yp7aVj52(@O}{O4b5fN(@%Gc7CH7|ektXJf
z7ga0$m;AAx>-STFxrj&fwyIx~0dtQ3Z^hTy3Yrm{zGR-Y3odM&vgDheN%<XV^9A3d
z7Z){lAH4B$`lR*~f2<bNOm&laEg3kK`GK#$y+eD<gq6G-_PNR$H}S5yw#0CfHIre;
z8-eAl89Mz>i&eVyKfI3TVs?6CsF*z^`@DiuwP?1WaVP7Xr3?1NXzlInsi-!)`$y3;
zFE_1HapUWI5!3$U-0BK#4qUhRkjHNBb?YVxUk<!~Sbg@!2`kbsr!`7MYIMr@ZGEBs
zlB-)S{<*x*+29|-Zh=SFotv|%-t67Hx|5ClUnbw5ASRL6wq$|(#S_1Ob>7`G@#%KU
zr$yC2MLB=9D=fb~<3`;M(J6Z$ZF<Jy_|rE->{|ZZ&wpMk=Iv`(y7tqITWWU_g|m_u
zC`WvA5qf{?#-sdma_N)q@47mv{+Qvk+nc64S8`3+J8$*gcdM?nu1#%W7QNIE`bF)+
zpK~8y?KmxGRBY+<=xUl<-5c30bv4rr=Xt$cC}S1I;<D!Z!cPym(^7nwe_R}Tao@kU
zF1k8Niazg>pXqTWrfRB}&I;@0eq-$9wL?BYaf_<cyO`rEY&I!9Wm23gz4?qz($zlk
z^&w|?ydNuWux1tA{KL)0)#t^%pD_i8^Lp5SXQ_PrrnT$0JKwFfT9tgJAD2s?mfvc&
z?(r2v=D91)UteZf$vvs<Ta)dKMa%T_W*(Zvm7#S(&*b^-Mg{J^;7g^oHvNXqGugDN
zeD1QRDo!?u>nND<FkfBZrQOmN{wwJRPj%WRJ#m-Uua4Z!D{J?~r}&3l&5v9Moy<L+
z9Es|!5&Ry@OzkD+-)3$uWUM(8<`lfqm-F7|SFi8={@jwE`04P5BWmk4a+S|^*q&Qk
zrZ4o)xl!(ZXN;vnV-nZ2Gd%k1gdKJX9TKlvaOms`_l!lQ=LC}$<tK>UH+&!ao=L4*
z)<<J=636xYrbSx9zW4v-1#j2eG;7bQAS1Tu+NKliZA{6G&K+!r!ZjkopG5qc8>T#K
zqhFNn$|~jVr&gNm?`Kb5`A;jQs(iEBfu6|~PmT(Gm~X3g<nOJUZBMqzzVlTzb1Z)y
zsr+(#;=?!R!bJ9;Xj8iTV{Pl1>Tpf(!>Z5rwN@VJV{+!Waq*YMrXA}_Z>>CTxxt&`
zFYi6O-{QZ|X|X7sWnZ0qpw7#>mixpm>F%W-7k;-iG;A&GvY2tkpe5&=<t4dEEXR&{
zF|54BI!l~wVbp{x>+UR+^0@fW=p^I!TC1G58Yap6&1Nbl+%G87s^FQm_Rl8H3A;bl
z&Uj(=?^X7mGT8~Y7~X0q#i^va_cIj#4!Zxm&Th#vEtfW@sy8VDo9+d#F8Ed){MbNr
zou@FT_%8k)#+6f!A2>BjhT;0D%Z?r=MU_*fmRgj*(EYAwXnj3a*0Rq^hW#^7$jOJS
z$JwebbOe`I-uO{-X2a5*%Z-=({ky#+C%tyfel8x<-uq$IcjrHuu*bo9^P!3D3m!eX
zu^`T2a;S`H+Se_MW(b%3o}W8uqSb;Zr@+fL6U_@B__oWrNJ;A-`mkbpt6=Iu_ZklM
z6Klh~=KPId^N_c?v{=7mSwgd^-Y2icYghH&v<zN!*fgp&)9kN8n%1WY)#_(knftfQ
zOWXLWaqp&^GXI!W`8K~}_cBeGqA9h3qx5iYZr!Q7KHR!m{!<%Q>b<<Smru@S#>%eg
zR@NV8`s(fJ+f+F3e^;J0v&0e!?EnWYnS7s&6)#hs7pz|()@71(ddfpql|Qd1t<x`i
zb+_|z>RTH&i~C#OpXk+4KQYJ6<bX=lt^2dz>j>Xbn>cOH^4wX+R&Pk#e2aTFXYwgq
z7sG=$T&D7tE`4`mfuC{|=lg9f1)i6rG@1-1RNm2UPVVgH)q3-hT}q(&$qBQN%R8ss
z_SUOe?78lvkmnMS6?0Cwg<L-5zJ%L$YVCt%NgUY;D;OHY@+O_}sK0u^Lw!nOv&NAh
zQ*88~PHb7=dW^%kE3&}tYEH+3!$*sfXK5UC@O<QLP_=<0N@V6qovaOob5?cv6>Rlb
zF#CSP#Y&F*X}=y@RNO7BkQDmbbnbe&PH1vL!XKtLcdYvI_pZ1q!{sJz;>+<R?2~KK
zue~RkAEwTqyeR!tqLg2_-&6Ng7j3p3dtXgFu5hK#CBP}VKThu6o*v%*cQ1GMTULGa
zJaA*h<1YulUAo(oJvHTX?xbIPg%po6|5;JD>LmNAJFX{|76|{mcqj1dfpc%Kb;abg
z%rP_)D_(D;tTn^qNyz%DIa9u!vMk8_V$l4qpIvpCx7TY8OW*YVZ9he(`Q@(CFfu;w
z6`$mB;=Ej8@0ydfN1q1PCr5n`&16~p{FKBJCy|?mBEKddSuVff-_>t+DcS0GEa%Km
zea*LN-i>zuxhjI1_D{WMzH0t?Kw|N&2W!qaUVm@1PxaXGLsCJNXSv=SblR5w>ToG@
zki56>z0x)V590@_g?G}MC$(<4&+|&PCe3a4Nf{>YSTlE_T`!i+xL6>)K<#eW`Qxoj
z-Jcd(x-W7T7IFQ<F43)Gf39GguUM6Pb<GWhdDqpFcv8&X=kzmQyM5Wyc!#0k-<l`a
zTHG#u)h^wgvD|CQ_RE14X}yadzVe@)t-^3H{;J>Kw;S0Wu(JODy3#99V)oReOvk%#
zmP@{T$7XA|@8?#}y*Z-&8#OLJPb~|Mm2t^EC}3=$zDAz!)25g67KNlN+_vhEklI(D
z4X=J4;aYRvMSH^cKcTksL{3kb;lNRNt)@3)yVSu|#;lAn`wN%wxS8I{(wWN<J}2CY
zdznyho$i^Zt0%hWJjr}?CI6nw@|=*A|F`e`jrQDX;V^I2OQUSh>4mp9EIPO?u1~zy
zKH=yxS<eqY*&Xg!y>Ql9eo3#ggx7e@`}oaPZ3mPu@FjaqGMoNF{7!hF;6fwyBVEUC
zZ?l~I^WinWN%5;B)@;~Va^t6X`Lf+zdCF^>bNLp8?q1|lEf@7D!tPI`f#8WGo{cNT
zCnXjIJ7?Wn62M%s;mz&U^ZMHOBRy^v<!Kz*`SHtlw|&BQ5?PpL$(@lFkXRv+qwe(A
z@$HhztM?Ojhc`T5@oSCE9ya#-yiaFdi(av7O@vGAdELp|7wV|&>Sy@da%Q!^3RC?)
z_QeTppA~Wqw>h-i<>>#r^7Z-M{xf0Q#n-W4n%_NRMWlq-LMaZnMIL4cox>TgPTfAK
zsqbOa&$|tp^XE>w^HxplQV_dYo9(ibaXJETuT89bH!pnCGR<ZB`$eKpo4vDb<DULN
zYNJ;<d)d4<oE`VK&N0{B#qdMw+&M%42|HpmyAEDm{Mx^p@lEXR!+d6`JK{6fPcN)!
zQ|>jAm^^oRFk|Gt3A`*<mIXO-uj~w2{O6bCeJ|(hIWj8D8|n}IInz<y5f&^Jb)Ivv
z=$7iKxARR6_$%6;>~C#(@UVHQ_s?^S8F{uO@76X6Uz{=h-$x~O#{lDhTz@5=tV{az
zXtQ?4l7Q<89dXl``Lv$%Jd<<Wzw@bL<I00d4mXrK4{knvNzg3wEW;{|-tsxkf8?Hf
z{n&Zjk!RKY%$!Dz<=b>smi5+KN%q`+)w`}>y5n=n3!?n1FC|}=nRxG3wB=q!zr~fs
z&wCXEb=ZCw<{w)XYV_!k_J=<^=5x#le<^*u@!Ij}s%9E04Cg<c_nTvX?$Sqh8Q$6%
zj&CfbrbnyCf7>M&cT4JG*en0krJUs|wn5yN+CNVH-_MmOe#lj|SUB0j`w!3NFZqqO
z^OE8(_{TqfJ@Mk<R96Svddq?t)*(FixIAteiXD~}jw##GyR5rlx$yr5q7AtdC8K}N
zv@OcwzwJ=JL+@5pSKd7*<<4*ZpXW_G>Ha3{NoM9Y71e?dH$6)7_!2g3f751=dA#qH
z=>0=)E=A7moxo!*&8fHfUR~!Uxfva2KQ^5W-TFgE_1%k#D?Ds}pQq?wZn(zr_HT!j
zUa`b-Ex{GvXA}hf+_}`E;GIXg{iiR%C*Sg1I97h+q~tfJo?{lz^A}0iF0JCfm%gK7
zqrP{U#-jiI8|MXDuG1*I?jd!n!f@WVWph5NZ7wTlKPIZO@5R4vrd!u<ayI!jOx*f(
zY4YO}Ynnr23vM14u6>-?*&DC(^oCgcDVuED8TI+!X3k+-f7qbt9rMS#`wv?f$KQ7s
zzI0ly;l0pCo*Yqit+JSh7Uv`PiFn;!|E1#St-s%&OtY-*^v|%f-g~0IbgF*Ej47LD
z>MmA}-?oXDXJ%&p-Ia&E<|UuVio11c%RGy~lHEsw+W(eB7*EzYb25p+qv~h<U)j$S
z%%;r@zIFOX+9j^<veVB^+?kpnG;!&M<riyGnjMv`-~N=>OYrEg?C3RK)i>8czo+Pl
z)7M+m`T|y^JMXa-;|MxGUCksq#<|(?_xW4bLbCUND*6(C-YE5YU0V9QYo(P_FG^3G
z_0BX-x8CgMQoX<&O=)>)!Cx;VY9=53e8YV{tBpp8K(s@dhDPkiMdmEm@}(;OZJgpK
zR=IA+{O8_0I|O<9fATS8g!pYa<oSo=>SLuj^+79HWbMMEB+qA^t2M4KJL^5sHu<M}
z;qB#TZU{f!R_diJoqI&;|1JU3HEtGKs(bD}I<ol-+oJgu%WtV}Uo5&YmaVaK(ew4L
zSxI{?sorL5s6Dij^YFgd`)!&|7V?_<+Fw4pGwavtW_{?t*1x4P`h2D9r&W;_kB*oM
z$i}lK-!lAYY-y(QWY@R0lFFTTC5=iiid=r6I_2cg+2{MxA3G=CUF=xawa$fUw=FlX
zSE#L3-w*q#O1}?IvD@TxV5Y&lxxM{u;$O6C)z57yxl~<m+;;S^%h|NuzYNc>k$<*k
zh3SWsmep#mn;*s{d9{?RNT^@+cun0ePse}p;Y^N9)3kK?9`*-?=m(~*xumqx;XPlu
zv6fWq|4E1J{ac-1@pWD`SQw$VRHW8ozJsrhdchls{I@TX9nYzLV7TIYv$R_<eD1cr
z<sa*!F5bLqoxbnxG#8!?E56MB>h^Y72Y1TW+`N(*g-T``vA*9g#4($eo}3n?a!_=^
zmN4Pde*D?$!nrdpu8@|U61ijZ&Fj<L4hpy^|9K;|@6@c`<DRTLFQ`tAT($LRXyMb!
z;)C{fu}i-CKRi2O>4fvokEK>y20qsIW#4-EdZA0rz8~4=*jDo_FPfvKsvmr!o0(P1
z-*`ID-)8w4MZZhKPR%YdVs-6$wd|y?nC>KvqI18K&rD7>NxA0PpFA~liNdoL!OzqM
zu2?2K<lJ*zs4TU;=gX(}XDSS&JZ^WNoL9pmdCPg>1n$pCc9W|m^bE>NbN`q`w>&nI
zwbPm&AU<!UVMwd`S%DYzLN;uLcV}|@me)Ai)uzWZZ(DKn&|`x~0uN_#eUgjqsZ`n#
zW|=R@mlhVBR3Wl9@!!H53i8fLsmm_L_tfhw*Gj)oyRKO3UQ_M<cnfytGKO-=g<6qH
z8bNv2>avb4$oxO0=N4-Z^MmD@n-1`@BzaAeoy2e_{Y{n8qR+-Gs&7xtwS3?8qNV8|
zlU2L$_3ytsWjwvjU--4pE0HZ$s%Kg)`@7xd<<X~6U0L-Jx@TA9PmS)1>W!Gom>qwn
z|ME@F&9;{x{Hy(?AJm(A&pnQ(;^W0-3mn&J?fjcJX=cRrb>SzU9bRU#hOhHa_%xmO
z_2ox>n;BFN>_7Bf_ekJ@t%19ya_;!gTcoDEi0w$xJyr2q@5fJU!uEVOw6@Dp^Za|$
zM$G8oE@x3D{xd$26KYa7GrMOVoyM)ys$<Q2y7QjHx5#7@g}XUrT@}&lht`KWJ>MH}
z=i<j@2lh=`vF`vIXJO*0>1jc?9`8_K@=WGEv-$|zT=m;ikJWB>Sp8(Xb}m<Qn#<%X
zDf-RDzRcGfw>@5V_{C$V(yPUVjqU%~Gi0AF%X%lOekNUhidX-!?>tF-`*&;ZcDrYN
znDq^(_MJU{=87w)tX;H*SN_Pmy+)Y|y<%m*HA0j2wPpFb@Y-H*`8xagf@fK)cdhSP
ze04^?&yEI{2=xG-jJ|K2jNDsQt!?=aZ{M1D?vtO}LcWrS%#}&UZ}E3<)lWaWXv&tO
zkAK@Viv^u@xNvTz<NL$Hw@l`&%6redzPK#>VCaDb>s@xTi}n<M4!qNT<(sAnzreYq
z!yVC~&t>x7{9I{uMXTn@cHjC?A+-yPcQ1W-GygSj>xqV6g$|s>xy!fyNv}2Zu(rP7
zu=K{_^eAnM3zr;Hv?i_AX^IRx^|fhrS6jGnyS^Ih2Mwl2uanytzE7!f`fb8-;G^NU
zKYt6CC6$VceQfxDQRWPf-J=W7pY8Q_em#kmi@CN`t5fN=T;l1!rGbH3@$aRa^BrCv
z-Z^Er^}5m-XOGTJTXtxQbMmG#{ansX_ZFUgntv>?<=Lzsk7K+nKJVZCHQOWXzQCKw
z$^lH<Uwl#crDwU}?1N@Gz4h}BS#;cqT`oNDy?%sQz!{-qzjlY64_h3!N^bMt-y;6~
zHjLN9YlE5olx`4U-oEOI-=&<2NBh-ejAS@?<C`9@kPt828fWF4WW7<|H%ebINXKNY
ziDd>$ZvD~j@SH3|ok_2LUoo0xbN_EegsZxH#nW?ftS3)S$?ajj<Z>+}JuanTg6k2k
zm|EW1N7l`GsUVibTan~bt#EBgni%Kz=uP#p6Uvr$Pdz2mW5ub&e$eWy;^}PV532K*
zeR2>i`8Qv<%HK(KgEZf)Pe1K8=gjCnt`uusve9P3&6htW?apj+vvF{r$+vYo>&|72
z>`U+bnISmuyR&jYx8kX1f3$nM%s5-Ngq>`dpJi*hq+!O>V9%My?2Gfo;__RLm8<TE
z-R0x5KQ=S%#O?WK88oCrbfgbvw%q1AzRbe^+l{VY8%|l?OqtZNehW)t$n0;2EB<X_
z_-nEIvUNoG3Aw%cmCCZdKaYmG%6Ie6*jZ+0B_{KVZ&fx|^XhE3LZ@fRF_{mq73@Fp
zPp-S2QGRNb&@bK%TmJvIU8`hPef4$Rg%<WrW-SR<K2IwUEd4F;*FuH0bzTvV>X#?G
z0_6W*N!Jm$^roXE`f6^YY?PqW`U1}@pQ04mr0!k%@QKyB@15N9M_$*pz6iIrlo!4{
z#IW$yHl~Kwtmp}Gxh@YbdDpy5Fy9$7f3uw)x9h$qo9&v;xNnZIdS)xhT=dQ6+xMy}
z{*q<yc5uH4;`w|>!OFww(5ug1Ea$sq-~M6HCoQmt&wl5dr)=SmMMH!YCry0W+x;cJ
zv+D|PW7C>7{DS|_eNqxnwmsv#<@fIca!N{Z!i}0=-??Wz30)Ytm}|<4mj;Iy^M|Ib
zdVeY`yzA6Qz1`QE=DC_1n`Nj<DLmYM;!VQ+S24orYMSQ-ELxjiZ}-xus}S3(&%Lg2
z+ujW#H;qN6O>yYHcP=|HBO`S$^UTK*KWECtifz8>vHn-pNuT9Xr|fTi$-c07QuY5m
zDOsH@UbCicSvYHTX}w87f!e~;362wzWH;)pn^5m#BfBF{)%A5COVgqNgTqfb^-`+O
z?o3hL+ZDrOXIrmU@A{{mUvJJ@XXjf}roP*_%YD)2`GP0R&i4jx$=k<$s=W38vm=#W
zMTzyt11{bWE?lPY<NMcDf>mZho3Ht}CT^Lf&}gZ7^J5Ob0N=fu&$r)SU3E2}`gFdB
z?CDvit5@uOx{xp8=$0iHTa?-7lvjT@p56J=_tgCvDV_{w%04|si=Q>>JbWzF;gw_1
z;<d+@!-KI&AmeQBQj0IMcdmT=fagl8d+!O2a(j!nHlg~*9FIOJSnVEj@zR-!?p0?6
zw#6!66F$VE>YS*>!|1w+^Ud4KoRM!P{CG1-g`MHsRsZ%AhkJxB8^5%xxS=Zi)9vqe
z|3y=)T<>k#aN+~c?xW(lPx4pxPRc*@#!yvFwA!@uU)z+ka;8sTw{1*sI38w{klg&N
zRg*1c>5V-OBCBRi5xYJkaLcYx))l%g3-~n~CVuEibXa$Yd2yfYq<uwCm3RHTQ{7sl
zv2Bs$*Z&iFef93|t1^lG75gt-<nV4^$I{Y?sg<6~)~daeh<ouxd9$l|r&aH%<z;95
zM5pH{{(Eq_Dv(=HsPN#l`z)q!EnTat+W00luY6*CTE~0NG_7x63@n+24z<1yQ)*1A
zmkfX5kUy)|a$dnVrr$fc`)@hzk=(Z9H<Rg9=D#-{dR*f8x$yXD7e#&VIa}jWrUx%7
zPqFx-u{B`Yhk8+ybg{2f%jUbMOqP@~s6Qw?gQ4|St;O=BySCH&B(Gf!R!!tODaI+T
zd?)lGL*CzgFRhg>i?uZD_^Q9SvFZ5o^xwXT^~yXGkM8Mh$``$P{DMK>%_kEbW;U?T
zuolyFn3AxWYuB4hW#;m*%^c=>E|=ddvPrD`FnwEC^4C=>XLS9F+QH`R&2m9<)1UW8
zbav*77GBSA?S5hWLt($2lzqSU$F#>fw;ok}*YMt?d)VrM+eX=)_3!Sn30CI?Fxkm(
zZ8KlYx^HUT!|>!ap_{T)YiD&b`nNYnu2DMfv`ccOot4l9d9mre{jaJ{d0y$A9(1s(
z>h8tz+5gV|&wRFX#>(0f*4u~g@XRa;n<4o0Ytg=SSMIg{Hb|Y(6eajpQnZDiVa;=u
zl*1tzWnxZ7OZq1<UD;jV;m6|0@%+xY@c2j<^OKK#a?EUeIzCO!-ciQtp*_(ge(&?9
zrcJ&+7c%aC>~pkSJgZA}nam}rC&%I&#a&lsy~z4~ZQIRVq8n$I&9pU)EWPttZNg8h
z$|ofgH}Le$mXP?b!LV%E)@UXzw^>t}dQ2Z3)%<(>gmS--?01%l_EB7BTW+5C=xoS*
zt?^J5|6a$<D>@%Uo==X~NPo3wkL2%994X5bauzLp8a8*n*aZWntl*x0zwjj{ryQ40
zjf;Jhw{d~)Vx@{%OzO-TlSB?N*K&TgEAVlArYLeF_?=Y3bI~V%A5E)WmMPzxxcl_9
zPmkSh%Km=2mMy>Zn|+)3?iY+{Yw~To&Mo?O;jUk6+&X)A%~RX2mETKljyfnVm6EBb
z?Ef@S?{}%pbB=w5EEO-?rf-jCR_8f2uPWP8UNNNJZf241+_E#Tb8huM`nU1MvfDvI
zMQh?C)_!JCJoGE=^Czd^qMH|rj#a<iws*CP&ID=0Fs9H>*~?E|{z*7hKg#}6%=hoX
z#itiCa^H2zeVxcSxqpAb4&K&%*XLM$?_I$2?8RK$&Vxs_JzFp92e6f%S+TUL^WJp9
z^f$JPUcTNo(Rkgl*HMY`Z*#4L>wRurp1+XYA^O!?L-k1+H+c?Duldc^CMkZ9CC9)z
zJdpFn*$R8-`i>VSRo9gNewi6+x6v%_yK3Gh-Y)`~>qO74F4%ToTidEzPT9BnkZ#JY
ziS>-he|if&Hx}NXujFRvkl(rC<B~nS6_Ou5sYvgUZ@VAc@gUttvDr!bRXoF+eQz7r
zZurZh&pL18=j%4N7X}_*p;Ww6@3a<Mk%;}$#5rk4H+&b~*SU7W(S4d<-yBm**c14+
z{;L6N$wS_Vvm6q;EPdk^pO$QFTJF9$%J9K$FTrbJFJDP6{UbeJr9S6Gbd3*-k*=l|
zd+$M=K<`N#GM#hMe>7{>R(|?(&f$fktc`@fpND;29G|Pc)Rm^dHC3Uxl1G1R$f~TE
zYLpjulC?lMpi8EKQ~cZhu!#F-uYOPT7W1;Qt2%5_Us<dv6qB#oDA%LTm-v0F`<<^3
ze$6-FS#u_L+M1oG+`h(@EYn^7;qR4+o|jLU?rQVe?7a7A*V+WV56Mq&aR}bJ@rhBY
z=}zNMePM$GpSCuI>x&%eF!Yl7v+PTx)C7I|`N1h!KelXG-5|B2;`u4YwpfofaZFEm
zIzM{cep<2O$iheWKXcE_6+5UYr|8PL>6dlPi#h+rj6crq|9<ky&UnSX2}j~Mik3wj
zjyWjHZ~Dtc?3|CBp*P=(@&|lB+rP!m+mI3d_u{|Kn@ji=<NY)*-IbZJU|Y-E**Ct-
zDHm&=KC{F7F00s{U1ICHt5TxET+?(@f6H^UzN&P3W3Jzr^6vY=Ql;998lp#HSvI^%
zQ#HEiezu?K;bT_&r{8oWjrm_XURoxur2XyE&&Z5rw=|e^S00<b=GWBiPt11zU&=OX
zlHbCYo~K)$a%Gz=|B*f`gxBrJ=G#w`??j|rZnN#1_Khq1*0q>>uD>@r*3MJV`25iO
zqVu}HeYtiH)w5%*HP8L}HM#zoFvCYK&%!&Og5C?%@ka$7TyCN5)hTOt@Q9)0kI=^N
zs$wf0wca;-vs+3QTD!e}r>)bVV0|~+O6t05;_Dpd4NgZHSx@oYjP#J6vo+7YzTW!Y
z?~Ffxf2U64Ojq35tzv8!8b0OauRjeEjB~?P6mKL<y|?}2ES{Sz5Bd3*#lB_juB$CQ
zedUh%#Xm3ho_Fk+y6K`RBmauUt?orOU%z@7$6ed~ZS&ucA?5$xw9Gc1=NK+^<-w6B
z9OrlU-8^!@S9=-T-Q9g3)6;mDN<B1pj!)5kB<glmv5RN+oWw6T)-Z8&8*uuW?*Ft#
z;M3yb37Ow7wLRE5`NH|HYZLeuaH;NFDV)VPQSEKJcfP_M@ePx*mqz%Vk31Kt^1OS>
z9gUl5T&4RDaKD{%Xu;MF*IUo7&v*Bm!d|pMu4zg164eDqd1{0;%EagSq@R4}#gy^=
z??wjYh4W@V^A+44U1{o|RB3!kO*GDJ-DzJfck}zEB2TlFv;8LAYu=IlsYYH*lWRii
zVa;>;W}3dsC$kpjyb8G%Hh0$kc_juu>;BEYXgGz_+9}NckdUf~OXb#o9W3vz?rCbM
zOJ9D*HN9QEz3}kwZ<8f8FUv_--+GkyBp~2UebT|@_a1t8eElrD__6x(Iu9=?jo70Z
z@}}pX?<x*o`C|W;V{Q{;{$I=NG@Fvl9%(ppRfZSe<37fW)4EK(hq9W>)*N{eTl&>I
zdaiK(k^dDIHE-1y?X+KiD89T%!|upgi-@zcb6+X1+Zdwg?OgU<<kODLZ+Bjb+Unx<
z{Wz0Q)0ag;x1OHu`mw*pps{vd&W^|1cFUc3yv$(w)dL$hL`pZxRGRJoA#$sJeZh)3
zF<IB%TD(#%e{uTW)!kkTXDX?@&R0{9GyQ%1<E}M_;=^T5Jrmom!I4(>e}>fC-pPN=
zH?fC4w~D*<I_OrOgo%R2zHec7PH$gSFhyqKYW0olV;3)ecK_0Ww;^+1tbH=?>1L~I
za>jZwlWT9J>dm~I@iF?()|8EAQ=TW~{@UucZ{s?#Xs^0*)rD`3Qa*RhJ!WyaD(()C
z?V4rc(+i~c@$X%o)qT#{!nb?Ry$_Q;yc#6k@_uZpDwYt~Jol$-1nY|np5muxoZ7x{
z$FlfM!n6K~^62hW46?INuavzItp4W5$^6^u$9<bFt4A1iNwk){)rc?HRbQOyYcp}x
z`VCE<#=B!<w;f`MsJ!=pdBx7Co<G^#Mz>ifSM3P+7`Y)%eWF%v?~(IP=|N|O{yI%t
zA*+4*+$UMPuTAX=WfBwaU)r0!o>3<I$nKmA?jIIUe&oAnn$8#f)yePMr>XsoSu4KA
zfBxRZ`R2;K4USbS_bRM;{+a9Gzc*5C4_G~KD9lRTn_bi7=&<?J)K?j<E1$+YO?>{2
zEnu&?Wbg7kZnLzl(_Wo(YkhTW8|$*WeJ|Ir^_+2wPnTc2;^Ca%55-^KY+?@Bz2D(^
zR6u>g{%12Y1a1WeueEsJBH~<QDyn7qIA!XDq{ltonzzN?3jCh_Ge3FKUv0)cKW}oL
z_}!5aY{X}NqG9E+*OScF%t_d|qS$g#+M+9W6|Qy{h^dHOzVcz>vV^Pmt!%g1OiI%}
zIWgWoI{l|s)i1x8((ij?XBk|nKkB)s%yV%{Q_kFZm6s<xF0fYnE_#SNVVZ>No(org
zf2q5c+OaB6?%Ki^%>9>-1Y9!lbQ2YxKWFo)KA)P6*InPgm>-i-+_1>YtB=cFYDTeL
zWa~<iUE60SEzZu&p7GdJ!u-i(#n%NlbC2wJI@7W{@u~pF>AJTTR-c<DZ490B(sJrT
zE6E>ia^?FzvR>^eT2c}4@vD>9#b=H`IgLdgA1eQKhx^j(XPwM}GuyYE+RHWX!6d);
ze3?RzSUG$-w>+HZAhgGdVYbYrGeV|$e>CoU*S?+1G%xb5(47ZwzULnPw%oRQ>C?G$
zSFBBBZg8Jp`}g2Pp`9<*N6PL`NY!>dQt#Y;^<>`uz<md93%@?BV_N2Or(#Xwx@SgR
zPk(OHxGqzYY&UiDgdRrjt6z9o<GijrJNodr?YjTq%G5go6VxSUWE|MqsuEuG$?&a0
zHdFDb)vTR-egRAl7Kd$GFW<Ea+_ZtmSm?0M#vqnlJ?SOarfFr0>hGJq&*J{$Z1;p<
zl?H`p7udG^O!}aZA``nUmqjDzSNMfw)_o0btUjNZ6SGViHng`qdTP=AdBThz|E7k{
z%M<LJnRVxTzj*Yz;G*Z|B`c$g3ylrhCvRkQ-YaKkRCF_SZ`eHU+pS-@s`q8QJ9B@t
z`pJ$pQ<;C95_mLaQqPnP_5oiy^gMoWO`FjD=Bi=ygN+u}#@zvCXXnc=s(vXnr$d0p
zWLx+e!wZHtFFuWn72fT9YI#oN9}mgL5hq^@9M9Oh&8=NOC}jJUze4fShc+<15qc3_
z<NcFYEZ?8~!1<cDyZa}sn548h)xh7uOknlh$(fuI5%Pyj7F}O<j_+XI%?XPq9Nu~8
zc9_loX@(vPUDBUuA3T_(<+|!rr{n4MVdBA0a{m@s|9*SA{fw=tZKQNk{&|N9HhJ?8
zr?;rxj96b`B<0xoVshouiFba^i20H-r|4W{a(SbXJrnmQma0kDzWsZ5X<om}!leBX
zY{!2$Z+Mefxz4;(;)#99L$9>^2Dilv|Ku?2IIv%+d-9`_-)+oR!4JE3E5>eqcQ|LZ
z=+v!co1SjB39z#-vi`lxc5#bvougpmXXa}kMLYtXoVd4kJL;H!Y>1rvB=YD?qaME%
zi>9q#^Ezaf@LbJRwcB>xb+igNWuvink@dA_bM_r}{8qYUMQcvi3Hf7pe;#Hm+NzN#
zH2s7A&v&)HCUZZvFy}Q*FHv3{!6SZ2<oM-g-B+JqE#^+$mA?4KOoux)5qt|atu(&2
z>{$3(S&u7=<$Dw(8hjryzdqMp{CYvd)%>h`qPfa*Km0uI#wi~&{h{WuQz8Bg_ohE^
zyxFRvd2GMS!u3v~_ukor_G)kKSNoBeX0xU(*En@E^PZ*&lY?44e3z-;lr@#R&GGX0
ze`EU#Hl@4Yul@8m!kVXgTfF6Rks6C<zVZ*;vr8KHi`#D6ApN9h|HC$ya}0vDOvjE}
zIBHy)`El3pc{wVAGuIVI8s*fOSzlcER?snFv*@~roFAOJ9`XG5>+4G<9GL%EG+}N>
z<c0Nxt7j~omo#maa&z<XSqwEtY*W8n5kB;CI@8zh%8o~;EzIKEbnof5-o@W0K5W+1
zf3!&LO^ff&(&t&GOAXG=u+ZyXuzCt>7prHKlh7P3*L|lxh(=1-T)ABIkYQ0I--HkP
z1wUCLRxN!N_$0AP?CN);q?>zXy0-Eu@r2w{KV&s?M_hKC-8+Rv2ftg+vD5m+@bZG+
z>FUNsFAU~0Y+kk{TJP7NrVUGN9iJZj?;+x_?vXdc4*$c!{+3hT=^fqF+xg?h=YXd8
z`T30EKV!Mmts^*(Io$F28_U&FzJA-GD_w663tQ9$EQoc`x|MpUOEu*s@3#})`cW4o
z&N~J&x$_ut%G7A|*uLDEwCU~)erdl-u`bWmZ&iig`d#0=<)|U=BGx+7ww0$-Z#y1~
zf8!Zlx4AfmE#Yn0`I#P<<C=~9w%&W4+xFMl=O4c_Q{u@d$Hik9pNE#!-u`rN&%&3#
zR9^(t-~2bpF_ZaQyYlN9A9$oJXHOOTX@2*x@;8=)3B_lM^5?96W0HCO&;5^`e^Tov
zh+JKr)v>+(V%g%^FMOVTZF?AVr+iz6P+V`!79nw~4zD+NzGUqC@xg1o+>vEd{$1aB
zb#}S&?sU!-n&wwd{+#sS>D%=yi+xUXyNPF}US;3to#&I9x?#elIL5FJh2*$bPIt}J
zU;C|1DV;I(NAv;?=UV?m?=$P4yGHN1uw&!uD|;6&aNbqQCC<(AF!V=&>bD3XPvwPm
z(MPB7vtD<&V1JN->9HKg3GW%PzT$7c`dhdp1zCF5T~_Sb<nGq*nfoff&QC@-Cp}iK
zjAfP2ijC8&&q(<^PV_zJn(%x_$cLq&6Vg-WnCa%->z-1dB+^t7)VE?v?Bo8INv8v@
zm_NyS`pxR>9}g#i{X2_!ll)gaKc6x8klUA6-K_f(RNwym^6b^ql(}=JXDKYs<2Bmy
z+#+<*qA-tDjoe=j#J;ynW^|5x&Z2K_b*kfQR`AKq_7(p&`N%6i`%`19n00&F1Fwt%
z=6%9@S@JgV9navCu~Ukx^_n{WSa#i`m>}KY_6POK^D13^=g3W9PdIV;Nv_O$8{Zd8
zoPO8+Sp2fQ)j&1mz;&Ob$>uSJI(yY`Zt1)s&eD7I_|2|d>2+rLcaGiK>-5?0eW#gR
z&|iZEl}2%VMGH?lZoImk&C^ngebUzsDb0@)VjeZ~O)h3n;ECE8cA5F__QHS5CO@1}
zSMosH?ClhWnXhlwMhJaxdi`g;qqVcjKbEcKJelA7ZdmdL3B1~T*<;?*#b@mjEgzMA
zigC*`m>j^R)U_mWr+C<E>4P0l`+8QJZ|p4F{6T-$ip7md8;(5W?e<z87rchSDN8fN
ztLuofWPRwi_PD%2{yVQ;d`**{*<U7d{PV-Ta??D+H|hs|ef6GcI%{$IP2Q6wyTSwg
zUaVMfRE5`nLox5_U20X@JHK)q|0Ec*T<YMq!b0tbuQsIY^S`)n+og07!Q2{!oCNc}
zlLvLL-Cf3#pnZ04lG+t>&r6qAv-@>#cy;N;r=52`B-i*~x0$D5)pw@jK~HJ)PVe?W
zQ^jw*f458APOyob#l<q&Annp+zgXox=QI7>l<gl}De3$C%wYe<(~EkKXx%X6IR7pF
z%)RDo1!oyvbBnla(VY=jC9;2tR^>*vSJJmuYOxf4+O5L2we@gbYZxErD%KM`FTTG2
z%r>>W{A{|W=~Yb$S$Bu!A)+r-6?0g>E!!pbDE~#tvZeR#^YRvSo?of@<n>2)r9T}X
zm*1G8)#RD2e(}}KkOf@-89Ecx-b$}+e(mtge(6@fkGI&*NMGNz-ADev(*Z4as~v)@
z(%sB|OSU~&`bd#0kn!>5*<W`>PN<#KH+_<RyJW_hi&h;fuP^V?xOc1lk~ov|T)wYi
zGyiXsi*>kS`Cane-?IwGSHJXsb6xO6nX=xjrgsPTeVlwoeLZvfSsNyW$Kti0&t9%s
zvgNy_ug^8n$8kZYX0iA!kX@^3*L3uG>fG?A@<fj*o^49j73_DeaqKNnj^1DFD?jD3
zhzjG=PWx|nrxZ-yBxEP@c9Q=J!(7iNO>@p3mRi_(==ODuBO0q;nr~2^=lacjDeH>#
zWjc+o)^NT$RmDBAPx-{3AIqP<*x(^H&ttWB!}99#ef+;l89(3bzjnAa_rRqi#c~b*
z)(I{<nj(H@>VZ!aJ??wRIr*`zoZs<=aV>k_I?k>MYirdKoA;h>6}NTZUmhwFtgOZ(
ztl~T~>Rg?6gP^U=mz@TWtMhy8?7pV#e=N+JDw$))sc(E`)1?iqy>B;j{IKG8`uf_W
zY=2_tu5aHxg8K^ePF%d#%gylbtWqzx!^=XCn%ON?+bSNeJFD+yz9z+MQsUM}iQ>yP
zm2HxHe=V&(Cf2}!jjyHJr{YVu^-;zCZ#SH8yXI77pZ$`m`#vYk@B6V^v0BXqIybMe
z+1|=n!&GtZ{FBwLlV=oFW;~tBt8^>yQCM;Rgm$|LTX$&3i2hwUEsE=k`*X*@eFDF3
zgio7n;-Ssd)TD6OQ_r@pF8M&z4t3Q<jw@b<aNoKz?bwl=={tjt?=|g>zx94c_|B)U
z;R1TkJTjjyayk1f@a?hxO`DBN7X}(RFmL)B$KN`&!S?OL*uV4mI9F)2*Sgvp-d`=Y
z?;z*-nQcFRE-#Sn7ByPnJk_D!vE<DE^hc)BMaTRuFuvbVy2^ga9o}hwUw@iv5xXkz
z-ez^<8+G}$4Ap@yTq_En?Qq|iG$U`Z#)J0t0cX$1$8hGlNvC&AF<+ec>5;;d_g6g=
z8x=TQlNh9|zMTK^rE%-ce_|&Km(4bR805p5s%ZPClj|YN&Rgu?UuIldIXN)MWAzr<
znw{y<A6lI<H?!x>T=%f7-Qrhl>iwo*tEFfDRn}YXYyM;r@QIPDY~y)X%LlhbBIV}=
zOm<{(xKgiw<mcqHPnto?9aS$p5PE#H?DlEr#>$xik0v@Ud*IG}&GA8JMW~Ej>rCB*
z?9dA)8~;rUU`q^*;nliOxbf1A_k|JP|1VEob-Mmb;`9rb8~fAWKfHc&+szwuqwlE%
z@VB2aO_noa+ghEm<k-cYJm~}biWWQmc=R`{t9*+>l21@p=y}ev7xSbHF5LLF^IOrf
znI7@F?92(5vRm_)2lp_4Y&+S#Pve)Es&T@#*)ci$dal=A{_$4lb;6CxdkyIk=cU{B
zN)&zT-}<3d$&^EkHT9<6w2$f8n|x(I-g{SjzB4lXT7}B9M>6ZKSG`-=!+yJI;lDXs
z8@DTk{kdWJE8tmj>S7ZvYbT*u`svKfpF%!**&REn5Vl;;AZ^hj@5O<JtLHA}-t3|>
zFH6ov@!}mN_ntTb#Ty4|x3IR?ou9z`=SAi==`zjyQ2pEutV`WPr`j_YZ2hhK^>67!
zVI!fA*;SXd9!I~u)1i9q+a0mk0M}(o`)*w*{}R))zs@p^YuiiHZA<SqtPJ&D5w)Ca
z+qXS#dV-t`xl%8-^Lg}1d%U>2Z^9|>udxO*E8qTet5jWb?9c6c7pACcEdQG&Yj!i?
zZ$(Cp(x#sLi_aQu%!K3pwr(?gx~gjf_mY!7=7OuYA9bH*C}<kP*LY#>q5F2rjcyus
zn}6TBNc?aJ*CwquGv%j!%yYdmMQnd|LcmI<`DJZ7eU^7)osW9SeeW-djCs07=Ehs5
z!%b^=>kYpB@J*63<-AbT+s8KP5m&74f=waZ%lf06msCG&i08N1yV7}QrIC^8zBw6j
zXAc^GF_^zL%=1d_uMPGMre?z3d@^M>N{s{F2g<KIvy@lqs9U4+q8HpJ=lFcOulkMk
zIScdNT|cD6V=tN=*t_wuoLkeO%{Pq|%rD*)Gj3B@rpUBHS3Q4XTda2Am$$#32d$Wr
z^H{lSVcD|Ad}GI)<(`*!PWTm`@*@8%pM=PRk9W^a&`h`H&GDT+Q^k>q^YxMt>0R<}
z7X!2_B`ojz^(~&K@V~P5_^d}|8(s$MI_Ia``aexQx>0e3cuQ`Rx3}(%Ij0RvQi>}T
z4ka#Do7ZPib2w=pXS=y*y-MOO$*J2uhqO29n!UcKv4-Qc!K6p=*O%8tEZEcIc6D|6
ziX$g4&$;apwRO(ia~3<x+}r}**tFct-IFyhb;omlqq|1gv#u9jY*Xf4KHVj#R_^gm
z-Yfg=Yo9WIW!C4y_Vdd_nGPrI!y9i-Gu-Va`{;7lOO@AU7uTAW*l35X%RgNG^5czr
zGv$@0l$`z{tUqhx`?3r7^)oz;Z{HM{es!Tmto6!gj9Nk5)7l%|MJJ|wmHpyhdd)U-
z_Oct?jrRm+E&1k_SXs{On$ozcv}cQ0>&N)O-^^}zVr^crDmm~k+HBFeTa>9FxAtU-
zRq5VemHXO??y4lby_oE^c5Cf=wL81FnT34n(>;}V<#Te;taT!ZJ$BuUiwsVrTn!b;
z?91p2_}9LtLtnt{_!Zx$4|_K3ezaZU?}14lZEerqZtwl0%_=oTUQTop)5Om8s&e7^
z*TtfArj&WGuekRqGkU=zxp$9#d=70++$(LtEZ?(O=6T43FU{GOIvNJ4>$TQ$2mKRc
zZ=alWcEeijIbnu;(@vyXn_kfQa^U?<spHf8&t=bZ)tz`~E?dW2xf=6HnN`Pbh@MOO
z<uh6HU&*QKKbxk$IL+hMVAp#(FlyRs+i9W?&UuHO>nwBezPA3Gv;wP@k$cUBZF)^J
z);XWq=<&kHGBeXQ<>n!~1^XYc&siq$z|Q67gqgn^mpA$C3=-GO%qnv;Xf%0RDfC#?
z?#JqsTfeK6rQ|b~{tteA<>a@IQd>`pgwIbp+<I|er>9UrhIMX^`QE+f%w)TbK7Q5|
zpYmZL*Kf%M|L+>9JjrKStC_y1BfNh}^h((U3}X7yzm0DPB=1dF^U*>5#yX`!3;E;;
zN4MTwWvrrGpI3P4aHmFv?`>Dlx~_y{yZSdCdY-Fomb|h<jz28x=^f?YGAk-_TbD1M
zt|9;L!PfYvhi)(Wygrdvg~$5tCv6_jJKdk&E<0$>&8)Id>+M;8mOED;9TaLXTIe?K
zYR7TUg`Zcx(OAQ=r{&HDohyI-y${>;FFKg#(_4;;ug4>|bg^4-T;fdB_;BW<!5W)q
zZ$du>UE-_#kf3YxTKVqRD6Rv#4j1bklj6>`oGbOpn#Qf2XmHQm-{<7Tjc=>V)4FCA
z{{6J@`H!s~(Y8l8mh_x%E|`C9t~GnBnctSHtg}R~$bUNE`R4G)HPghSm-BU*hjA%p
zPSWXoq$h5>^>W+f-qk)wOClnQkH|(k3*3%eal)GSnZd89>&F<cB^k%<ZMAJ$n0Bb=
zo7W3F!CT({Z*%+=RFl7Rq0H&^l>Y)rAKe4XYfP8N>w0Ztm3$Gkj(Lvna_K_~J#Q8^
zO1<0B7`-NY>PwcKSwHK}w0<kvnQ-RA^QoDJEsCENoXV#iT0Ud1(!m${ch_-<Iv#&E
zbCJXJiHr3%RwnxN$g;lRh+oCI)2q)%_Uld+gQNW(68nlYIV%>w(%@(KF=L*Kk%EC7
zci7n@OEmx8ys^D6QEY+bb>sOx%dNkaoeuNd@;B+}%T}jlhke>Q7k6kWOKyEvV{<Y8
zq*%M*<3@L0?Ps4{mwqzh`u8iiIf&gTEoAoHMdxik^gq(f_u2H`@sRjqrIj`u)2FFS
zm93w>SX#*RDM!PdUQ_WGS5L9(%geTF^QU|`!6mlx#lNgS5}q$aCe4_ab#KPr<%)AV
zO?gGCo+V9~R#2@{Ui)JIHD|e=ll(?5t@aBy{!M&wjQLi~-Q`=iJeE`NzR7Y~XWiGD
z1LDk?7grYM9zC$=-}|jX-}cvWet&oR<EA)<w(|2^E@?b+a^zpLG;#4BjrxbP^&G2n
zR((6!nwa0$*I{^(C9t<X-*-V;$HgS~-IsqkvlrWEt(cggGylK`iDyCS^%A!>T;zye
zdBtGg|4i}XpEFt`GL=n(ekE=Ep;ol`H0vv|q$Jk+Z>{#P-~WGUquQjfLia<F)3zw_
zMclUjf5Y7B_@?<GcmHq5u%EfvMl<A&VeHR`A|lljx>swJ*9ttIvTpT*H9NDpWy20|
zxOUX%G8aj&vp<s)c2RHDCxvIN;XG}Z)_tA5OSj8mN&2l%TH@u)MSh>W#d78Q%}~}~
z6Av#BG0!c19Kg)-Y)4qrg;OaH-)>Yru{ZKS-9Zk0snk`fKg|y_Ts%ALmAFD|-(^MK
z3L$};YDvF6?SGkz1=L>7Jic#gHXG;jJKx;oouXd;=-Kq0{p{jBLO#(f|1(ZHIrv+r
zTNb+4HNW)Wmbk=rV(s0SnIC^=9T$5X*5U9Yq-+;&uv^8|>Zw}hvIoPbt}tRPs_T!r
z)R$fRdtFof$;sE7KMONGoIT@Rs^HNTjP5H^ulDivOskU+&uUJeGB<Ct%~ciNjJ%Cq
zch}e&6<#i$a<z2dO4;|O*=G_SyI#yZcTX)&+?v}mxBuQ@HMto-zFhv3FSsey$0;pr
zf$Nvw-;Hda7jc(t{IWjtp^eyA{uqsuhbrH`5wk7n-)cFz-{RV1w$0g3r^-~iSGv1R
ztrdS|9IoBf=_s_~^fcewTra9?0(VMFnelOc&ejyV{iZ!mUHHt|Ne_&<O+DLRYiduF
zd1@bhk~3WI+m65No0czGHff%=;?m6l5%<@y7``xAJ8y~1?gMeVJ662>EwrWoorb{L
zfb!qT7ZcabXy-c>T{4?zZR5`sukUkoiRilu-&)SP?ewk(eWford3MNO)RWy;aWM1i
zBll&BiQS*Fe*Y7?v%B#dpNv|;PK)Cblef)s-TgJ!{P?Pawx{pTuhCk%!Fu!kQjKfU
z{-?xd>s;!s%@WK#xz%fJbbxy8+nbqv;@xHjC#vi-{kTr`#QvGh_&-WQ@<qa-gjY6~
z`bDPltbTRq@^)_%uOGoi>gR*K4hz5EBhq>(eLvHwCGY+hGJf~m_pPtc+UD?5j^sHr
z_AU2ZJ9omd9FD--tJdjXV{v?%Qm7?!AzZ1$VavzasmCveGtZkjX(z|LuL4qU^}S^o
z7l_^4f8zYHqK=x^-GPo%n)jxzvpaXd^S(#7?;>@z-^WT54hSkvo}6=@L5z(zz_8w~
zeC6G)A0-L73Uki)=O}Go{r#-VPED`rg|Styo5dW%CU*DiKNo#&p^>7cdQ(eh{;YSZ
zZ!!eLuRo32;<)XwjsMnvy6Fd<w@x_5_*6w}w$ZcJ<;T8S)~qk@{OIQp)~{Hxdxx6x
zo*8G(u6wnWqtE<Vo`~IChxk)_J6on*nK)CXNg?#Z{j^tX8(m*a+56t`R%XN5?$ZzM
zb1Z5Lic!wWyCpc0rB<suy^o>rZK%|0u0`+s>NZ^c>N3eJchVEN^b4;Zy{oXZ&X0<d
ztzEuUSno`u{F9S56DAg%KL3<Ur^b59;fsCV?5Zx^g$dtY*#sv){bukfbC;im&ekJ0
zrGmc;a0&_jpXtWPJ5}OvyvNs#HhaE&ZhiJM>tVdf<Sh{$QERSGe!1cKxeXpyXYpSQ
zunPYX?sC@3uY8%BV(T-ei)xz^W9C2gb*O&Te(h*dpGz_S-%mHcv}JsjlV))=vf91z
zPPE~F2iYm6ml@(U_x|7VIdRG~o)Y%P#B~=VUmjZAbhKi*@(XvZ)sg&lQTaE|S3MRE
zJE|=EQSYube}cm=y9K&FlP5`^m}X$U*jrJxXHWI<XU~@Mh%$e+eDHF|i_fmxLjt&!
z^Bn%X5m}Kvjq%;}jD>Db^MaM#mt1F<(;&xEd-^@IvbHqCs<-temt$YMgnN8;JS|^Z
zaYIK|s%F{T&@ju8jW!i+d{Y@8)y;@mUcldVYx(m9*SjZ~cN}r&&9^f=?EK$ia?xI!
ziHyhp>4ZBnf6+5^dg>j)(|va36`5?uFHb@~U;J}UXJg656%&oxLbzDpa((pt`GI@W
zrsFFMeWRO8#kv9+!fxz&|M~3c89}y!s?Y7hPhVJW<80;Mz3(scgSp2QE3$P@UY&k;
z-<?_`)=8e%^ZLS$FY)<tv+AAg8|UnMtz0Zujwgp3y-F(QimVi={Pl5?$ZU=BsDsmU
z{ruUEEnKtafH$8*%7??7^X^%$jW{vG!8ONJy&)k~S+Zqw!9(qLJAco8r+RWfOZu)m
z*{39u0u&F||5MaC_~a6AQg~fJ^_S&oFJH>)d=hf8{ZxPRjP4@sn~z$~d!IA^^Eg(4
zE6Xo!w&T`=pX<LL%dd&5GplmAd+pK5i2f7}`IuKzjk4;myRCUSNqcD}Gwaf2l>y@G
zW*_W`yY!ODZ13B!d@IF@XTpxUp4s-UvjQDcU-x+LRas}L*y6Y?spyp3+B-@mQLBu%
zJ^5dnWXgZ?Lv`KCb(Wo(OG~`M<*e(&(^(RVpBsLAD;JfRmh^wG^Ofuw%UhOyJSxs{
z$p6KXPfbp{QYY2#uwA^XVf|T$YS+tUFP{qi)jK}zz>PG0k4a7(S8na{H7@Tg;EOQ%
z&C2r1cf*URcKc>~UrwI-q*TE3xUr_nRfokLr*FkZh~!TG^6iMbXOWWMf+yA)_gqDJ
z-?pc6lz1=Uto;0D?tJy032Gg>v#y04K0Iy01D{at%3lUb8@{MTy0Ez>C`{PMq{#Qw
z_5Pu@>5FII`*FH^|1I5{S6k}$E~_+_wy_fASs=aow&rISv2*u4F11)`cdy`$%iy&4
zYH!bFIX$88)0|^BIJRyz+r+r^!o_d5YxgyMC`@#_;2pd6^CkYnKRkbIO=n>;6I0ZA
za76OD?kNVj6RTY>ToeDqbH+M<?LAh(kJ^0?bJm#6F4@aI<JFWEl6L!ywOEt7zN^dC
zZ%_WSq44dQ{R@}3+D_SXck<M}?<chcY<U@<u^Jfv3Akx-Y)M0J_?tgLPI7kpU3Vuo
zeYTwOe&t=Q4_nG^{WX8a81=~1YT_bChS$bF5|-(&y7bMy?$pkR1LseNp1!Lp8a?%m
zUiCA1ZHa)nvyU(M72|7^FCdb<G{gGbY1R|6{#FUTN3QcqC09=FbWOM2t-RRfa?zc2
zEQQ|;U#QJ|e{>zs`StvLSM<*;+E7^hV7YF`?3{#L>&?nb3@Vu>E&p=LbZ)JJtb1J8
zRPLK|^SU0-vSw1@{rd6c`8lSX#eW~Y*PQg@&C~W(ho(-H^K#^KDt%zkta$KIDznat
zr-Dn@*ZJhHyt%q&L;67t1&%q|N?Kb_@riHo^^qyxy2i&Xdryd>_MKR#XKpH?`#yHg
z6gV=&Ir30Zz@ZnyE)v@oO#FM%iHlEoju5-}jO&+H+q|vptN#@4!}nEhQq+d$_Ngz}
zH(gMy?X%zNdFEU}=^M?>;u9-(NcsGCJ@&*Q{}9)@+4J2u{+<#Zx9<MFC5J9t`6g{3
zuyT#pu{mq^s$b18>~jBq&y;=J+Sk2*KTq8FFo*G9=bi@hd*^SO=X=eF-6?)+O?vKY
zsUVZo&y&NhiXD0{+vt(kab`zdv8CF_WfcxP415cXUX>i!`7b<{k9AV`imSgZeKtk&
zo3gTV*U35e?wV8>&l-KI`<CnU^Lu+{*L$ooyAw9+pXc>uf1+5<Jlc^SI)n3wu-C^T
z5y^^00v|aiZQNri^;B!Z%=v8FU+IN=pQ!skA@#?;GW!OGNviwb&42MBbYqnB<3saH
zH?H5`mfhdg{pxJEyN3Vyl6O8AYAV7lN;iv^7Rv05W6Lm6NnG7p{qnV`*j|^z@7OlR
zEeSt+<H75u*tFkzDvK9h=4!qBSL^rN0~f8Tc1x&c`Yl&7HK}#qa&i{?k*it<zdhM^
z>bch&e=(o6^PAQj_PCX?*h3{l&^U0p*!Q{DCDI}<U8+^yktuDjmYcgU^7!-_o0sK;
z=aziA^XQzh9rx?KzPA>$U!LI|@jbjQy6}MT{={Q;FK_ac*DxOW`blhl>&jJ|L!Uc`
zocuh&<}mXNi|NOIDQ`(pna%9~GnL_1m)gCYJIkMbDY}!@{WpIld;Fwbek(;kb+s@3
zW$1S-d#}ARf1(uUF}+PGsW16i7w@Z>{q?g~)G~(a-&^XfE-$=Z9=ZO6nDd9-H<y$d
zJwATYe$%B}(q9hlZrS<t^M23SDaS8dIk~UOtxj^%wVhEfr!|MmueRH}<Iua>9lO6q
zo!=I>us!>O=dq`6ir(iuFx@`)<BhuF{^N)4vV7Ou<!A6CZ>8J$C(HK5CBIsy-R<(D
zttG=vBK);jn8}%&Kku?7i|ut1G@R*{A%AcmL$PaQ<_~R#*MIi#*t$*;*1mUT{X3bD
zdsG^hNi1zm>dkpHi{H}cyTCMsm)=q`i`9aj^S?f_!jADr$cFmx30$-P9!NdkP?GIr
z`l(3%s&I<Z7mrgVhc%Xn?1<_JJpb|3$~}+xSIs!eSiQ3A8CUi^tu=M6vlq)cZ+n}*
zW6|a5qVc(Nn}1A|d)^ii?)?0N*|#%aH~+kytzN}{DaT=_(D%r#tJR)dYcyT_tMSsq
zs=j5di(YxI{LLABc*>!3;>`2qzTJzf+38YPuOK~lyY2A_cV^q1e3jfX<>>+EoChb*
zI5u4>_w@BDR!N?kxN^(RA8(t)`Q*<}?@pfb<qhwS&ad9(rphrNRc4;lG_7$kGHJ7@
zy5;%R{4vM7&gwoBr!y9v{(*rWU+&wUQBRco<MJWC#?|cL(nTvDT-g|TZyrPSLTjU2
zvfI|md;H1IJ##rzrEE&duCQxbi9$F3<ylIEYCSsmYxcBcQ<LkrMVuz&I5%@OPrm=~
zC%ZDwp$N0}X*~5Tznj%V`piT-w|n$+$MB>*xqfo#r#?lg!~YjnPqWRhsyiuoS&g&T
z{LcDnoz~YW?k%q;ha8Ifu<_*dD(>GKH}3YZ-}>s4<HGxl^Y6`mKUb2?K-T<z$nS9J
zeD9WNfl2J2<}NpQt{rbFK6~~m!3FM`_x(k8pHWRHNO^Yf*_E0I%YNSnbM#ECPxoKj
zcxAF*>MpVQs_CcShb~pPuddK3EPr^))KkJS)&*N+C(3k5?2Y%n)jzeCVHvNxTcm+X
z<Ih80-zv|qU3dQd{T?GtJrlb=FL@1z+^w%pTv(@fg27QwOLG!W*};pR|DHEEY-D?9
zdnWyuOqkn8KDQSMEQR)#b3OVKic)?|sfhVvYUJY}lX6AoFK@J0#fx1h%3nWydAaTW
z!kzV-@{5}I4VEj*7~EUrbs#;1EoXbs*@E3EcOF;mk6O3o%QCzC4u*e8A8I=GO7~tV
zjq=xddm{h#skQoh|K0K_Vyc)qt@g>j>FX{$aBkj~VZrn3$j8sU8_yh;j0O#9@$C$2
zb6EQ^L-w_;yM&$Cevt$*XZ<fvt3vMnnSV>mXk)iw%MGUOZj9MR6ZCx-A3YrQyK~#3
zXGuQaY()+<+&`URlT+#3_i62wn;%Luj9$Mx70qLxW8&p|wo<de>HThpO<VWsnsPl`
zSDBjfb%%}0lb$82<=1aECx1x{`)VBV@^I<B^z*tik~xKcF8(7_^ie;^x^&lz4cz|k
z7CNeb*Ws#}(Z%~OV$W8e`Dg2IH1B-Me^@rm(#5*j;G0=_BctBl#}~huKlo$0H7?c0
z)&9-B87b=~obYA-(fWGos`gV^;mmWlJecYg@A)n^soc)2Ibass^5pF%b4B(PbZ(mU
zrzCA%<*|QPE|$sNwu#~^ip=(}_^^G)6R%TeG%v`mzThpq%lyxCk@+(W@6Eb%d|I30
zPWFc@jC9W|FEjF-y*S;8P4cL);gq{pjAuXH>a=pnU4JhBK;Gl69Q}2BO5Xp;HhCT!
z_14br`R4^2U8UIjgf9P@$X{S6zT=Wxwo~ByCAmSlb^a2I-FTSOZBnu_ruEk*3EUTx
z;{5RHT<Y$y-K!^?yXscVx8j<defb9C(svuw6#rG<ONb5QY%}Eac5FTRv0ouVB=*<o
zw&E+_3(qetd3SS-l)@FIe`{VJ&=%3U8T+)x@Gkq_-n}~lLJq3Wj@WZlRO9{Yt9Ki`
zHF-lNQ=SXniGL7d5f^^%cFN&rjha#)Y!@5%)Nd{gc-(#It`yI&a`^`@i}Y0T-KzSZ
zC_lP9;bN5Nr`?l6o+eGV-u!;e6s{?sPZ}N1ijsM-Bxv?(CHbY>bo}mUOzS!_t>D(n
zRc?I8-!EKy=GkJs_mLsS-r~z7bJhf!@5yVjQaHZ;^eTx!zl-|!m!C|^eg9>%+o{Z3
zGPU)b9Kz|Jm|o9Ydx6U`P3*|keh&M`t3B?nKNwtbd1`57w`-p{r}mn*?DV*!`UyXe
zoP4Klzh);Bcf-y0KkA1YT<+zTuV4;%aY(E8;^QdkU0l_F-tBz#>it2^D{dtlA5Qr_
zyGl2&kwJ0W6`gHD%1^pIT?N%&UCEl)%qjhRlZ&LtH{<DTbB@)VHw<63BWn7|)T0^)
zJJ0<UeJ<eKrJ47GW37Nkgu}NhJqskvrU$z;HeFNXwr|)f6|k5+epv<gy~X-h+-4L^
zx%b?Hz4*_ce_PL=TXd}0@py!O)w>%xa~mGTRv$At_4(hGFKaGY&edN3tH@wsnadSf
zy(JGbOXmJ+JrrJ5R%G&S+Hn;*%j0avvv;&5Uno18<(U_m<Ph`weC;Yhclk!GM57kl
z0+-$DGnKU+C57(Gt>WzB3%a^#`&{+qfiejv-QFHqCEFQaV0KV6qsaY!62s(Aea5j@
z<0Fqf+>~5+*F)&V6LZ&#=KYhZn!VCeSjDsM@z2^>tX#06_=mybEp`0GzgEud-j}Op
zy6vI)rdS3h4u8H#$xELs(#wvod-21E?;4+$_LrI7N4TEf?qIlmqscsWXG>;PukXs+
zW@Z0O9opimIK&Su3DJ8oY1@>uo_q@eJ^z`CJ$|FKaQ1HjOO>yki(Ri|&bpiPVE>!%
z*1sZG@Lkxyh-2>V9r2aj3(sAcV>37L@r(3DG2v~?g|E)kX|23m;uxhXcIv{(xoVH+
zavL1i`4%6TBmJhzGfHw*{(|l1_arx;TEo1f?u?9Umtd6m`g_IyFBYzyC?~qnk8}G%
zx!v!om#nyHIe(R>kInq3Pp$=8Hd-0|>lX`I-p;!3(<Suj<TA6;shlU@vK^Ta!S#Q(
zq`soUAD5bsHAOiuRyMZ0I=rc7xzMKL#buml#U(eVKR<i^!q<?cTwGrctU3MQ|M}dc
zEPeZDSx<8g6|FK^qb#)I!>;9q%^r6mrRQ$+T^qUZ`~H==>u;#%R78B3a#nSA^jq7I
zZF<J9l9n8In7(Lv{hxZqsL~tkPB;JGox}C#;nv1ePsE=J)Cf&ISl)eIC)w>_iA+?;
ztz!l`Wi{@<u4y-$1|IH}_f9(AS<&&_;f<E%M%Axtw5odUOU=6w7&$|Hk>}Y8?w{GQ
zJU+*_=|;I!9c<iccHqMkPj~%|ZP%BTrul5HFlyU9t3m(3m%`H@leg`-_FF`aN!rxZ
zQY?Z+=$i7?^w0wjcb=HO=8?S1{w90-joa1s{m80R+V{zH_w;S0?!VXOPS)~@b$M$Q
zp4`-F{b=SEp9-$Ur?lE5{;4TsZ#{3ga^|DXy(Nn#PvOz;RaSmfb6Dh9b=syIUv*Xp
zMRRTD*UL-av8p+dYu%Z1=l8@E8HI=M<q2wKdn|Wt#j!`vn6G(@seGBY=;6t~x76f~
zzn=d0CCBltal5+d-5KFUt7mOk{yAhq>EEAcR%zWiyZxH<j76>UFS(^G-?U6+v#eya
z(TsQE4>>Pwk-6~crhezKU#FJD*;dHzOL!KZ(CB);^BvpoXEM*E)mA3wEnT<S@JFcr
z3W)`2t5#@8WtBCW7@b(P_|@;HI;s@~c1fQ<X5D`HHulTm_I=%94z*<*6*HI~FRdzM
zv-RV9@a^~fN?DH!um0^=D&w*3`}8^O3n#WbV(+cl9KCt6*WEjc?-{S|-*xQC+Hdcq
z3N@#i82viZ$z-~=X@AwU&<9NY%MY>!6?Yrt-99r(;Yj>5b*{w$d&4JgoxN5q>g_Sp
zWrp*5bkBI6sh)W|{;6uzy8Bz~AM4mz8}czKZ`T%36-wsR{K8+h^_+?QIm^eoYj-g&
zRDa_!VfmXjEA51)tNaU!U%MSC^0AY(&)pI$+WFw-UW<7l>CS~=>@)t!{&}{_;(7Y|
zFa2g~q=J>5O1)%Wtjt{)k&s+nEARG6f<v8IakqD1iplRXUiZj!?ay-hC7%r<u0QGC
zkhk{Xwk1W!jwel+lU#3OV{&;f0|P_$F$r&8nM)Z{AFturuu^9I<>2@Ke*SmfUl5Sm
zHhtf=btjMH1U<Nay!LQlxFN$@ll2-m7fuiPS9Z+yr0<TV(^I!c_kXY1lRtNr8qe8N
z%u|>@irT(z%Uxl2!Su#_m+3O@b6el~Up3s$Yoobd;vajhXG+$#pRH%LGdCm%GOsRM
zdC&QV-PIJEy>;K*R=RF`Y3!MKjq%8${O)bhKiA0YFFP!}v~7}U`_CBZ4f)DJT~#u_
zr@S-m)VyYO%+X)Q^N{EiIX}_D^<|%37;G=At*d&xQN=#}CBu!CLUA9y8G2@O|Lk72
z)ko;5y^8g^&fV9Zu6*-5#9^z%oEJO0+D?Dt?Z|Z&^}20&cVT3@#+mv*9Kll4SD)+s
zQoOPyCa9xF@n`9@Y$MmL7yEN3RAw>$vd@&s%KyYDa^j9U%Zs=#m4OOIcb0HhdpbK*
zJ_|1Nmw9Tr<GJEpqrjJDK}CV_(tZy13h5vJOD^)d^FLHB{>0l~SK3m~CGC}&bX#0D
ziLsC8&)-_rAP<*w&f%L+y~%pFR9)=MFMX~J%e3P+FoZLt$%!Ax30PcR(eu_gX)4#1
zT@BYYoiy6#moHJ?e$eNKj*m@tUfzA}?2pcT(#J0zv$$}4^;>zlcmMWOmu9Io<%%Cn
z4DUR=Z@2OL?DOW*i@*6a96WZ6brqYAKbzo#W7-q>zpA=sA3t9Def=DVjo+^@UE@98
z9hqn1+!43pPk_H{N)&rXz>knEyeifn^Kun`yo#MQL1f3}Lm^T{Pqw}(Tlw`+alEUa
zU3K9{i$%*9sQgO$rg8kTK<b|B4?myoU!1)#KXpbAbJxYYimYFx--hTNZCrfskf9E9
zUHG!K8zTB<Y~OXp*etzi@AN}6Ju44de%RdY=jZ)%-Ptdqj1eWXB#Li~&8p(FuX;A!
zVOL3`E8p#BbBg!<+EWm2Fza8g-M&nhbN43NYVQn<|D%|y)@GOC>#*+LiB<1k301ck
zp5H&^%B0(VA0}`+edSu|m?O9Oc-szD`R^N?LVr|#mQsKFIoK)Y`MLWZeJkCaR9=Vn
zZ{9Gk(e{G=uc>WsEl&p)&a-wt!x_M%E3Kp(8vI4vVdI`e$qy{r4-IwrE;Y+;*zvvM
z(sY9_nvX(R7kGJS#n`>P=J!4MET2OskF;)yurc%c!g`jK(=Yb$_RF8VoBZhV-emSz
z?=z97K1M7(n`rjnd-1WHNfTUK1#PE^|2KN@YVn#dcQ5h#L1(v0eL8jPS>ep1Hc2zL
z`pbvut*J5W;W_l(X4RqnraDUk>g1R4Y1s%0CtPHZKHj?e{51*DY2LX^(>FN?|DWTj
zyi~}vZ1LecDS27eacuvt%nU5CDR`<~b3f}Gx7w8J@0lxuvW~XSSa)fg*Ee1TP4-QF
zRoB~PdY`QB{ZMA*V4WMh+jMpKaw(CXFRDxCIVT<K^7&(Mex|w0=cnh66z(+Lz0L6#
z=ar*ZVhz8>O!}9&L&xck?QC_vuhx$1oSap~@2M5)bvAp=cp!9nf6E3=3!#?CS#z82
z@M+067QML;?tkL(p{np(PtF}>(k$DvTxDTPmhVf|Nyonjgdbr&zIh|xT^H6$;kG#q
zGwYZ9Q=A)}z2)l$b&J}ME6%^1&Je$@?%nmdd(N9FKjU1_nG*Bv!580v;^f4)HOvJu
zhj!fV)ZS`#?zyqQtCiM6wr|ocEbn7CI;;MvT4z?(rC7Y|WY)V2Q$kJO@!HwVU@3ZC
zp_;-bxTKa-eP%#Tpym7iD^rfXzw-Eoy0Un-o3GRs1`~@&yE9RFFA{I<NeJcVdTx1k
za)fT%*WKM4s(Y6`6F5;KmS8F%eJ9rX(XI<clXjY|+E(@IU8L}lWkKKk{WfRLUfKWO
z$0Fr)h=-s1yG5K|E$hElNHC?g>~Br8;qbWeXjj(DKo;gn?#fRm2XX}DNL>(+c%aYu
zY=z>XF4q40%kso;Pb!=|$@;j+X5&2%Hr!v9>@<G~YmRAo*^;BZ52jl$wSBn9l;^kg
z7m0d_$4ig#zG1#=y?4n>9@ZPl7dm~{E<XKq-rJY%rzb@ye=B2}_}un+-}PfJTR9fb
z`266%+HuYN?kS>fPfIR+=b5x@;@ZEWrZ3jrJlp(d_M2<JDw9||@?K>qtth@9cJU%d
zU&g7$)0=;J3NBk<a*<19H_Ok6>x&kq{d^MH`flgTvYePZ2bSbLefdo%^X<=heD%kF
z#%dKCN?*J7thF{d=UCF>o30jp^#|i*E_N|iM~i+HP2A==^YQDZ+O^+SUNq&Xbg@36
zJL7r7j#q2SZwgl(isacK*<4qkBl%#(vONbi7;o`&TK9HHoh=N%`LQ=kC)`>`F{Sl(
zqSWDuE8BM+t=bSYS!jw0ORsJHf3Hi24>e~Uba8H02)i-6)9cKn-IxCClRfvx?ajGd
zrgIxE#1&o<KilwVGT&C|H6b^(r~TG>@$_W=J~_d;E1bVtAJcetD^>O7wzFs21j>5n
zt5^GLPJX;(O~*WiEi<$%vKa*J-AtCRwY{;@;#1;3vwzM~t`FpTH2$<ZuiQO}H*<w4
z$8+DKfiq<@HZ3+~JAPx$PRj`XSl7qzc?1O(YG((Yl6|mfGxz$}U2j)fwN36|Y<io#
z+tR7(=-TgdE(j|5H+3E`kbJoFTIbb?918xSN1kLb*53?zprLv8*T$9yE%nO#pHx`R
zdi`|Y<n*OUQdZTnvL~waa%a3|&xw>0zAm=(v+mWjg;SDmZEjt+fidt`_3`+ncPFmc
zl-AK(_m^c!sm#Uo-*zht*(DoJi<LT57MOV_sPwGJ``=*>5s6OBqQ{#{mmIb}_u->e
z#)^R0N7Zpp{)($@+|zWmnBTlMcy;Y|!3Dd^Xa6hkKkT4;Hzk$h>f}lmNB+4Y%hlYQ
z6U`+ym&~Yc&7Z2naZtge;PCGQw>_4a-0$OT&NuG5T)ev}`XEzk;DcwmpC_oZF`l(O
zn)$$&!{hHQ8JB6#JfCP?G~V`=xm7<(vB`19E-8hTo3)NaM-@HwJu@?;?^n;cPQG8q
z-QK)0mAJ|`+sMsk(ya$>(VIVSy5q%vq47kXkPV~k{FNtTRn+aXc9-{GV8~g>x^!lE
z@QRDmcExV;dM2QJ%O+Rlw~6qR#HCixe{Af2rCQN)H)Zy+%TE%;FNm$uyxtNzQ&BNP
zl-t|N{(bMVT93`s6{^pyy7DXU4D)%NSjV>vjIEEg=AYL-DDNqv{>ixM?#t;1=SEIq
z`Qw(6bV^ZBd*dBd{hG^$kFM1{mwlTX_vz~UtLLu0je7s_iLlUHvEay>{tVl93mch!
zXVlNPYv0GT&DiEXUwV7JpKp@?o}gZ-YnN^`uv}*;Suy$MKHZ<Mqzpc<yRq(f!Zg0t
zJ=bp@U!l&lO=(V^sIkzA)4zJT$|uzO_vY|Cy2ic1c+LeE#p893Za>|BNFO@nP`vBB
zG}GH1c0x;LJlmM9)YkLovg5rF(~jxI%hs1H{TyGg_s+bh)eDQ3X(wJ>=zX(t^0Oy_
zEo-B@CF`qfLVXwlR`27k<CLAD|Fg@MZ*`Hy*BWc?wBH+=4)zJJ_}Hghqks8wn&#Vf
zuREMImQ(Ae9_pNMTv2hIUd(?B=GM=<duvLTF+R^Y&?9ri>BIcx?AvA+yz>zLziU-f
zzQ2==<bT}^orWb}W%aMwinFqm#^!FDRLIHpPhysO-tJ33=k?nKWf=N>h!mbPeHu%0
zH>)pmZtRzZxy~JHJtpdZeS4w)h@a2g^Ib(#4Vig<Y;rywEvovG=an5_<;OFtPVP(F
zV7OQCfy1@l87F=)9_~t$b9eUN5t%Z}s6_wKea8z+>n_&lelc!-_K~gef&Sn5>h<mA
zXYLBS`<e!{x9Qb>kn%F=HQf14@Xo*D=g%DWr_0=8jCYvN|6xbZ{?+?Gud6(N{?wvP
zeF-0bth%MHZn-<|a){s3Bl1(_#PyzrFFVDyptt?+2dCSb4wHUKD777yUD7f^&GO#1
zgdNv7tj;uQJAD29DZ9UH`;7VQ|9S-X$y`4(J81s>HX%RRtayu}Lw0|3X3MJ7p6fli
zh2yGBM@-h|t{IKxudDMf9<|<Pn)&eKIm^7QI*T<OH~+rze?7m}w*_Cb)V{hfYoB8b
z{}Nn#<-hiFf01TBWv3?>?(?@eDsvxnW?vRCsbkjC6puUM%rzCAopxt+w;M2eoMmr#
zJ2S20$R?Fm9{oKxqBv?CdqY00sVbiJU!7BV@;;51I=h;#EB0)NNV{(JttaBn<jwNe
zlcuaS{F(7nb&2q^6?-0SiJLTE-Y!dE>F?j~dt8c*HoQ=O&+GN>q1BQHPp|AYDt`Dh
z<7SnvNo3xRsV5>&1~|Rkmb~q((M_M=BJp#9Q$LhlonC5M`04qwb%k~-PBW{C?f8<z
zy7pqN(jwQmlST*1!!E6SviIG_m?OJo+czwDZ~gxiyB+J}(8{z!e92-Lc6{mQ{2xA}
zX?LyC=G^4{TW&sE{r%(NbFcnbwSLiwy8P|Io4ZbdZ$de1Rvy%G4v1Q^S^a;L!sP#P
zJW6)T9L~yimrwhq8m%+yS}WT3FmtAO>(cL{>g<YhPlQXRefMb6xp{1(f%K_U{Ut30
z4_5{Vx`Y*9{dT2<gLiS_iPMwAG)_E8Tq5y~Ny03&`Jvzj@u+Fp*ZwcH)H=LM!+!E(
z?=O9aXB_|7_QWIe6;J(^H@|l&O)5Rmld<krchs(@$G0+B?X=x!!I>zW;`f?AplQZ`
zneT6}3OnA@)U;-jaT3qJW%~buU)|-IOf!uH6I^=#ytaM2Mt#!F6B`N&wxw-OeSXwo
zQ$xR&%zTIK|5v^J%XIJ5thp*?%4)3wg`BL*OP%~Y-O~%@Jv|?KzYfx`T({^!a%ieR
z)yu!L_jpc8nqWCKb@2@DYr>zON4d?G(2iMEW3KF9!QslSqt1Gv*Ufe6#q-a-vSW;G
zQ>?zO`TcM$Q_<WWjTvhHoK^`eb?m$^R`5UfQp)D?f(KVVHvLiDrT0osVlHb_>lX{v
z#A&ks9ChYgX1^6yH}%!MFrTU4!~>+BCF<H=Utw4Ogn9D0M%J>6O-xJ=B#tofO)t%T
zv$yV)rP<Z^cd=VloW*CpTvOWodcRfVincwXoAdt8t-GOIQ$0QNKw-PE_<?u+GF`rE
zEx86MzK*l>lKd6~sWTm&7iwhL>-KPONB*Sy+ClHwckTcE=EId^t1G;|&x%aQk@LB1
z`}pZk{)MM}|Fz_8IJY6nY*&%;k_Fag6E^-ylsj~4>2c|V(!z5+p^<`CN?TW%+G}4w
zrnS~}(#GIR_9BnUyTs?2|N1t!xw-7cCatPtpBw%&vBod=`rLTQRptek^tP=B${U{-
z=lrto?UA@r^e1(ny411<TRfKSPS)x0ust-tG^OW`Y`;rFjHVp_58196zm;ot)>~<~
z1hSU?IH<e0xZ>FL^Xm?5JQBP!RpnKa4QrB0SD54rl@o8TM^2P|W>V8XW#ZGVstccm
zNqtQ^a^}^>v#%B;?_aAHWwk6f|F=ZLtfgOz$}B$4o>1Fm8$G$&Vb7(tJG>9Cy?CQl
zT>8xZgZ{fWPipnkP|SV1<n%KUQDe#8PQHS`AMLCuEBpMqB2PCgRN_k%ZeFFLJi%Gs
zE>c|KM6rv3VaA@b^*q^{Ck|hKv{QG9&?LqD_Z-<f7jj!jd{BI?U-!%V$)0lsDymOe
z<o;E}B)GQTy|JIMXzQ-yw>CbhX!y9_<<h~Ga__bEu60fhD{i{=&yCBn)8>1Syuf~j
z%Ul!tS^hVq>+<k$UQ5|Aef5W&!&M(cZSy`^e-~cxt#A442YYox7hd+*XSrg&{*vSB
zoLRS)2ngMczt~>qJhNtBnm$i|v4J*YLiEn}{2PC7+M6jDdn=sp1V_$>AeOmtUTWD}
z4A$wm?A{i>L*~8BrSoZ#pT2rW`f9mXe_qnLN9FqCU#u%NT0Ewg_^4Gc*e`i)O0z`%
zh2{P?7|uA9+))sjrPv=)Cwz6uj`L{^XOcvYPAn)9c`we{e<xOZl7f8sT3%=4Zr<eY
zZ}}(R*?ul&iEzmY@7qy1+pj)~id=GY1xMeJ3BN49umoI?NLDH=INESUI*2)aE>qjr
zkH1&%Om08U$}~k(_}!X<V_}ooSJmHZyr*g5!Ps+iWpkN<``7b_<d)9fXmsm@<h6;K
ztIQwQO2~6rbS@N6iS1NtitlxO=^vl6@cd@IYLi~y*9;!AtT|TGw7leJ{<6Kse<ywg
z?|c7$VHH9w*PeJ>anqX=@VclnY`w?Su>Dt3>J9|m)7f_aQQy7>3F}YUH;uI$dx{wS
zeVcs6Yag|&jINq-d%hrt<~HZGCqq2WDljMAm?3n^<wb(t?eK32pPN^HD_083J@GWK
zxAO1jl_%W$nk`Q(Hsh}Qtj80Zbb>{>>{FT1zA3FqQJWceSGV)5pYc-cQP%n!Qhwrd
z8NCc-=6|sgWy}oO$9Qh)b%tKG`7H~K{#&2iepG)F!{OW~^S57py;<{|&7VgP_<M8?
zM<jSm+hv^Kyq8HUHs1TEzw@-4yN;C~wJD2vFW_^UX@V&885RE7NB-zpddFV3{3$T;
zYfwz+=VbvBbs63>7CnBw=H>i_{o9siWEP!1dGBaJ1mEMY`=efO=ut9ljGO-b`<bOz
z%Q!e@Xf)VK8m(n$=`dD0BAq9%$XN5(`2NzgfRneTHA~GX+7_O2GFLt1Thr6G2ae_b
zGuDxLeoE-FmM-s=S4Hn^Ox&(~-!YZ<iQK9q>z<vL$Y}W=bN<`Ziu8vmF&`#>+&{ZR
zkNK*`1P7T_`!&N(O7mGaaHmDRzxHH)ywx<NjqJx8Re#*{-&cEN&w2f|YYTgus&ub%
z9yxE3XL|o&(zJv3YBFUjwA*)Vyqi;8cFsKfs?ptdHJ{I%5n_Lk-p83T-`%{^;?0((
z=jt&ISy!f>C_jGCC`XFN%Z7K)r-eH@WF;T_uhQAB_$2LXiu+A@p?_W4f0n)uOO#Js
z%9!`7qUDFWoxv`N91dme9frqUEJDrZSgc%})B3h2X@jl85ut*Lqi4;cW1g$D8(X+&
zW~-UAEqWb(jf;0fSbyoC^NIWwCrUkfe`oFf{Jezic@}>v&#Y(X>P`GNa5T>KURM>b
z8@p;VtEu=`y;X9mUhyh7cIa>9Uwc)*jV<T)=C{9|ANnO}F=0VRc8Oc>1fEEZi+|=+
zn@)Z*H~NRWclBA$67KDln^cneHx=9ePi_!#U3ohy{7ZkI4c~G<c44K6oXOqwH7BAD
zxaFr$XyP!MW?N7b$Ub9v(t};Mj8>h0bFSj0pThm^5_evdwV8SCVUo#k3!AL=UPH5I
z&H=00XSmuzw7h55EWgD6gHtkp@r;Gb_r|rK-MZqmP^ehv6Df@ni}@@uE4EEL@kV~(
zOVj7ezpx&BvFxW8zv++SOH&qga_6L{&$72|?O*?!<8hdXtg1*nV-VYa&c7Fy@AbBs
z=Jvk-Vx!@N*3}dDOstA4eLq*<*J(@7hKXr>+UinI|2+B3I@M71hE~3{XwuZ{E^S)5
ze+x`|{(V}}nx=SEUA{tk-`j$D=^vR=mUp~U3^a}W`f1y##Q0v$`&Zo7aC}c|+`e&d
z&xRe!JqMyEIS8@aM||+$?&mnk{O-b~uSN_34=$F=e>l(o$7IF(`z5~?x!9&z9gF&0
zZet$ClyoQNX7`Jh7dLAhr9UdvyX|c0*?l$Dlt)9qfc?#Vt{8*lWzTi^R^R;h+v%)y
za$>lZqgyBAuK4TP5$YRC7VNjwa^iaONLJ?gz8P9E+a7X6IDFf*z{O_kix<USE*tK@
z{dfJt&##w6*PYlfuV>f#j{YAE?KdkN&h=lI&$6VWpj9MyZ`S6T->q@$t}gj2u~etp
zqusPa`Qn+i><*u7CMZgNyS^@UN7c=v#;;oBD^`7;!T-@{!=e=##qAF-S7-;VK4r1C
z$YIgp8O^LLrfVeLIqzZhUlh{(X-TF>)tk>k(J6C9#n>v7^p@_rIQ61ivDvpj(bu-L
zCSL#4wu@cw;+9VvMfXVj`I76gl`+lj^Mf@n4nCJrQC`YY-+g2=3s;xX1?_ceRp<2j
zWPDm;R)?<B^?J68%`vnh`rXsgHo3)eyOL^DrJf2-f1~m3$lK57^|i!j%xJV^__Sp4
z+?dKeH{!)yk8k|<yUMZn`Mkiqz#HFAPdeo=+f?hiSJJ}WYuEY7Jlb3(@N`oA_N|iF
zwQpC|Z(Y!Cvir{>4nJ;NjkNPT?3Y|t%xPKjY4)UDe-GJgi}sk-A64fQR%!e$>R+T@
ztLM9GrKf_fmTQ$hZ8;m?^x^#L@2T~rH^i7H@mk&C`f{iFs^D(%cdHNPn{J()RN_&$
z>J9V9562RjB4x~9^Zbgdkdak$&rB(vu=A+_ALpU?<nzppC%FV$k2q$%l-;SR;iMc<
z+~qvErZQV<xn}OU)M+XE*iHCM9rsjxbE$f*CcwUbpITZ%!8Lv7Nb_9ZgY0vg#i|{z
z?C?~*IPXekhNSv4yW4voe!8pZy6ld@HUC3Fx4*aB7Udj>_IO#dq2kBlIt!s&-|Wx6
zvk)&*%rm|)w})$|<^6THA02(~XS4srJ>K<F@^imlxI1O?$2nKqW}6D?gljciNntw?
z`|t0^Jxre;oPC_-%<Z>Bh4sVS$S=ou3gdjH`0bg|e`|Y$SJtazS0v1@D(>F>jahJ^
z#m8T&yKYK-O)pz-S^6^4B1AXt|K8IH%rPxJ0lqU*sx-vX`4fFKCNZDw6nHeRd4>nW
zanGp71;Xw*)3-lRiuk*)?a1Q3ou%7%zI`x5IAuSNvyJ7h)w)L{xNlzbes$xUNuEm4
z$tNDnOXsKyxWovntdDydUMG{Cc+`9Uk`w9qFGU(|F}6Nil0CgD*^+H7+ZoN>m#(k;
z)H9c>cgM$DkNmvmGY7gIxu9pJRJY2!_W$Z>ZmU-xuUgUb`~NMze)BIJ=k_qQd1(ok
zyWF4tJ7S%q+_%+Hf`<P#r|`H7tA6BUzEQmV()uTIO(sS>=O!&^+w)_}Dc4EKEIVf(
zobA7vSv}2*v%)Ip!e?Lae-m4!F7j{*G_wBecD8a}_Iy%apN>q;me<E-pAeg{=``zi
z+2=-bkEe_O|NZOYFaH128Dg>*Iev>Nc&2&cZR>-kxYk<?F)FP$X2k@Fm3bVW8z!}u
z{iQ-{@l0-uYi+@sGmo)-6Mil6vRKY!{wqP3zfGA(Pfa){Jm;NPS#6h}s^-xtYqEE6
z+%eFd)YxX1^d{hdc*=v|sY@>~Oq6`8KF!Fjt?KATev2=Q3k<(%-fHJKW&bj4zV5~q
z^|p=6QdI?KCT(#0K3D5{)_&d(|F3whGhkXEcjj&3(na$l@_oAhzUQf0ow-nd!-BWr
zQwl%(Bn#L`gnyJczf5IQ>GfGf{Fxk2f{vEvOMH8_;4(+_f~(V2e4X-V@9te|kq{I=
zzxvUPr=~y8ZP2Kk`(*pu4S(a_UOeu*o7>s!Z*3zdo9%^XZLG7nP2aI+?zh=_dxQHW
ztuG<J{#>s~xq9_eBm3<iJ#u@lckk!tbNbiH)^54*n?|Fl`<<-o-C?oaA}%5;qNd;E
zKl6t%Jh6Ytid+>QhJ%;cdCo?jd~4xQe@pwk@NCoDyYHNN`fT%eiRB?Jf4H8_{GSwD
z-*Mr<o{)#v6BiiYVYl(gX6||$W_Kq1cC~<S`mWT)hmPp}Oxzy4{#WJX*YScp-XAkU
zmLBW0*eqhq>NQ8?thx7`tX#!_=HE9ra9x>K{w`xbpVJ1t-TsBM4F1o{V%B3kH%V-F
zvqkdNfJf&!m)v<OaPN6Yk>0ADKT(;1|8iv}NU(Z6I2C@!c<PNq=caTW3A?7iFk?;U
z#v~qJNB#-2m$;8A?}=j&Td*qcq^_YHtBi(0ncGpOg$WjCt5q&r>j_CeW9F}F$-iuC
zS3C3VmA?j;dqhwC+i~f~rkZCy+&@Z16m8b)TvV|8{^RJS-U%-!9gztCEvS4;B~vfD
zWWWCPTATbFEv=OkeOk5~+0KeIk%;hTeYT%>hODx_sQjkut{=9GXl>szO>@tI@b0$#
z#y_v>8>)T}d+2aben+sO@{evV&Mnu(R>W<HP5F2*{o9&tpYB>)x@&AXIq}j|rxij$
z+8kGo-n;rd<x0Ny!$^Mf?!sMN60?tQ+daY8gqdMm;?HXL&o*b8I}E<F3*IpL$Mp3X
zx9fFF<=5h;Eg$Z<v*CqAma&}juGZ%2`CaleCz$R2qtwr+cc$V0(O(VUlx;5EczOJA
zQ=>xMr@S{w2VU_ehp?PI6U!*=SZdC=D(IVnqf(M@y8%bj-iJ%&{LU(H#Q${L?zZqC
zf0di~lVFu{y~ixqrq-7}^@(J-^5xBh@&hxs?{lqvy^w2}r+g{@f~IFXldkObXpcYe
zKEQR$mrqZ)s}kF1YS!}Iw-7ydmhX@W!$)hMFAVdx?Yi|znK3oRS?Scpf{F9=HX66c
zUh&!Yh<|eD_U#KZZlz0Qa=+Cv-}*}5Jm_Y@Yz5Omwv(1Gl|BdlF5Uhn+Wz<UOsS>k
zI6b)hRx%wb4)a-9|8(_#wWkSlLir1BomO3v*D7DT#z?nCc;-<S#^cBK^u#_0v~6WE
zyw7bNxcc{%rHjnO-sMUtoKoHy$i75h@s8%_RLc{S-IDxYtgrdC!dqBi$rR}<<=DVk
zHmjQKk1^a|Wm{@-(9tsWOW1*id8RLBE;5=@x#V-G?Q-FuADg6W65h=^S2-bGE|Y2V
z1C4!G4m{AUZTRu-Y>~~8-R5(4{Rx<vb@p7`($pg{!B+P3KCal=9$>z*=yc%s&QPs6
zlXn@Hwc7l+R=i3wTyeEY;_6JUJ&)y!)`Up?j4n)KH=bqWGvW5`a(~vRYrZkt?p1x;
zxopFcYnzwv)K6Dn7r*|l?N$2x724DLwAOX5oESQ#t}*m}`y1Bmgq_Z-1d~>@mDNrt
zbL#oGs^nImiN~Go?k3w)|84cybotMD8$suu)3V-YvmR+l`mE>Fzpj5_8*AsXrmZ)x
zem2mJyL0MX_{tZn)DEnA-}#Q~cl916xA?x>H#WLAWnXw2$Jdlpb^d<Bd9AyvuB&&Y
z?i3Gsn3cs+&YTn?bkJV*i|W=DtMdB4s)y}L$o*Y>?9cm@_NU=Y7Rh$PEQzu*UU@TC
z$DL$Qd>XUQd9Cur=~0D~p7pw4%{hGS#dZ5Xa@Kaz)o0Fyl>Gl#mU<>M`uYs<ckd2w
zoD$Cab5d9AudkL}452RHK2`_F+%8w?m?mL=>SW{VPbX`7yTh$2=KfEgk{|GhMN<0p
z+npA&$6a+Mow~9_w^voHeU|iMrBzGyc#<@17h7jD`geS2>R3DHYM=C>B|bJkICVC!
zdwA!d-`)(Cjd8*?4eOrC{u1+ZH1S^&-ma9l=!<%AQrX^F)2?&BW~u)4Z?Q~#PowUS
z|0e7Poilu$=7>*8RZ9ErK25LZe$@fHBdu=wpVhXl|E>DP|C7~xqdD8cCSG33yDaaY
z<i}69{@jW&%T$@D{NiLG&)lYfvbK&70ig-6|Hp+!7MQFHPuI41w`XemLWOLWLb1P#
zn%p&CP0-+4W+NDUwc%84Zb$x6r~4-)FMONSdE{2LmNfgBM#u1^+%*QTEw4Vm`Ta!Z
zv=7;9uJfn7SpPXJ{L$uG_si94H=Xhv-o)hn5$!wtdK#<R+{IEV2VQ@TD!81nPW#ri
zS@I<%MTQF!Ek9dd?6&v+$e^_)SYy_^xTBUy(Mv>Sg}c&|RAs8fmQ7C6F1haP*r(*Y
znKkitDtpF-a{kzzPHuPIoHD;|VklGz%C9-J;P$PpzfRqa@Yj+zuuQno&=;coX`YVs
z-}81xjdKJhOnMffCCDoMPUP>#8-_C<&98a8aL!dZ>0{YjZ~XM|4m&C2S#I3p@Ss!M
zpj*^0>co@pt6ngzmbK!PT*CEsqF<A~?LvQ^z<oE8ypH}$4*rs5tabMDcMT2`;oj*V
zmhlw%J4lt^T_JU_pSLol>}BM{+S=EFYYHQhgR9-Gl>Yi|DAltw{eI)n!S13>H=Jg*
zKiQ`AxMYJ^(ye1&mnV8pm)V*6F>BHV!_Ti78viBRUvDb5d!D!QyM)5ak2W>!$IssN
z@=v<t&e!FnXki$$ecG!nTkd`H$@{^1Tzl=}8K-%YGUeUo%>BZ&<Ux;Yugx-NmGG@8
zXZk1V&5m1|7_dmSpxHjxCgxR7{o}Ok;yvQ_GUr_%UonzN+|;vXx+>r9EI;>I_E&;s
z7k^!=qiKKG`uQtehcC)*Y=?ZeOjzS2Id^K&l&S?kQ=%<)$4`xW7n3u^+b?WStI)Ed
zH!Ig3?yp^P;n>qd)7SH#bZvj6BfkAc%e(w<%3mg`X<Mf{Y@29!HbCwAqB1x0v|cmU
z1D;jF$4>8Dl#<Nl8})pi(X0hq&M0XlI*W<w|B(`1W_s|*tcBk~6_Oq>^|FP=cg+bA
zDfshHeB!gCogJIpzY9kO$gEi(x9hd#nO!lz5^sF*{OT09{LU+tbJrEryTZ?=sV@0{
z#r)l#*(_U&*49UD`&B3I+GFzL|D0H<_pU0HckXXEHbExFUB0q<_1yd{^;7GQ|6H&u
zT`~XZkr%f`x>7dvK4Eh7h}xI&?tP=^_GxD>&NMM{mwvQWxGsC`oen$q=(SrbSfnLB
zpI)@fezyE_CHZ^%j>Yf&61<S5q`zY2C!MPiGc!EcjI&B^S?KPZ$n?_M<L~A-KNFJf
zzH*+wgYP7V;zVhmgRQTpzc5p-kUQeQ%b@)3>5IsFJ1%@&-X}BTTd84Xx%k{K;tLF(
zzw#-#aN_Lh*{77vj?F0X;!Ev%`$zxZgNP#>Ua`}@B$n?qez}P8zR=UI+t)sJye^*X
z&ro5jD7O7^N<i`6SIgct+hx4}RNtrI_4<19WStp*w$}vwVQmfM+#6i}^6!s>`=%8e
zC4Y&%oVJQ#s(Pr`*F}MwW%6qcE`~mtyHf5+)8AeExovvWlppiI*gSi>*y{-8vy-?Z
z+PdVnN1DuO`^M(YZy6RBaJqh-;BS5{d--G*=^v+lgzI`AD#(qTCVAmmHv5sjqsGsg
z>aSNgUb2oqz3bt{%c@m7@7Mc%e8v!Sf1%CFH|eiV?D!M8H~wirU;oR;f6UA*{AZb(
zvRyi5+;qm|r1UKpqr(XsVsbzCS-rfvNxs41ExQ;`=;H$yta~{VB-{GR+{I5`+0OWb
z^S{(;H{JYOee>77I5S~S=O5i;CchLWK40d>EZ_gGvgPuU*()FYw+Ydgofz7+q<N*|
z^10I_7joa{XzmgB@Kp^wQm?e-#54^l-(5R{y|1#&=~a0qP<-pstG5#Sx>T+i-WGRc
z(U>{;^&zf3>3g-<7XI9^VE1iK*W(fgDz5zqcKT<?vPnoi=HS!MVVrw5X|wa2&Qn~X
zy#A${<@t8WTP(uzp}Wfb-fk`OZJcWx`~J@6dk4ieFLp$}xg~K@w6jZT?v5UT%PXba
zi=V7AP|RXln%8pRm()84|9=|%-}@H}@A?wn!Z}fMm#m0_>(}N-Rr7BtFO-o}RF*tY
z?dHgDu<Y_hZ*zv-Z+0{5tlS^H)K@0=vP4ti#T5*n&QG;F(YEpNS6R=0v68cQrc8cZ
zY;?rT`$1n+f8E3TzOVdrnhFH-*GMM36z;oRYNBSjg=yc_6zyMi-)_oFGX9#zHg{>m
zv!B{ovp)C4PLBHc`!v5`Zgi6Mp(pmt-OKtEcPQP|pDw1Hud^w!>-3B{`tS8UIj(Bn
zWQ|FkY{%rgjAh>g?{`5$K81(My06(y&ynlV5DilQ7&QOG9`(PuTAsf?TjjDnn`dRT
zpKp)agLh)nd~EdX^==;XpT6^Aojk+qZ9DI4v1&Vh^zB$t7xqQwX3vF~eDRYfofglW
zsuTS~@8mSCJCCP@J@MOIrE~hY(YYSoIa1pWZuHPSv2cpaOwWkS!tSW+E5k1R5&5@Z
zPxW3YFUQ%(+twwhU6}nOH`Zf|`Qx3!7EA>Sm*y}F3-sAfv0}-7Z^l{TBJuuIxcsv%
z;n^QcQu%I{ow$_G!*!e^W9!2cl`|!t^b1d}PcK<;;HJ?{wa3px=kP>cJ;qzs%Dmzn
z+fOex>Cz<*-=8@b1WhrKNa)|PdT#N}s0aI!UA`R^$+cb;_FLV+N^EBGgLz);hCjFN
zluA95o|L;?o-Oo^WM7|7UYJ$GB@?SDG7X*PE;TN%_x~2nDl}<$aN!bDQjdY5O)p2v
z(F4bJt$OX-BN{HA?4_M~N5bT1$m<$mttfx~4_kbePChnOLbu%}vUi@lF~32Y*SGm;
zQpIZ)96vm#*LkMhA(xq)o>S_wcBsCteOBgu*gHd(vHVl>`I4(qR~DT6-}Jw3nT%jl
zQvH^|Gpi?TJj5mI%)UCmwW@ln?CM_m3}>eAZ)a@Pee*7O@=p`3GSAGokH+TK)5TX5
z@N2T{a*PRo{x4VEXIsbB**D4_i7#T2$(ua4?!%FUJO{?0i?8^DmzUIg>3vdj@5xh|
z(rI;emreJ{53G@mGjxp(O<a=J(ED_;T*RaqIe*HJi9{Lx-!rNG3C9+{%k?`xu82C)
z_4ae>{nLMZ^?4=F?cO=-=b4&hqu0wSS4F<o;J*6w_MVVAD?jd@U9$7Bz`o#boLgNM
z|NjtIlDlii&BxzenOAO{q|@2g@aC0V(bAg>FQ1eNKUH#0HhG?9%DUyr*4@*U=U#B#
zVO7d~_-I#kMWc-Rk`IoJX}8>R_Z>dZ@%mZLv%9^aPJX%BE=O(N>S=nl7OubWEaPO`
zArl^R<@1{*&Da_&?l}b|r7rT_D`FbI#-irW?i&8&R>`<?L2WByz8sCSNeN?euW4_8
z@w$AsrRCElD$``5`!+eg>wJ>Cxt!z3$^Fmwb1evCxpR?!3V*ug!Vk<p=Vm;8E#YdE
zyU$tg;-hZKKkJJw`xTt{_-*nuf1f@+DWCevQ%_$#iME*Q&ykeDGAZ6PWLD)-y+5C_
zrySkCCg#6;$APQ^YnQcM<d|+dKS6)x!aZg(i4%*x{B}HfeLrTkn$k?2k6CBBq-JD^
zN>=U9tyt;%XQ60++U1CQ?r{>wg>{Wt`ZJ@1t0L|%H{vYu4Pm`$)pEwg@mWwm>))hF
zA&*VB3TpYs9S-ktDLH**dijbxrytJ^&da;8?+;_%AOC!{>_o2ibA1b4ikE!u-Dq=3
zdG2GY?8J#*^@TPbpMD}m?%F}dl~=@`M`x)n%!}pI)o_%1t#0+^>2<r~2@VhUZDoC*
ze{|)?4<RWjE6>iDez})7QO^FGU-coeXMW1XAt(1*>bG(Cu0EI<w$P~3*YVE#?+uDy
zn7fzSo9(E0bhBXXN#{+MDzq89e&|(xi9K*iProKs!aDRu4p-<#rQ>H3vd@>V=A6EI
zhJwqRc;<=PlLIgBY!%vS^3}=9yD{;_!o}|`lU3B8@2l#bv(a|;6@lf`BddEB6-_C&
zD*Ux`>4NtDD7LZ+#V_}cEsvO+Zu`TLy?+wZlT~tuJG8F-+ae+=taj;zk)7prO`(#z
z&%Jep!}Dzpy3OqHICpE(l-K)BzwO!j=-g|b?VTQnjV~R)m@Fm6<omOzVnWNj$Lo}v
z=cGS6wr-n%-s45Pc(}d(gbV0sJYt$~bZLTsy}s|R{tLl}n(MUhhn;*Ee_bi*YPGeY
zOhY37{?7dA32RL2SMd0+x~|XvIrqZ8Of9<=S4yU>Pp{v%+ao>g!JCkW=`1qE7Ct+p
zrv9A~_JjH0#Hl`;Wxh>~%UrX%@yC~dlc#N@P4_j;y%oehVQ0{rbwS0y5~kFY_i$Q%
zn5l8maCs*Gk)OGp2M+mj+*)IQGP8G9(%S=f9xC1s4BXDz=5;0c+3cfiJ|~au50ZQ2
z-cUc+xJcudyZL+X11}oIr?e$UHP~<8SGA$0+NJP&f7T`W{ym*1Sj~@c82)%!U21b{
zP5si+z*LUw&m_;81lxGu_M4`q?_)pL_)(z#6RB-Cw||OgyBnFEa^S+29iOby?L`+Y
z^!JoywcRs$^5a?GetRfQ`_`DsxJ}vW?TxET-afQA%)tBfMwahVsfGVH9JVW1`FySS
z-xE){_gO#c?r&VQ^YoD?4;5ccy80wC_R&*o-yd@erli(1Yz!+s7}4snhMnnek<{5%
z?WmFqr@J@1iO!A@b1rx~f5W3$41ph8R|_^eC<Qz03_UG%>dyL$*@wLsME-pkt6-de
zvca-#O84jM;Y_cXd^7|!-uk{<{_#V?*8U^>`~8#+F8y%Wk?HfaAg5o&=EI|@g<lhj
zFLTL%IqrLT(eoc6a>3GTEsh>I*!cN;c-fRs3nMyH*2+~x@k<$rFa7wSENo)mSCP~8
z)f<)S9(de7#<K4h`$hRD>iq@}B(ENQ!s-6z^Pi(~iyw&WKC|Jbp!Jmlvl?0Xp1il%
zrtw^5o29SchCS-X@(ntk6!y)1EwP&Et^Z1{Mb|!w{(9ehN7=EmDJE~)-P==kr$3qH
zFaFLb%+jXzu+iUNH)R<11$cHSEB^cQTm3AX!35rgUaLNEpV7RZ(9Jn1^Ov`Y_#uxV
z3z>Gku%#|9CN?pjT&Y*TprY7WOj()##&V{Ef!euKqZ;qIC-7>9N(IieICX2z>~e;i
zst31Ay*hXImI-HbcJJxHqs^wV!EMtN&MGi;JY9Kgwnm2e?~NaGo_M^xsolCWmS?Wx
zua0ZBrRyfYHB_q7b!v5uRG9ejON`6*uy3)Ed6H-U2J*1%w>%+pi#5yg{c?$Ee&@m~
zqYlja_mF?Thg`JlD=xK-yWWHdTmC4$n6otG+y5^8O-}Q+wp#s^`z4{|zu{)`w0l=C
zefWE=GOKp=&K1i;9Qli`d$aXaZA-3Oc;mD0LpRNP*R*{@wp235e^6Mt#zErD^@!c-
z>`offTu<;@&XlZ4uWosBR{DAE6Sr+{A02+^x-o|RzV8~BxM))Fg%v`kjMn!qOS%>K
zePUm}x63T@!d}M|t4H;RMS0Y;i;l#ZUpaRv|5lLfsb%q22@6iXc(`&=)7}3fDff~}
z%>Lc<oxNYoLw};H&hZVI>CY>_@UHnj@kr3-;z_}8GEWOlSee|QV`Jsh^!LAAcIuy`
zzWde9KUtL-_r!^LD`f8OzT`JKu%X7}=N+}VwjQ01q3(Pv&#JoGvbNh?e0YsZZ-3DG
zdfoDl6-P{MR{Jdf7;g|aD^VwWg{WdwWy7O=3p!ORkD7e0d7rkm*mdt;d#7p7C*{-$
ziI|<0N!oPd*W8azTW8ePZ-{$cI>Z0IUcu+%5A1HrUHcj_bxZWrxb>mVo2FbpS@3a<
zv0_n5V)3jxi$^85y)R`Z-Fw^JAQJF9Cx!KyfQwSf;%S!BI)XACmx~NTI$o5?y(qbV
z<h>Dl$+K+-R=VB2v0ZCD!_zg_id}L-r$-gBSWWzGdB`-*@7JID%Hs=Uf{L!cU$;+6
zeuA|3df#{3EYD<jEtRd%KW6ScX?@|2|3T;0hr7tkU(#3hc}bDouU;OFy^A-;vMxL(
zH0Q(>amz)0nTt{<g{)o5`SSGZ;3J+~mAlwE_B%{}$EPu+$>dP*qV1phCM)0dxs_}d
z>cex(Z$IPGrJK*3lFZf2f1jOmXWEbI3$ONhbr`L&;t=Hd>(0lre1?=?*z)*<Grzhv
z)O9a(JL>TH(Ce;=F+M7iMH+t=S5zF@k$dZH_Kyq2)(4(t{i#0A`R(~k-jn~9xRm^~
z4?c3PaJj|$Lx+C8D4J-0@W8*uKYv@3llW67cONZRN=p+@XX1SP%1S?V!s&m)8r#1-
z+vl^W^zX%jzkK3-nm0W4)e~(w3z;u0Qk}h%Q8I1bk|XCfo<DIo#kcSNxe(#E`~05$
zTYNFer8#%6@WHvOKG-Q&^D2Ly$IpC|_xWeb&0bQU`WgS#?2b;`d#&xkagF;c+zSq@
zDswm4wIFWY?EMeQSUqMgogFYu`MJAGTh*z%d#(J9c~3~aUblW$jcGRD<Oo?0w+8mx
z(_Ak{WjkMpXQ}o4Us4>>l<K&n&V_BFr|jF!6@F(9PTkWSo$`)(gUnK$y0;U}%kCVQ
z{9#KB_obNow<Bxbg*;w<%DwA^eo}ekmi{x{wp0J-ce$BV#;x{!8nf)R;?smQq3CBN
zMbR!v{--nLR<7OdGd-H?h4P&bo3q5O{HtERd;L_VITI_6etmi)SLBSyq3f-GdlzIf
zsW$C3>dfFWyP5Jk?);@`CyHh*;%+;rxUM2(lE%!EHU6FF=d)YxljL#@R+TRNWqWkZ
zR*$!9-|;6cRMk}SS-bf`<NU?<ejMTDOjslm(0It3MKz<E_mF6YxABzSOeSSQBFSdP
zrJ*O<jUBiCfB5~9*HT{3?VKOxC0ng{Zk5sb`Shk)HP1gR6gVvL_w?pYh9iAzG+gBq
z?j~=q=aiQT+je2@oo%mH-)i}Ew5?x%ny%Z*11EUHS<G(zRPpUP_T~0zDZQ?n8n0uE
zBBW|cy&BHMKR)bmX8N?5UyhxVGOqIpX-odH*&)+#Yt7$FYm^Qi{I=oy>P@zLn6G|V
z7#+@eki}%$mEwx{t<U*07c=ZWp}{jvH1VzY&4)Gt=dQg7HEP%05i4wA{DO7ak*QO?
zg^VJ?e@A$_Z%7iHZ8H1bId3MW+JJrkL#D5Of9~;>MJG>wxvO5V^u%ga{sg^=0ado|
z)eY1yKV0;_!M8<`AxTc^-`w9<vrJr1EegELrYZaF_!nd6i{H#1=ocJYVlQ)HJBv%E
z&C2{W@8>2K6{xc=-e$C3y>GpB2jf1$vrg8%?HtRMa~U_EnV9v$=Hj!$yJeT^dKOGe
zaAcA9l$-J0ng7PjkN)CM?mRW~WU6~VjoIF)towix!_T&lv*kCb%74n<vyb`h7squ9
zigO>@ZJ4}2&xNIL!(Xo-=P!I(@usCNz^P=<<&=|2OjnrI&lvmsSj)0F{@1GaN-MX?
zKi6M-vi`Z;37$vNzn>M`Y@HHS^*3HDa6_<X_OT->E7cZNKfS~l+!pltxymV#EB+0)
zSXtI`J3PMXoci?SX0i6Wr@yQh*z8e%cHyJKO>HmQ?@uzV_4LjWmx#=tyt2UKwcJ_z
z3H}@VT9w<Fu6NE)nDggVxSH6iM~fb@eBP;c-_T~>t@^Jv{2~Tz>_xk!HT86Pue}NU
z=e~DNMDj$p`{J6Rr`zvzWN_GiZ2et4DWsSA*`c*cHQ%<+shG+-*M9PIuhU#xXKYLS
z^HofC@485xdmXoRZ`)>kI#L{F_-y_@_K+}#9S3Zzs(v#VWKHz^`&{QyjPJ^8HqYiH
zI9-Z%*361o9MvJ^Xk_ztl2F9j={n!~4BRZXbLOc`-XAjIx%JXTdZi*}8afRQg_;?c
zlj069D&PC}XO6|U7TJ=G^|y9=Po7<|U;U1&=9IXeG`8g-t~G9wg#pJ-^@$g~Ibpl)
z#QpVVMm(vWTIb^8y2E<wSj@{sj_x*>>FD?;T6#Y2PIcWr?|X9+`;6YnoDQ}7K52&f
zoyvpK42l={_g^fkI(&H!vsseKLTRQ=lb8QL&Z9W{#RnJJm%WSXH&2=UFXL;@?pgWF
zo)ebM@!v5~sj+qHmZd-2T-jduS*($6(6F1n(?3#r(VOE>UC+<_QvY}R3Qbcs8I~#k
z?(8yhnC8^{f5ZF;MXQ4*7V9j-#BAlNk20P7v~^}<a>)JV`&Rm%T~?^f<x-XZK*
z>Zke*fs(Zk#GPlKcVy%jXL%?i-xm6+OlsoQgwqOPFQSgJoy?KU*Jt|cwU~X0Lt6xE
zRLkU!mp32i`BeDc-?jV<i<pGq*JoYL<qN#5M87e%s|J;1NZmhv==*E_Ex#JpT#s+7
z4s~r~FWMZhbmHc!x7)XE;yJWdq@l)^+1Y(}!sXu_Ju_EFq-=WmIY+~G;w16SlbK^D
z%r5H4pLI#_wVmVC+smIWed2k}^5ueGb+$!clD^19++BG+D3w!Od{Y5)Q()Q^N$Edd
z3m26fnXg%T_rcPSdw&OitLR^x>G9^5&Cln8JX<m(3f?lVJ?DPGz?)&G`>l3~%GO=w
zf4)E1a-;2H^5e4$RXMoyGjHe#Mzy}(+aC7&v9^i%)_{Ye6Ti#de(~+wtl9gOUT#&N
zJ8{0r{;*^zube>ffBF)KbJ8Qumi?R%Etl7kU9z@svH2NC+1XdWmFVa)E=t((%gM9T
zrM*5*IKtuUJQluHi{jn{cl!ywd(R~s+W2Xkk;1BkRr^o<zt&T?$nCey+2oFZ?q-Qq
z`$XNt<w9m3{k}T9dY?A$6yp<5m;Ac0QTEGGo7Lu*CQtpSG9f15Uf<`F`s($M_V(<W
zG>>IYs@u-slXISjetP?1f#NQ9twZj+EwXkBhqz{I7liDYXMg^S>si%P>!fV7-mG@H
zcRF_RzMq%>ZC|2j*({m0L*REyN5YcBj<dFG^}EKZ-~V9iRDE+s?~OLzzjL2X`B!42
z)?>NwSwc{4znQ1gKHF9Nzn>Z(-rJTlXWGXHhwsll($=KEiJNzksjuhd3z-Ira+A;e
zU|eFV7Vmtw_p^?d6o;=(MbITi5z!4PY2Wfstx0{JdgsWiJG?cwR+ud5bN;Qli*xVK
z4czagmh`@zENAYZ_Ws0Xeyv-^##T|AYZUh@JKq1_=@QkE>zM5oY`;z+Pu|dCLv?QJ
z-`%r|OfJgGO>u8s;CLqES~0)-_s?9iCj(mhrfv}1;K(56Ed6Z$ne06k^`E7#B#J2+
z9PzJs;P$gcyNLb$&&^&R_^XnCn(X|v;6U5KKl*oyLT77z+_>iDOr10L_Nh#6_GEhR
zx3zeq(<jH+HNA`OhQvoIGEO>M{`u3#V4?X(nX`^^X|gX(jZb>(KSAil7nLeDSz)!j
z#3xtmV<(l*TArO?V_kjPE2?sN<DoeRKNf_rMg7i<@7Dg*fAqWS{(X8=Z_Q&>x$t?>
z*VIW%JidK#3Vgpc{P^^1Wk;7TV3Y9M|6u=#nQJ35<UgkGZ{4)u?wUsiKW;z$S(N|w
zmD>*UufAvdJXUcQ9y}pl6;*foc-Jeg)lR!zE^RCJJ$<d>VwiuzggJ>HrE6X<Din38
z->|y)s+yU6fY+y{yd~KilqdZ@{NFXq;Y9fPZ&9BO-%Rp89ri0tG&|RxB}^mX)CS$D
zD(hu+Oy_MZDeyS8^-n8TtC`gG1>eM1?5m8byZXpDF(sHqtwLuDQ-0Ey7t;<IUaEWY
zv-{fo6`DUk-nE+XUank}Tg?B|ffuU}dUAfX-Mpsu-Q$=V{`1)#U42U#av~Gz#d2Kb
zZp)uJd1B>iyZ$SjcaGlXu>NkfSmfq|k1E>?Lu~a{&eZI%eqywwSmte<TexQG;$ZD-
z$wdX`=M0x5KWaMii)-15(}@WyTv{{MTt8*#V4KE%@9i4jPS2bBz62D@GOX%Ink?^g
zM)&j4(_Z_|Ouznloziu$zLdQ}a)&Z~RJNRX>?-tS-^;|JFRkHEg8%a|#htsG|N9^3
zpUCw$Cy4gi8f}TqDo$C;AHVMH{6kx>zbrTw7~Xn(+sgu}xSf*@zB!*Vvq#{Mj{mkl
zag!K}zssII`IzN@l0j6_T$A@}?tketnts=Qo~^J{;M!vezmq;c__lPGc@LBO?3K?J
zo_|*V;dhY{(}pam$A43oUE(?H>o2?6;?|W9iXR>yJp68A@J-3yTW*2B{mT-I^_(O$
zg;KkupGnOS<=nHzx5fF?pNMmDOLSMCY|vUdr(@fWxbEsbCu1gy{ot^9^fxGNnYxg^
zjI(dpGmYR`vZf2~$DdU3yvWI(^z=hsh3%BjA{Tb`@I~Cp3)=C?H^`@5l<AUuCd=yc
z2PgUol^M=)-mpQ^JN=lc@uN+r+AVz^s-8QrglSVu>P4TPwe`zAcbz}~aQiPQwLgBs
zU&8kM>3*d8=8$l}Q49OIf4b_w1pZsznQ$|zZ|PGbE0@aHPffMAAE?I(ZReS!`l!CZ
zlJQ)^Dz=w@3yU7jKKYY>OZAEM2QTVeIB;#x%*B%()l4QP#V<~q=F2^8>feyR3RkAj
zZIgZGVDrx8^uu3!xeLWsJWG3Acs^*of5Nnn?=JQ_-egOAoci~8%3i65l3fZ_Q<kTQ
z9H^edE72-Fqk+pW(@5xIY>$ePvsrl7a<$!Eif^xe|9h0nu)EVT_n?vf4gLi8cf9tB
zHpQ}$)+QGVeAau!yp=S&Hrskp-zTXHijQB4^{sjLsPT>p_s_y5Nf~-4tNl*?<GNF^
zrtF~hxmy;SfBJ0-pA{F(|3dMF-s8D~lRbZ#c1{awJFc7Y;<d)yq90qgTwvDTv`U<{
zPp|CKWp2?Ag1dM3`*J>P$(?gZc-`Mx=10@wuY6IF`S5i5!dJ3ebo~2fpUheRp<tgV
zx0-#$w>62Y6}~OIFhOXC;<XuJ^YkUldt@ZuaL)LAq>%m3j~(y#{cb3oa%@H+<GPw9
zg-U7<QukY$@<;^d{+=XsnBm2*Yn=8|cPgz}6n<NI+rQtZJl9-mW?XwJq)>O)vwz#P
zV_)Z#O~^ScnN*}dH_S+4n}lM0?bcT|?~liRUeGC3rRk9@fBvX!X3A|I1)U{z#s%9v
zJKx;!S)gc;vE-g&m&(Kq_kX>gp_+03#yz_ynh)kr(AluTR99+7OYmDi+Z7KapNFh|
z8)wNI!q0wMcs*x$^A?UfGnc&m<F%q|)8i>!)3sE!7hUgn_XzqZ<{^7@o0#Y6w~Q&p
z(;E(L)NP${SLbR7*K`qwc>y~6K6`z?zW2FnV%|NKSoxK|)x4CpPDrqsV^h_j^<l=|
zpJy4g{1_|u9{o1`<@1P}T+aMq6BSGQ?3Z+|Sg#ea?!xT*p}f7$>KD3L`p#X@a=&NQ
z8s%5z7jxpA@g451LEA4{hs*uFusgRuga6^S9}%(+4X2XoYA@DZstMe2-@|Q^rh@1)
z?O>0H@@@Z%&dt`p?&o{I@N9(HOQDctiEQ_kTN=I{ezL>QmYd&dao;89+pi56ZmYx`
z(An+i9eH0U*t5jqzUuew)BJCqyUW{eb%*n$#NqxF-AgMA_pC^|cz0&PCU&U{PB%-I
z9r0>@Z7q}VHp0-Y@QV7m+3BX6b?)7Z-oeJzx@!NapN(5RwdcHhFYmgFtNZWS%@rJR
zLXlfNI8K)`eBEAEytg*f?Ei(yPfuO<o5*crEj>lid!4>^i>Pzb!ME~p0TVZ0|9wG2
z{^F-C22VCb-8SO+SX!(lDlGJ?W8!y@>_zM4_Al1GvLN!}!KbBS?@MZvzNlX0T-|h`
zf9K>sir?H9{p7#qv2SL=ob9WWidS5)4&>nCdwh1oxkHxIl$Pl|T->pV<zSZk*Ihvm
z)@^U_Te|Gp6r+tt6U1^o9L=r-2p#((B9+;v{{41Tq_-#EpS#Ul(|)og@V(}*=FKi?
z&|R2#DCOQ?mW^irKiQe~7nOW}{GCC`rSn0^jn(%Sr0|?w*g5N9-oF5uiF3bAFh8L6
zTZHvJd!={Wr|<K!98QWR`lZ<(IKS`Fexat|>AA5Rj@Cqe514lC2=f-^Ia6vi->uKw
z&wnJUIas|)gnh1k!Nt`sY&lQ6<vZSTDzbal&U@&jlXCIMR7HzZy^Va0Jv~<n`);-y
zpLylCq2%1DGlz0dW`!$G&kg0wo10L6Wy6FyQioU`*X2lVUoHRi{Hf=M9Fq#xE9nI<
z=eaK3`RIk^<{*|Yydg$rOY`5Y`;aCkb+nNshugb|o5vvddDR~89*?wFc3q}B?dKdV
zx0ZX}>&?S7Ew@_#>#YF$UV~fFoQF8pYM#9P>Z;7#S#f)p@HrLKyqEf{o?&=;?qr`-
zHl{Ou5muk-l6Of;{A+tA@+m>3PWGlw@6}tMSFXE!$wkDS&+Oa%fWBG56@d(f-LIq~
zwoY}o){&SZ*eRXG8o$o-;76+t-^ll?Q_i~e&k|gGzwvGY=PJzrn;f}IyV<)+N>?Y|
zUKZLA_xj3l-tuMDQuFTTSoTbCpELRA?Vo?+bZ5OQW;`#})%s=E-W3*nn&%EX6|S39
z61;e;?WJFZsq5KQ7Wu!4e*fh96@iWnRmPj=FWz}E{rloeQ{_b$&viDN#3Sa-9eLqJ
z+i7?AGY#v%gv!3LUh^zForiB#t>xdnA#vSWd^_z9$2l+2xvz6;(Zw%%rFDjL>TYkA
z2`xVKmSNtT1^Y^0{ab0CZf9jto#$G6nE&yEf;cIQJ)t+|$z9X5e<PZ>Q!~Q+^Pgvz
zqBY`ex7khoEVyf{#`MzsuKydCGrIKkc9gk#Sf9Uh;a+W8_05gaVLzsx^6^^|wf(MG
zm5!%!eYS-_p0xk|DOJjX=NEU~+?rz^oD=-DF-vAj@3qO_FFY!_tK&8I$E75V({hVG
z9bWKBqxwvlrc1DN<HFk|!QOWZH+5?_q`hKOdQ?=Dlz)T&`y<7(TIO2zh1Omsmt=k!
zb9r;>@A(}ew0HmS!>vZArt%0pVDp#Xww7^~1+UL5qd(tIEZx3mTfVJMUGCR{OXq5f
z%BwbfJX_^ytjV^a@X?z0UGl5{xE&VTYx?MS-1U`<wXWL9tW}wPqi_4cDbrKf_%(w|
zHLb2D{kw3z&~y5{mG@39I526Whj!1F8Qx--=G+z+nf|@4{65d4)pdtD^*2qA-!pgH
zq0Y8-JEan;=l&B&d2H&~+I(?ay7bidla{V`iuK;+d#3gZlgGJDhc+1HU5#a#?!>5k
z>g$#H`&-W>Ele>tihuX<USa#gUS122!ei{Qw^w-Fk3H<PuF}SR*;bRrVunpotr@qL
zb3}7KK6q@Y|K6`R+L`7E9j%|Z(_WK3aYusn%_o-S!sqs;C}sX)+qwHr71OR~ZT#!n
zl>f)Slli#eQUc#&AE{pXhgPdENXE!&weDhTdzkhreWJ+hEZu(nr3YHH%IgfTJ!m(3
zbf1}lzuQFQ(5hQzZxj?Ko}9eIYrA;S&iQ^JAFrOhrS#6^^o#?q3V$YsGPT-gPt5#q
zNAhm^BD0k(yKZzGDSvrm#w4}1UGvq?tUI+K|E&B)IrRYE`>P7d#g8(o-(5cMt!}wn
z#jG1E`j0GAbNX9Ua!QV)bdQ;+Qa#Jl89!I(Ue5WsyuHM?wCB{VtCO!^%~>n^!{=oF
zP2ZE!g~y_DSrR<Gp9fuyS~sn*z2-xwJoEltzjG@yo}0XTvh$hdx6FsfMZEZ!y1!`N
z+_ur6oKs_ww}|oay9e*(Cwyn{pL4zMoky@F_a9!<9ny9;A9!)r8@}<YTyXzNP?6a*
zM^W*EQ?_l3zECl{M3T95@%C$<ziCFb&Z$qYdtlY}Vdks7&g?S|PBv4OzOnIC2-7z6
z8$BXDuBU>N51p{7y1OM-$Lv6rQRer;m1#%jmHI^+)Up;b#z;)EGp#WHda3?a=%?@h
zZDt4lja@a-x|5x6^<$+AT)FxDN0{%oiiX=yJ^Zm-<lwBc)lytj<=%dN>@ZcrAT3*B
zab$N$QnqH#N)B;Z$CrMa?{&}QmU+H(pImC>Tc^~k61>NkOlzphx1O1EX+^-tCD-Gw
zu^ri7?Cj9jV724Ok6YZUc>Ke!)G#eOvQ+=yjpy50)6G5Vgq`<rZ1A(nab@KC@JsRW
z*)tzD%g#EuzdoP;QEtsk8{b>u`@KFgaXHR<s-;tX;gGaS|4R0cW=xl?757ZI<H+_s
z>&s!byiULEw@&^yl2Eg*mjC^-|JS*KIkO%_&s<;pA!O0-7%@573vyeMKUu#kRMNV(
zU}wXPoK16hORruLEN%N!%i;RF)15mmX~WV77OiI%`fjz%+rHO9qUz5a*~70EsxP>D
z;mldqO7`W^XZNJVEMl_aYst{8DrSv&66mFKY}G`mE|YJYRqr?F^*)XZh_RXbzpUc=
zlhBE~@7W${pZha6t6-wqy+f*Vd{%6@DxSY#+r8wJq^RAjGCy^`yjU!Dq5p}4&A+Q1
z7oG~SF1p-)uk+%;JN_?x!tZjaOs<plo}_$m)%**8TQ}US$t>}{R-1bFyJ*~zd5TIq
zL~LS8J7*bwk`_E!TWoQe@4sI0-94|E?&+F07=$bkbtqatDOGkAr<9&4-@m-YSL)>g
z-Ywr{vLoq1{aWRAJN{=47HbZ-eQVee)B4Qrd5pv}387_gcgMd=Jf(TWJy802AmhsC
z%_mY#(qEqHT_5uON8Aznd#ahYSmbn!H)^dAITHOu<-y)s>n}MkxBFjSbZ5~CKM&c*
z+i!GfFwB0t&7Z4Mzx49Ug6A8Wjw(djstR-MO7`qN>+^etgQ}s$Ow-`H>EY$quIxK?
zezp4A=p&}yS0(K|7V96=x#hefXkzc7x_xUtp2%xB?eKH0%be?v**~uRq}pGlXJhp6
zwA`DAGtXu^Za;KJB6s~K>p<U_q&sVwCuC>Dt@*Q>hvnJHb3D@Oll3hb+T#AqaB8}L
z%OvucNxaTKrrnw)Q}^r&UF59E>^tGdf*o>VXFG0}U8(24x-)Lc;<ClolTXA3%0Iv1
zFkS9i&mn`Xrw8PiRMlN89lY}HO^Zmo_#`pFAoSa!4br|0Yj1Sl>M6Xzva2srZo=uD
z|LqFeHa*vaS?}LS@l&4}&NsQ?dQAP?#2aTcq<1IQzcS^W+Bws?z<9pgnFFao2Yef@
z|NHUuNKECL7pqSH&dk1Sl<l9xn$34*RoE2OH|(W`ALg})mQ7D<u2hVUSyMEvbXjuV
zt7NyG^=a#`eQYnXoja+tHTv(hwemj}8Obg`^k>6?g`uie{KpgyKHlX0tnFa)#mCAl
z8}Bhq<yR>BUJ-V5n@x1e?w%CcW7{sSd3CyA(=wj6i*w?yy;>+bnRRW4c3l6#$#d8i
z1;#r(4Qu?ri_@e*C-W<(mg#h!wI9MnR+n*4XxWvU`0cpuERTt$+%1!IdqlR{mTECO
z6xngqOB6>(E}6Q_>_@@36Ni^Di8?EHusr4bA~IvAkWj+Sa}O=Lr<p%$Qg~5U7;=Tf
zpQp0vKxkI_x<Hn7C+nR8zT9V*W92*jo_oLV>W}d{%FMC1H~%@py?}wiV)@Pb1kTMS
z^YtC3TE2@H{_nxIPX5c1lM|b#7N6kV@XYF>7<XCAgH6SS)0QS&|FqBO{62-ZpIDM7
zF8uT(@$fVy+cHO^Wp^8^;&%3_U%B}7_iHzs4*uEPygq_mmS*lhc+y+-gNnVMXuL@H
z&v&YtMebhx$6O{CnF@m_pJW&2W4)2O*4dStIirs|&Hc=Atuak(`h<X8IgIW*G+C{7
ze!5|Ni`)Ci)8s9|>%<~@`O@cRJ-MhYd~zBuXXA-$&u_l%?J~6HmffL$ZtL7%Up700
z)-zt6#I*7FMe7&p$@eT%&7&2!S@cbwJpJR>%Dt(J3}hzVvc3G@$bj>!fx@rH=Y^YI
zRoi+@+WU=J;QQyq*G7U@ua#&&nt0bE{jsIqb6>wRhcjZsY;7Nxh$>kwlwTHjf75BH
z2gif?|HhSm`5e-qX8B&ZMDxRxxU+lXFN8S1e*9+Tb*|`ZPJ#QP-$W~?#P8FP*{i<3
z)Bb+1=rd#clIf?^>wmpEXS~xoxPnzFa${JKtBL;OD?4vIeXcjv)Nxbw8P$O7C!z6T
zUOODFGm3OR7qYtXG3Sk*h4JsrYr|fsr10!kTyiUxeMMsA`mR0ee+V;hwcih((w=l~
z!aC86Ib561e9YROo6ou3>}1G~ZS5C4{)sral`i9o*?i-n$MF^GHu;vHe%3Ag;@=+q
z-H%K|pWNNy(X;+ee8H^%4>ia9eY=+0Pm$|sb~^qg^9A<|fqR8F{>RIie^{kx`T1ln
zllP~_Gj{SWJX?b&Tb(s`kdTr(QFGnu8k@C<|E@{h(yyN{I$IxW{jdIZSkk%W3<o`v
zc5iul^V3=Wr85IJ9sPbu?p>Z<nbVI~J3H3CyJCNrYniFY#Lwon_lqi?u&rdcxNYT9
zr6XE<E~};o#W~$p`y&$)KeMAbyL|l{!$L-<(i_76j+m@j7_>JazC-ZB^jQ_JpU&CW
z-}C>4{EF#0Y`no&Thh6ITBtR<Es0(?_hZDTO~zW=@}eb{Y;v7xa%RhdXL%eV6Mnqw
z+M&g=Z~p>b2BF_SPgbd~Qhm%=)NdU)fpxFbj6B_nsE?-)II6Gx|A6!IG$Y9<_Qj{N
z)N7U(&AnYxBNwsxu3Gf;G~UMMtJYuKn-qf<&c9YS>Bo%)vJ(_HmplIoD|lzhdHdhw
zYXJ(+mY-j-SY2%S0w0AWnWcAI%~`{0owHrvU8`I?Iqz-Mk}x-?=)(7<{j7_;wYs<8
z^)-Kf^AgY5*Vb;S6V6|+IW$kvulnvyox^Qkr*&{gw}*+Zj4%!7iuBY{6X)5zdH=%5
zztJ~a?Mqsk(#=@SEYCB~U)hslS@kdJ)MSqptJ`+nJhx^+jm8_tO<C$$pF$5^nPW3i
z`Lg+4xhs}OpH|8=u5o@ZD0E)iGh6@QB;L$q=ln;`#)qFu&-^DaxtCi&eeSn;EB}4H
zd!rysC%$QcCeLc?Z9dmNy-QrtKD9$r=IpBl+D~4uIAz@N%%D3p;%;oAXZo~ltFwzQ
zHx_%Cl%^*+>vUe4v%325<qY3!H<1Y+)2^7!jy&n7@=4Yu?pca_^{<(;0}JGDE&Db}
zv8_J8`Rj$t>gQdb%Iyrw|J{9W(`~sxR{7=6B)_<>6s+z`lD4^d(9ej)H>bHHl<CR=
zw}O+Lr6<%FIPNh7F1BB?-&)(IxNgp>me)ydK6+j->Ynyw=l3rwpSE}9s_y>dT()4l
zqRGnEEv_r3Z@IasDr2A1@<}mgSy!Fqxtf1C<^O^A-_^a&Ti0;$PdNUMk^6~A^QEvC
zR~IGq-u<c<J>jM9(sg}jKMUs1y(Z6p;PT9#Q~rhX&RqAK^t%0o+^#BvBcE2XTwR}P
z$87(P)m3gD<FB{NJRP&WuDoTkeDY+OMD6r7&bK1vA9$6tnIy}d_@{Q6o5eYIX8)!M
z{LkNfzV~h6l(Re!;$tf2h4q(x-n)ARlhO$T@p*FV&)=x-RD5~vR@LOVzTcm2E<ST4
zOTqGf=kXUhZ>se5nl9x_E_V5tz1%hZQSoJ?Q$Jj{7I!LSzVb1#sXDGyH1&G*N<MSZ
z>V@-D{<6H9xxcibz)sfanTD92h>ww3SS<6I4bgK%_d1H#Ox=1ls^OJ?Kl|6rf~qgq
zefn<%7C(QLA<h2h?k=v%vf!mQY1!N3<&>68xgS$;a6v`w#_iT27nJu3avq6qYT@|4
z`3^s8%+`XKZK0kErd;z6m}$8~L_L4PmZg(cuMS>O`ufU7oogwXjXnO-EvNgudj4q1
zXg&|=H1BT-FuW?T;QKR)e<$4L-TALoo%y=;8k^Px(eD-$cdLI`xX3U(kK6oBUdZm6
zpD`BghSHb(Ke4$bu0Fa^f9I5Esm2qFe&t?FJI(Z0EQfV!?2eg*i-ogw9k$iBPS|;1
zihZhlb}En0zsQ@{o3C|jep`OfQP^ltPoO%NFzZFjXq5^7>^7NRdwt!1`N8=HBJWrh
zl)SvoE%ohBNAvb9$GY!M_RGSqcCjq55&D!R7s@})qyG)lhKGM*PqeA?=LK+b7hn7Q
znfHz4nYR)fotsX0u-|WBEQ#H6HupZG^ujX-0uRgkxh;EAe~cscM&#!yLKm;<^Z7kp
zvF^A^ONiPV_S&8Ee8N5Z-flMIirvD0K<+v3{kdP{AN$-2Z+`42YIW`TiHTRr;x>4-
zw$$}IPWv>g|CYpNxw8p&vEB_vhn$>mxc<5OZT{oU#T{bl#~3c_?|ixU)cFu)$r~!S
z-MRBWu`h{V{@&-(JIRXLpy(%)?>SYJ9pafdVWM5e!avWxUda3Y%IVkb$#36e{oPdX
eQiNrOc4x!4ng^GzE}pivluxnPGwML!`Yr%k_S9zp
literal 0
HcmV?d00001
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_eth_link_fault_generation.ocp b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_eth_link_fault_generation.ocp
new file mode 100644
index 0000000000000000000000000000000000000000..71a2d3741cc66d055ffefc019eb891c6b2e3742c
GIT binary patch
literal 1080
zcmeAco}<skz`{`0pCTyFZ)<agLI2s~|DP|$F1J}fgSpQ#|6Px#_=dI3iThZ%9QNK^
zzweXlyuUB9{tB+z!(t<{&e`wRdmfJ>t#1p>IqV;)?%(A(tL#nUg}Ikj7hQegu;O8U
z>LD>x+i2xuS0B%8TJksfgpQYR<FTfR$BV_EoVj;SEW^)lswnUI36^u8hqP4ppSq|s
z>+eq)sYJEHChuMuHKvf%)sho8ttl`)ydYkL<1MS|PT{-Ldfv>c_}6{Rlv!Tq71yDR
z<I;EcGcw&yIkR+&OJ?Hn4XbDFjhn?5`D5{Q|BDrx&mzj@PtU9WVp-d(wAd<cIcrnU
z?;oc7e(@K~d$1((=jUa2(sloQ66jc%l_FeZ_U01TlH3fp7uTGO^~}F&9pCAFaoyxq
zvJF8Rvp+>P#n-O<m%4aXQnR~^fBd3|D~)#x`^&jL|NG#7g}b8Y_O_fkwwKH{yUa^l
z%xfsWU3_(!tZ?<ZwrjVH=A=DWe^P&L>mJqBOA23RhE<xpe{7NURO><fo5%O<R1TOJ
z?v}7mlAM?PC}_pv&m439dHilXl_t7g^FZlmk?#iSlhaPP_^n%PAGBAuM#MM!!uz)N
z4*NfEBQok|E%cFmxIpjx><ee*{%`AATc;y)Kef?JwtC@CnXdV-7m3btdOumye+uLC
zG$;M5&L0n2{0gc4BVqD?ips_42NQpOF`ZOU<KY!|VE*GRbC>-0iF`lr%b{1lto&M9
zms$02q;0$-p?QYi{_>K3*28mGO%;sonsig6w54Xx#0S@X9=uqbF+bj}c~3~*x<vc0
zJM%s+*u|q^&aR`k{F1t(#UcJne6sJAB&{VqmD9@pI<s#Ld@soUL3c{?lQQW98Odw2
zPNnGH3XOifN3z@W;+9GC`}W-_j(dE#@(AawS8GidWp91?XHCrWxQ_?a<1YT#6WYD_
z=$1Qeq6b_0AAYzp?{e+skI5JNro3g|wD-tj^F?|!m4#+4GCPW;*TghQ>m0e471vvI
za@pTQ+ic$m-BM6HcBXXy)7SkUd+U#iN-q3caQd;?sUu;z+GfvJsP>$*zrcK~aaS*k
z%KmoFEz6cHzIE~*gHF-Zl(v;Fi(|XY9Idv04SqZ^er4=*$2}9BV>TT;^ERf>{$kZ3
zr8@_mU0*mmh(>x^nRIVka^z3bm)1tBKQf1wbqPlVizzaH*r2y^r^Ej2x_7%?D2g#o
z&N=#OsUFY7>5LM~j(lf5|LZ(oWcI$LKL5DPPYNk`UFZCLnd5kd#IaW~k2^X(M;~2c
z{gN-uRP9RUy2;OS8xxPRE!5)U7W-MiDKEKB;nJOxD?V~>R^5F}ee*```l~NP+W5lS
z+bYAhOBJo+dLOOTb#{TJkH^ub%lqxzeQQ_Vx7G@H;H<0uRpaveV={M*`l=TNO?q7%
z#`?JZg=Q3IWme$^7UreP;(oa9{xL=CcAT5({GX}+e!KV1$p3S9>IKbKZT^$iGbNL^
F0{~nKB~1VT
literal 0
HcmV?d00001
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_eth_link_fault_generation.v b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_eth_link_fault_generation.v
new file mode 100644
index 0000000000000000000000000000000000000000..5000455ff4bd65d68cfcb234c950ac66d58d3309
GIT binary patch
literal 18104
zcmeAco}<skz`{`0pCTyFZ)<agLI2s~|DP|$F1J}fgSpQ#|6Px#_=dI3iThZ%9QNK^
zzweXlyuUB9{tB+z!(t<{&e`wRdmfJ>t#1p>IqV;)?%(A(tL#nUg}Ikj7hQegu;O8U
z>LD>x+i2xuS0B%8TJksfgpQYR<FTfR$BV_EoVj;SEW^)lswnUI36^u8hqP4ppSq|s
z>+eq)sYJEHChuMuHKvf%)sho8ttl`)ydYkL<1MS|PT{-Ldfv>c*!zUhW&WdCA2*5|
zVEo-Gxca)!cc(|TCu*;2>|Y(n%6p%A>$Ew=&9>V@<k+IVoe*)_s{hY$wX!oKt6yjj
z`@C6E*5ay<8828pWRU-NZ0@pvU}=~5#@s8qPt%`W_kQwe>YZ6H)@fxPn91S1YTXfa
zV<EqdyO;f&_C{5YX+@2F(-IYn<GVb~nC>5V$5A(V|CP7v^?omt-^p#Xf@509Wdmt_
z7KwcmwbhrG?vpOqTvK>UxRGi41i4>%{#Q4iiQ*Bo`|lSiaad79IHVvw;^&8h+jail
zwqGnTMcUQw;Au`C+w{e6XZ`tibi%Q;KIOXm*;x-1HBWG-{Sw@^!;+V40{2R`*wbPG
zF(;k1oEy}hocpR2tp4B8ctXU)-7$=EY?pJkiSHBDlXv{z@XF?Jkz$gRwRYcXmZwJ(
zrxhm~l+Bu$pa0fLrO9;%!_k@B?`HJbd|7#|eh*j1Hw~4eN14>_etZ40R&m>$H>pB(
zDQ#;07VKwu7suE9{hx8G`SA|6qFrV;uT4nkG^~1VCF^FzFOpT%y=y1$jLPzJ(laHP
zt|u}dSdy#zyzZm#GU>SI7rFUVO%itBxMMM8&(^o8LR*@{Y;U?<>R9xBmr|I_S*-<P
zd-gU2E4J)E|H(5=R!OAmhTs1ShOhP%)cPkRPxNZ^m=?(0P#5v|evZOK9f>o((fiC?
zEL@h_cgeJ!z5cTzU7;dYFFUnN`am1M(Bc2nj`&X8B*q|h@~`Rc;@wlyPvpLN(cg1)
zRg&70tB>v7)+>veRn^zd+f;JXGm}koo8arY_a9B&CG$6UD$jrByqw4{UB}H*CM(Tu
z(f;u3uoG8Cy!anEb%A4Trux#kcg}qI!}nxiWqr)l+?UHXeqGjom`U%y3^#vr--A7(
zhtmX>DnB#w*VK~|6G*tE8K5YjV0v87CiI|&)mMiX+Zqmc*QqAd3yA;N@JS%*k+RvA
zYyTQMKHt_m)YKE>?YosVb@!QxuM#eptu38DYt11Ulfqxl3hS?2GfPkPnBw3TuC?TZ
z&DL9Tt5;+uKbZe*+0L5HS6QCESSc&^=DWBJOM;|iV~04CiN^HLJN`EMzmE6#z3Tj2
z(Sn)N&R=fZv^+h6XQi|L-__Fvx26iN*6<Qv_%zZzyw>W?lEiOPvWcJS)~pOt)W}iY
zrul4QOsXBnq<c$`3D|Gl@o8GpB<WdNGnr2CY}dQ6Sj}$#g7-lM*Nhf7zxc6fwMt6Q
z?9aQKdM&v_=6qea@_WjC+t+exGv{vHld6}d?BH|5;p~aiTm3hB_^&=Lsw>mxz5RlV
z()!;L?OnmlGw=R6>|~@A<K^$xAbxwd|NUz$KGF744hNjY*E`pS26j9*nQ;H*+2voO
zrzkn|E}ba9<Aq3^{Zxgek3~cbe@>6+_}Bfuf{kVK7Qt4l1CO=}@!nZ++~J~Az+U49
zW$VV2$jVO~-*;)Q{q|<kY_T$ZbH|{jH-D}-?O^*M7U5N~WU1fVtM6Cl2R`$8l4|)b
z+$VR!N1<xt?Mqp|9bRcUN2u!IGTuKf7Fi3{e6vY4G3<7$Uo-FWB*ukV_m{N9gu4Vt
zPupRxz%tdKG-~&W%r`sD(yS)#$=v@o_NVsNvlgG<YaM<vIeWpBv&W=0f+m?<nKNlZ
z(GBG_t9GuKxM!l}>kIF$+w*q&c`PsF`r@=?-GmKVZ!+U64;YoL3X5o5SoXKcw3VqX
z<jt=Y7alIlkdC#>+B@^7<B>?V|0+)kX07Nryluw}0oQjswSOwQpA|hh^=ZA+uegv|
zF{*4DyeA@b)>IX5x!QE<^}L_g)~ie2dekJjwD30DET&o3PHxrzFY${w*XVAa9%`BF
zws5_b;KH@rj!2&GfBfyALAUb?rp3FD-P7L`ZYJ{K)ERy&{$r&KYBzS2iL6SrO*?4m
zp~kxIq(bNUoaM7_D%MZmdHxZ1P@jBq;fF;IliB>1bY#9*IPZtC>xz9*dCR`sZ|mwT
zsyDy<NVz;H#hA%lyT4$KQuRXb=&4LG7kqieOS=lzT5md=;M-AgZN5X5uD$8)t%ZA7
z*J}R${B)9H=Y?%2X6Sw|a7;S9idoBnwSZ-glv2kPAGHf71VyVqFSuuJdB8DX!Sub^
zf?sD9E8O9EcD0*-zvPEq+qo*9?^kE!%P&qcy~CH|Ibl!pn)Lz4B{xOo{B7$0y!-AS
zS113lf2xn~XzhEtLMlkY*X#09vA2x3*1yZXAo(fhyo3C+8%za%H4XU|TT8OMGwbKM
z_vpnU>4(czu1%S3kS6_ISx+@}ZTrTEg$c9jo=m@SGxD0)G7bkhF_|Mf_q5JEZEx^j
zaGH4N6`fsE{B|20nJLw4Hve<Z{xDWyCl))6{WG6Ee(Z2uy65PA8^3hZCEnH2+v{es
zrR&|W%sIAnrofjY&lU+L-#%GY%CdLseztukiy!-OM5R^zjQc5_cz*wTpQ(BAi@&xA
zU%v0%6~TJ5{7Rt9*%dpY|7^c_JNtpf>vBe;@5=9H303gb1n|uKTs!q){5~$@WEO+D
z9%}pD6r#o72_O5ST`04pF}vARI>vXZwdv!wlKS?~Q(mWb_sy?nuod3U_%__{#M_S{
zZ)Y6Zscj{6%}7i8oz|(hSz9f3rZlJ5FmSJUdf?K|Nl#{<KmR*X@%P?i)845p;C7W4
ztZ<oWSeAOB?8Yn2y!Cfx`DXn!YH4v4hz)w5{oHQPll97#>niJ#{)ffqZAdBodFsvl
z$Xopz6mITtd$Bry$r7Cn6|wq9XV{soJU%rwTr>U9{t9txu3rs~5oYVxolCKDfBu)x
z!e7}z^K7vA<)GLp(Kp{M5)Lt1V5=FtpyPhq-=zx^v$>+#7bJHJ?Rhs};>U>tDut_e
zo)X*gr*__+zg~UIH%Oh1y=8l}!MMwI<HQM*tb)4hOpFw!?q4ZVTd`mD?3Y{TS@xds
zcfRZ4_3Yb4<NZRS1~RVw{8Ed$&3|uho|W3#6eiT_t*dkO(@lG;NlW)RDLK!NX?xzY
z_gi3e;>%qdzRp;6P>Mz6>G`nJ+bi1BO&6?{)Lo{TpPM4Rz|>F6Xx4tky55=$kC$HI
z!o1hGAIInZy0*f3^X8UkC1)+$nNJsfe!$o3{Bh+Rd98_Dxwc)W>Mt*6Tcx$({;}p~
zd)}uk<ylwueVSR+iyJq5tgo{lJz}bHLFxJNIWw!*-R2BA_UYuY(uBB){*PsBO6O#M
znzLl*-<+-KQoCoh|B>G<o+b3|@9s%!LQl(<N*v_ujWs*;Jtg3as`RQalPBbG*K;oY
zW%TDbw}!)$Wm$^@`27BsB<q=mg)glBG*|KV?*FGJ&(%2etDN0!&7?g?weE3N_a0qP
zJY|M{(f#$I90teRSaJoQe*BpCa^0?+h>|%rJzR`z%%UHBo@8B{Gu1?{qStv%Out*m
zmj{<^dS+|9-Kv{;BKV`=<<vQE5>7m?-Yh3`b?yq*!{W~swp<9bU%6x2b>CuBuIzc-
zi=M|ao0P=({ST2k85A&iiTeb%dXY4aL^}nar1R=uAEf`<`1se)7$3HN^Qxw$v3)1!
zZ*9E(@7^+%pS=n*E#|IVG`CAf;2VGZ1idE$Ez2}kzbkjWf6o5Gf=aXMb%upjN2T4D
z2|rwFdd!KjNV(7YlYhrd39GQDw?#a2-}14tDXo~QxLAHi;<aVnzgOkl<uYb^V!CmY
z^j%xlhwMdvCl$VkC_U!Ut9vAg>B6Tks$F4!j_g0StxG$AbIuD7!*xw9&z}FzSsOPq
zLfMS<$D;eEr0P}A<gYS)+Tq5fe`We1bCKysne<Mx@H3Xng*`jy`$Re_HaO$AdR)+?
zl?xJPPMdWjJW<-G)A8WyPTTT;V(!&16#o2pEwJM9)R=#7YyT^og^AZxwcP!*Ky25?
z|J~DP?FbF}pv&>WV%7Y2TQn7XAI>>scScF;$z`D<|56$*`AaTIUoWz0>%{06vh@=$
zi9PxDDfOZ+>kQ=^mshlWE1bJ}ak%Yio$^f*5?3xX{8+E|tnGH}zS#m23p>x;xo~ln
zXqkYJJ)gcSXMp7EfAUL2x!2AY)xF}q=Cbn!#kI{6t)5aDQS93+CvD$nEn-)DCiqd>
zlaH78UM%SBWlhVPe<@)WZ@HuXEJLlG9Iltzn7s3&103AC3U68~b-X#bMj++1YXrNZ
z&hB~Q)5YaiFlshF+#hpSWZlQurL9M8UkHW89Q(g~lh(WyC&Ib^&&Y0{=4#RyvrZy-
znQ&pzw5QB7)Ae2jtE`K<z<Tk({0-)jyLM*I@iMMvRsOp%nptYX$~>0*SE44le-9{q
z+kU)vclbKVt~G_b-%l1;zNb*d`N5)f)?W{{b#8ZF)wRq2Z$v%gCf)U~-U#o`O=mF9
zaW{@>47$VY)Hhf2zp>sS*5m7>!l!gf{hFl~zly7Sny>{Ux76BAE7tCaSNyeYLhlQq
zR2$o<hV7SJu3r$E@%lr@FU<{%4yAXZBiMR<Bxf<q@H5v8nc2PWO^3@tv&Z&}v<)ZC
zdFX7tZmZ%2u7mHQ-fgJ-bk}s<{=T~Mg86FRDfaQUao$G*ssxw##Rdi6Zd8#zX|8#&
z%y0RwUsBU#b{@%lHS3Dj8WCfOX92l)Uw(M-mUHF}-=FpMLZQ2&H+Kc(PF>Nn(a%nV
zZC}oVKQbTYN(RdA;A>j6!FIzOr(5pwx4d~y=apW(dVTt?48sXF*W{jl@ZV6i;1p}y
z8P71|MNiIp6g6M>)t|Ixj?z>U34Y^Dr)7-?|9#t=B%5+^HPgDty=@$K<t0S^+pn?U
z_TS3;Vbias9c#GH+*y8O_MdB8YR@>iT>LlNW{LDC%gL!shZSc!wrE_sQ9YNRDO*BA
zCFhgq)CHT;_b>m_z2tG3pSo1G&yTlJ|1-q*nJeCW<?R;lZpE3_$!aZ@q2evw^7F@r
zzs$)cd&R>vmuJ_^_7GdB^yBX)pK8u)b@!gHZp_|VZk9Q<WR`x!z6I^VLW}~Ojpp&Y
zznng*EV}&pBIaucH!7>?UHb38_1rDbU8!&S_bS9Vz31bbB%2q0?RyB%!k7D5ogVDx
zu~E-cC@X&GwrX{JdPUslx_1Rn+5>;tE;@d0FaPhf{rP!P&pu6wFX=g9lKtxGkEf!W
z+2&V1^=*56pY_D83(UfQmmQDY?3U0!C&Vrx`d*vb&6dMcg4gHG^G*uYirR79wRCIY
zZmz<DFP+atn4Ni8>V5lemHrp}zyE>q?@fa8f~KpUojbDA(<W8IgJ*?K*^?&^_X@{a
z)ID3Lb#cNgsr@45_a_y;`W9iswNmzbbDxn1Tfp?hz<-Xjj|!)LoAuPl|HNw+zYli5
zX7kUI@p-E{W7X@VKrfcR8&y*e9_A=}&MdUe|Fm*v+`$R!ire$jUb0?%y(p`pbsF2|
zjSJ6Jzu$goUvK)xyVI?loA2*lu(mg{?%^BTU>8RHWjkNbTYmHC?cmL6TbVDMTwpw<
zMwDp=|BEjVb}*bj>cgY%ne=n|&#&tj-pQHT?{Ku{Yqg*6ihFEqny>Gl>ipVW_QL+$
z`I@%LB^Ot6B=bBhHrV@T);BG&EBh3@_V=#7zhwFEYhlOL-Yz-orIIF=|L;N9nZrhD
zjA`@r-X+~H_@AX>sm5BdE3B`+`DH^}2*Ww8OWXU}w%s=SaeA{|G~41tU-wB<?(e?m
z)sxs3IJaLdbBX5h6;p2L-&%j|M1mOak;Jm_j=S@|YrapOzsdB$*Jsgp8}rWzeo>bW
zlA84`zT(o|IE9v|pW7F(2uSEVv^mTVE}w8uZ_SmA9gmYE6w*x{R;>EtuWeAm;#4zR
zRAjyG|JHNL29xZ~ly{we{Nq$x^ef9LJ<JwIxFR?fa$0RXGi4Tk>RG#;FP5m)$Az~V
ztUdK`V`YoAJo_B!cpgWlJ!>5&R79$LO8ot0ZR2K<f|RYY_G#&vkuLk|#eMQia?Yk*
zI2`YEYgYQAQnPidUUu<TKl;>qVlkiQqLNUHu2<b+iSvFWZoky}fYVIGd)a4CqeZis
z?@Zc|8?&f`@yD^#0*{u9$R+kZQc%Bl=SI`w7wh@urfj+L>Ex@*yqQlgp8LrleXHGK
z)#i|H=B05nzXV5Dtg(<Psa%jgP4BgMTeF`eZ-$a=#i<_?W@kTrY~6kJsIAo1>HF;U
zZ_bL4GvKoj|F}LOB2ytrwB_;YUo|X=pKga|Tq{^n{X;Gzr@HsB_ks6juUns{MQ&!(
zdU!jc>R#L`R<VmyJx|6>3Ka}G*R;Flig5h>@DD%S4}QG!c#A8?SNC~x9qBDk^eiW8
zc<5i>skHkEpUn3{X12c0W88V)xL)@4EZ)8*{_3$47llf;Y_RG)(=t<XQJTi=$b9pR
zOEWg_f3^MJ!!>25MmB8vd>8xb#jobp^V|}BAXKcaac2v|k;e-4XC-<X6jnLS=J_Um
zF8;~1;sC>W+a*<^=L$4rPWY|c)i7;K&sX_bEKkq6G`#s_5j^ivudeUS#Lqv|eE+!I
z-d?s-Q(5wwA<O=Iy!+3&uG+Zg{FkeI8}4^{h(7qB_<r^Btfn^>%a&g>+u(RvN?_+i
zu@a}(hEDN6tV_<$ITTYF@gQkC_qI^G+T<9?U9+m@D*ybd7kzBPuR{@9o$ghOLpvF6
z3owSJn_gObIaxWst8c2A%C%mBV5PK#@CTuNmm;Ru`>>c-8{AgqIT>WTt4lh`Ra5fP
z5(lk>?R)PxInOP$4*hb==Wo;FACKeavly~k{*IMCvFP-2*{9!_>?-<h`7Yjc)^rz}
zSZ3>@pgzwTOrd9P+iWe47Bjn)Qz7c@?jxC@weVJs%k#%p8IQuw_IOWS9FrKkWjb?t
zZ`aJ!Q<ZxpnM7u(hxToJzi!!=w%4Z2CU&J&JXIS#SGDEmxP8#+C_B_Izd9{-BahI`
zIsbNZK8*PK)Ux{b50Pn-is$=|>x%sBUNHac-M00z(g}Pr2Ypj*78o&Dq+ifmr@FE&
z;#il@3Z3$eqCDrkg2F4dWXq__pV_R+zb??-SwM1?Y}>}|&*fV-*=*bz-m|{^tMlcn
zyQKS5{=L}OpVQE|)k8J!;?Zw63Zq<apAPN$<KQZoxS@Wr@JjYw(_U9Rm9;LOlDR3?
zTtAib@h9&C@>WLO-ilJIY<52tysKlj?>@g0$EwI#>6+qml|C-^`5!nTdU=P4Z=_#M
z$G@q^6N;~F?EWbCi`TYhO>%f#)|4daNs_NV%5K)IOuP`X`$$Uj(RDdYYkqrtlz;Xz
zF=W}Ih%RsC!y6eFiQE;+EOT-caXnJg)wlHTq-WwACS`6s|7fy}xcuYNj3!2pPignp
zmdgIF&2UL!3jB9eVDrvJ)s=U*X-TbO+wKs3*gf(s!>QYH8onp?8C+5N5c2Z;#h)L=
zYFcde3V)n4=TX%E^stPx=c;5T&ChU(cz$+yb=FMJfWI62gT4uB_y^7TxWQrhtShax
z{>eh-nI(R1g~<s!jNk2J+#ob-O?yhrWhrh))0+aDqUJp~Y$P;C;?WE?$xD`XNf#%)
z&Scf>3x0Qaiq#*7B#r2mH#YJv)-;<PmlK^iJ>96$zkT<z%tfgWcGv`p{8RqOarA^j
zumfMmiu0~(=CSYQu{8CK6x`-{{HyXkJre`|sX~UKdkvz@WzV=C?*BF8g6p>aD|d8W
z%-&ZmYU}Lk{zNf#<u=2`ij(AWH?EsIcmJ}-s!Mow=eqv&eEv_%zjCqPdG6leNwyWc
z&&&^#E|oZ7uzQ&tA5;68t1q{2exq?raevR;AKvN)C9gi_aXd6RH#N)ANB`|p)BeMJ
z*L=gAYx|BwSidv*b9Isl)4R)m9<G$Db^bN)fU3%i+bwTbG)Uz;+$uHP^7%|$BomKB
z;w|+#DPa%abWO8(kgrj4<*m=!Ti3txOyF5MBY#r5X#?lA+M6C`_U98-P8H<KT-R)P
ze*VA<<BSh_2bC5rV?WEnqx!v_V@v7TW)b@>KkBakKQiU+7LSgV9x02C)XY@c`qIK?
z{-s+Qe%#-yH>IBVY<kFM4$D$cVL?+x-FLgD+a+45wq^*kznlH-wInk?Q}dSTF_+Vi
zGuJ%q+x;!H_$XJNvtv<K;fh<9k3K3{ua!F;$iKtpWOm!fXs#Pu!z)-`ufLL$wBBxI
zquuAnM_Qsc$Q{l4=e1>>RF-%R`@GX!hBmWW69NxO-;i=QbaSlgx8K!az0mpjvkCjw
za3)zlGuj|?c$M7jb7C`2?2A*Gcqew&+Z{pY`J0Y9{;zsAKb(8j(fUQ^@8$m9-!IX1
z`b@gISHUmWstFpcn=QXTlfNP&%sZb=fmtApqwtNzrk_%>M;>g@ZhrqKGR*eOVm_nt
z73&4M-x~UE=)EH{CH~Ilgv{8F!H#o8jjw!j<oc#6_-9$0!#a}>_gu>F_&-0Glz)H9
zGvm|>zP=Y9lRoa>cIWHER*~c_=JOVwmb}}|;!!R#Vf~eG?GtjADa?vnm0RAMi~r;?
zpXbia7}<Y#Qs(@mwWmem{LIyO&hP7~ob>$ifxU$_w_^Wuus1mhS{#eg-I-&hxcKY+
z&g)yfzE8bh_IPe7@9!HTFIav};cvE4>8z+%`n$f}a%z9uCMPB*!^Km|uI+lhTmIML
z^Y8L1UirAR$9lGYx*j!iL&~-ShW~+^f4L+ci1St9yKZx*_fW;esH0}rcpj8{$9Hd2
z=#KfwI8kcC=i5`SPcz%ys9($|wW{q9r`N3QagUwPNQNEp{IY0WP->F=tHTN9d_S#k
zvbbc~1<PghCr<31`FmwOkCC&tYIyF7gC-lNuebj6_Q3i`zMqvWA5TB3^4{00z2ogC
z-d}T~*3DZMvSFSs!|L4~ug|sQuI<cYVw%xsb<{?7z4;@%GTYUz;?gqxM+G-nh*-SN
z7u}i9b<cNRU-&+kqkbo)&i`Fsbn9G_`jWh?%_adm%-a^3WV<MB;GU5oZMo;v?1vK)
zbxQv)x>~<;_06vrwX=JTugjg@di=g`ONQ{_v%*&{Y*V?e%xK6S>Cm&<{G)x5!?uod
zKNHU`UXd?!Tr2xSh3$^Dl_fK@4}b2e_@*N?<;?dVv9tMp&iu-^`H#@_C5GG9{@_iW
zcG`JO=EfCCr;W0^{`_<>&n(*}Z{e@He(7P6gGYRG=4#2QSjDUk>I=R&w<GdFEZc2P
z{)!wUW__p1f8QtN*ybj3ytl6WbEQVaTj*%)oF{>7Wk0O<YbD;itQA=AwT7{Y*<{)(
z$$e{P_PBqKjb3YhpQZWZtl1g4|EjK37##PVx_AzMN7ntadot5kRYyO%exv2Q;m@2p
zdG-n=y|u62?dD!D)pvoJb-OahD}{4!xejSJK3XRpSTkqcmQ!}e9~(?M|7p_2$!A^(
zi)}Fx{_B;v|LNQb<=n;kN$1S0+eH?(&z`ew<Bm`+mAw77671_v9N2hv)=q8C+aWwx
zrfDjk*gd7gYW0=}+3!l_6;A&xSa)4}>d})QpDniZ&OCb~dqaHy<LT7z(YCJ*Dnr&A
zzOF8no<EUC?^yb7$ph!Y875d<f1{Q?zvlbo|7)g5%vU{R@!*Ht2l-{+z4F$*Un?q}
zc3{!6Q<5KC_K3gs`1;sz%C9_~h=0Btyv`_!6sky7a+cfM*gw+F_b5!06MwQaHCOhc
zNyiJPd#b;;`wIN3VY}WKz|q8~r>}9re!mM3`;PeF;OjYW_=4l-d~iwn7aaG0gGKzS
z$ZRj$XvK`qk1JBXt~kc~n^}W-dv%oD`Y)d)9t0oB<9|25eL>={S1D8WKKjGl*!GFR
za^_2R_Pt-ei{0ceZCP}iO_zU-Z9?cx<-6gX`)}oJ4Vyi;HRAl~=gauA4myNSx!Lx5
zJwMNfxm}6I8~QG%KV_AkoF(Do`1ngOkNLwNGej0njNIniwIDON{=<Rm-<`@1p8d#E
z&RODA;TU2&?c%k>lB|axw9{0DKD3L!v3RkdwDRyxt#jt5yYk8$w=U0fpZ%tz<3`Pc
zYQ4Y*Z+<gPwdI)J7V!1s&3_y>msy@XAK)PEUmcpfqJQtPeHQ20zdl>%SE;jN@-#UE
zRmI>f!l|L&JFjo!zBH5hYSS7E&F$II*6HyfX+1)Bju^V0j^OdIU`?9%Qn+A^fLq??
z<CRT$AC|QSZ(NaiQ7tlYU(37dLv@Fi*7@4lYrVX)tMJN}cMC2&IKa&Rxkt{Q$9?Wz
z%U>=#-k-XXzqj?+TkrnhrUQ46ADiLbUuCoSR!_glKFPhzzTL4(ks{JU)6Sgxzhu9k
zxkzitlCDO-vZxvVHgxiBUH<s<wcAZM&98r4dZcdqggilOq1g}EUpL=yXy&@y^!*CY
z=@$m`V*7HY&vCVKpT5c?rfYkE{4U+)d)75eTEE@CaZSdnSz<2JO0H`&o!I!d=WA}8
z*XNZdW=ekR4tkwmY4Uu*1a<?@)P=_NJC`MzAAh!-v1-d>qvy-A^{%z74?5_g&bp`S
zoL$DxS!*Jh_ZNQEmN`%ys=ZVFo#lcTWid9HQitC#=lnjpr#anw{q$(F|8pu2F^5Y(
z;JJ}?V#&oHx!PsbCd<AGghsQ@cl-4#*C<ABa(m9*1IHb+u6ZWBO|<^LN@KF;Nw&FS
zhdi!4Uzc=U<DNiHX~;6}TeAEYr#(LX_Ww7wADsmrVdlmgp5^WNs?@spy5*vc4<DTP
zvw2zNq-~aOL|WdmO#E`F!kAb6r|w$eu9oNV+dVg{Gw}R4RC4LD>Wn9SSq~TA{MDc7
zv0jJw4fCsW?`v;wY1Q6(>b>r%-wQ=AaQpRN;bnO9%`o5pPNTB&G2Ne$-`o6NzA~0P
zU3vPLbvjS-g1<3}3Q??=S##GJY}{+D=W=zKzHFPtwxx$B+;QxfnrN5Ecr`O(zUuA6
z_1!M>#l?P#^t|~MAjTBRrY9iEz1U!vke{E<)wqR96V|B(&a&>hH(^R>uK5~`?)XOy
zPyc;aUMc>YljVD9$^GstQ)i!YlYGFL)_r>ZvdaPmPvRsT7M~0%*u7_0<sYj*F?ZBC
z&)B$e_59IjUZVH-@L`Gm?A3b7oncGAo1cn&awbf(W%8c%|1A31Q>~fZJkKnuE7{ao
z@R^G*Zst)jzeD%dM2OdI+|hGRS3u>)wp+@R?#4&ttkGv&;GbdQo_lTWwCcYTuAK;e
zyp5@r|K5@#rm?}ZCwT9_G`nEZLB1c`nlhAry?ox}ST|Mp<H@~0-sf>-Y&cY`w<!1R
zsrb8%3`}1>OPC9NSQHZQNOR7!I+3u~Z**Ri`*;S*8+1Gu|M+oAYP|RSSC8Iy?wC0z
zbpQG2qTgkcr*|oL&b6)l*Lvxs(x#1)%{M<5EG_7Xne4*1TYH_YXux)k>FMtz1cm<!
zvj)9CmACVwzogrqc6&MY{~AHHPp4#Yd|CFc`^Rs2VMDbWW}MP04%gkf>!p3}8h?Jb
zXvKP#MU}J6x*S9t*lRwsT52_?Z`dr7p8Wk{%va@$J5Sq|NxYa9#+X%lmRDZRyl$!Q
zr>%|77HRbsDIXFJPy59a`@s3fN%q)ErmTC@8@@hTf2*_l>s{q(O_e?yB@#Qh_wICi
zXJD!%o|Mv{W3#C{!gcPyB|Oth_rJbz^3BDw7dEZX%|85fR{5QiQ`j#XUCDFa_RiEw
zU2^5#x(`1-UfkrTu61N%G_U$Xxm&s_PlXki1<fzCeez6nlc>S0GmYH(i>H6vbkgR4
z$D8*KVav+BCWoAoHLzT9e(4GKs|qt2jvtibv)<aR6>)QVoXo}Mwf|S|NLAE~w)DRG
z{@NY?Z%Zmelr}t46VFR~bXao2xrz4X3SS(2zx|VO*d(lXS)aeRHMhKf-p+L@{)#G_
zPQ~>XtvYq!ckG|bCk&Y`HD#3gKi8`Jn!wz!uFt-6-jvi<)m_3YFQhpHAFTU&(z<Pu
zV25D-Q`2WFo}Ia?R^C}}J8^1ibJ_Ymf6MHCRNP&dcChyQB=M3@JwJMuNAONr9=*2i
z=b4#rqL#&7;pQx>)>>1pv*(np)afk`ew`BD6)75-uXoR@=+(O?rAL=$ZYwn1<M2I8
z{_qJIsiKA_S*bIM^wjs+)`Y)4Q!Uodox1pI8uv{jt?jXHD>itpERJORYg52bF~4P_
zN}2Prvo3KPW^R`>Srenb#eeGVdCOi3?d%A=K5OrE|5oLK*ciL7jt=Vbo_CKNxHE-W
z=*yvBfqqXm2=8pqJm2f2ek1jH=APnw&*$;0PhI%>-(t44r)cv!oA|yP`y|g#e>-`r
z&x5#Q&ztpmZoOaMvLK>+IbWTCtH9x}zjZjv!u&S-C4A3jPuMi2`|nkU#Ip~7+TBo*
zmFKZ~614RB{CvJP=|W8p$)f%i-lm_&GiRIHoq4+UfJU6#htRqyU!pf1+4FYEzhuK1
z|E=#Fnv}aYZTZ1Uo@aZ@tJgQZ(u_DL&|%PPBj?94%Xfc?`1{ot7m001>11E2AFJM>
zAI{Jv;d?1?>w~g8rl(%6UgNP%cI#f|eaD37vET8GUwW!_?_&kKWs&8)1<(FnEZ#7w
zRA|lT!@n&p9$78$tegEkBq#YfV`PuznXTJc+RFBH{m+V@9`xn;)@~uKWjXhExIfa~
z{>@s(%prE;yXr*thktU+7B1uDy)4_hRPJX@yxJQ6CieoiW4G^LS3VFDqV;Y=J>ygB
zD+ZF=*{>~$?Ruw@cc<j$lZkqn*?y5ZeRKBmU#^y(@gZdn%TwJaVM2TCcg%jGm2zro
zo~e?x`J1kHrtW(d&o0rp8srjWw{hav^{%T~Pli06YO&Ws^#^lE^4>Nb6}i3N&%8J*
z8CK$(yj)B7-YgYEzTEHfSI?IocbOE)G}HXm2jPU{i!93aD95KfnEb#Z@jy<(d*j8i
z7B5|j7ethc_+98x`){HrxXEalWb`Q!_2;)M-}~9}p5<xX>XUfO<#O}IDSY}4PZ?aZ
zUH%-isQ&i#>z+-QPnAem*@r3rWo<By`|w=wM+^T#H@#W9oh9eLTQ&VkR5CoXS8C_}
zq8E9>&*rsUR+`%SMRx1O@B+U*H?NqzP;kjAygA>u>|Y0e?)-1PpN_IUp2!in>tN67
z`#UrbEPQF$d`Py0Tl<JU*QV8_2RlmqOlChZu<!QeOUrv|Y|nppV(jJH*TRd#DwB$S
z=9eB)yK`o?I5*eo<RdTG=ZjQUKZt$ewfSVe;7gAVo)@mknT0xT9G>Z-C2JS->+%=f
zPH+zGxNVxKr=*vB%{-d@#@4y-f_~f#_G`U1b<eqD`)3>}Ivm2Gs}T9ahDo)<;Q1V0
zPp%1BE_3$X%kGo<^|9!pUD<7`nJq_S7-wCRwSHxI;obUMX0!EeY@3-^MK#=d8q}n^
ze<?>pgmaE-K&WQqiT-9)UyZ)H2g*Uy;y<Sgv#S@UOLs-j5qXdpe2Ra9>voHDck696
z-;8y|qAMcpdL|ZKpTB44x7Qz9=X~P#jpn?4&envt>Y%=tqHB7|(z`j+-x)h!h>o0G
z`R3>8TP|Iine&esvaOjWv+~WI2CexTZNHv)9+te5_hsis^&6J2{#UsFe0C$fd%dow
z>hiCOZ(cI$p0PPrcegC!$%@DO*3Ld{bnMR&k^BsqTj9R_c>-~AyMh*|IV~|2+_K7W
zW}sil#Ydw0rB@ez_<i=rt+=Tw_E$N!?y47i$*|*gv~cC&6UTBU)o$%P@OtIZlLqrc
zSqj4PJe`xyzWHpDEcwg!MCT!qPSN;-HTUZbPsvVb=8VZtYSI0|wM``bci+05KhO9v
zSN;F;;jp>#N3WX|mdB<udT_e2hOls}PmiA4^<mk!uI<+j>3iutySBaaD{t-7yDuzX
z-F$OP`Br99n|~PprFMp(CKd4?_L=oFp1x^FzF+_Q&&lS$r%Jn~%opCVsVC-K$DgE^
zdlgIhzMi|~D0TDWGPR(85w;6`llOfrwb)?%SF~-bUrJJ<%%0TQJ=34f>pilnmyPS-
z@sJnWn2tYazs~LOaqD!}6?<&tds<sU|LyuA;@%%Vv+?h~(;7>fc-`(jezScuYm%*b
zbdK(VhM;$!Y`?eP`EpNv<EQ&OS+@MDX`OjFWG?%qjFlM-6Eno;3TvJ`D7|C`xBjW0
zn+2!+*r>wkqV`y9pJaZdOlQgby}Z>+J0CpG>I_&_r@TS9;?_6$yo8B&Tf)MB@N@io
z^ZvwfGih7<w<?R5c!vi*sy`*UK;iK1-*Vf1wO%a$mwQ)q?uzYdaub(viX02zY1xr-
z^T2^=v-X|Un7Hv+t^Y>HchTBAS9$CAr0(3eTGGyz@7ziL)n;ejm971u<Wiq)^5op?
zH#4^V(0V(aeFckwrk~)$8pWW=j1>z%oako>*~g!zbU>$MS>E@$ORF6frhoKa^NAtA
zVVTkVu+5C~o4&hBTq_A&sr+}X)|B^xvQu8&zNymhdp@+SG4s-<6?2ZROLepIoG9PK
z`*6|e{)va439mdctwM80W98%b;t^j@&J^2ftX5+6r*&bQ(cPCvo2}P(h^nY>Rcy33
z_Pukm>%CJzMwxT^i{7*%(}dtnYiyLNXWmMdnmK=JytQ!hCh>i;Q~%ZGTXk_S@UX91
zBIV$rrS&E}dM$hE$+`F6+xShMIrsMBJD2qsRre<H{T7|_HP&>ceUZ6=f>)sE`?}?q
zKG{FkHofCt(6vo|>DH}@j|*ovna{8KeY&>i!h$EkmL6X>|4$DxJ(nGERzS*T(aU{1
z)DCW06@GB7i@)-XNnW>K%kT)~pK5$FQE71^$B9En0#D`6ouALJtz+%?7OR3E>n9ZR
z2dD>Tygz^J-7F19uBhJW4_&`$^Ugf>>fHJkvz;bIi;H>Q2fIIWko?3p|F~Jm(x|)@
z52o+%s&onb_ToBc**b~c9Ve6%4gH?JJg)J0#=B%8_wCJ(?@c}N=IlxfftPw;I^!$7
zB(|M5S$pCypUnEJ`u171Q*W3=sQ)lM_+rBx&ttnv_4nR9;3w2#b9Tz{z*+w$o4QV{
z{oXfO@kGk1Gy0N$(``?>G;p8i4(Ai+sebV7^XJ+9pvGWZ>fuKWPD@Y!XgQMnMCGw=
z`y20$56t=sVT*FlFmg06x%xQkEw|?ZbNQWGevkL03fV2%Q~oUHMZMz>v6{IvYnm?=
zS>~yl>z<M>pEzqH`;7GlXJ512Q~k7ky7H!nSK=H`?#c-5{nEX0gRbtKH~;um>M~yY
zS?v@wmFe?aIn~gi!kur1x_RHyIZbk}L}Xp;qMMYLGA*|K_~5@^*ZFH#TK_p&tAt$S
zU;SgLzv300RMY30%k__3e^D#tm9*i*qo8SVhpv6{HEc5$)4hA*!K&sR*&X70Pt5d?
zm^{Bh_3lGQX)(FoY5A+49lbx-r%8Be)%)#v{l|X(c^f~oQSghlRG{?&*NL5(pROr?
z3OJS@{oUFmwqWtai|gYGUM-mT``2pAJ&)t&SXZq(yr3r5=t#`8o|o=n3JZAxA~ftH
z9~;{&aL?Jea*D8O=bIzd0jqb}-s@v;<o_7>sH5_)aq@>8<I5(u7AV)fJoDhhw;yWD
zZhuacdv{ah;*2ac_D^qGIIZVYM0VPXJzx%qSC-WX<-R`W$ZFFmlV4vw!(_c}`*ySW
z<vh2A*1iAnzgnp)Q_^Dfksp&cKVnocncFm>r{k6#+tvlon;Ig;Dpp;Umu^qhKG4Eu
zxp9?jf?)HvuV1YWYQ0Onyz8TvM4pdAt&mQfM_c~Wa+_<;8Sx?SxEJZ_a<AFiBYz>+
zbLN8S#+9vGR=VoUIAF}NrvA&#mCBbAUPS-2@@wBzDzqu?)E2E1@A^d3x4wL#-}iBq
zr@dlceLLsV@R$gl*BKx3Ht+buB|O7_itY_}#lndJ@1Jm}_Aa*w-D9&X=)3&4RgYRr
zJkxZqTTEV8<tHSw|Gxa%Un%i-KfK$oZR77Zk2A4F`b@OayKA+HhilHYl}+3)d-cjL
z_wSiqW#)T%s!uIk@!;gtU)NoA(ssVQx?Wv-i?Z_Me;b&B_H|tko3q{fQlDH3_sk8e
zj?ZH{lNZ}PySha|F!O?K_?spXzMGb!@5>5Jk1MN43Y}wHKS%1<`qH`g0zMZXXueqY
zZDRQ+i<H~b5}iAkpKK1ZNSVyrG*Lpw^~T99uFP|NUaNJjo7Ka)o2|fFE76SckK2><
zXS@=A`%{+qny$WWbMT1wZr#nvyX&tqoqX<P?wuIf9dx00;-tSO8;?i^d4+QwEdBFn
z&6Wk~E+13#ey)C>E9`bRg4MHj+u1I={8p~Qc?bByQzk@z=2&i%eKkkw&8;<smtN-<
z+3)m8a7_zZ@nE)DC)@WsQY_IXx)xGTmfJKMJvbZrEcmMOxoNALUfJf(S9`E*are0$
za^HIoJiFAI)aWte|A+J6A4IR^_&IU0;g=M~e@p$l@0mBQUafn!@sD-b-YxrPha^=i
zKgq357t%O8<wjS#c)STu)nb`r5;7~Id(*P=EwomKw9FHJ`?lYqOffC<z{zu5Cyriy
z`Bo{w=Xc(mwx8cO$gV1Kzqa>N#mmL9kr|&RuTk9OrN8jdi4{vr?EDVA-nNimPh9{1
zYZqow1{bC&HaD03Rgo8~-*Eizex9FiTTT?N`n|3u*|BX#wXtku+wp6=HRR?@^JwR|
z8Mty<R$<i9iwo*~SMC*D^Z11#tJR;_&(Hn*cfBkB;5^~t5h2M6m#`+spD|^YA0A$w
zA~&PD^2SXMd&z67SiRIc>%9t`^Bx7~#zv@ZZMWy))w#6hoRs0t35(4q<nEN&w0g-4
z-TZw!81J1~@qgjd4D)E^-!&yIQ6XU;qilICr?3kdWlrA6l2`DnfYmbi2}84c=HeL*
zWlKXZxI3~j|6MEcbOW2?2K9nYE1gel)6?c`y0mZadsU<NciDdbzvQf1|7Mx{f#rAN
zBA<47{Z!f3?Z_^ur|_Wgn6BsZwG$`JVVdonA-bm7+Iz$1Ya7F4yf*B$5z}-oevzL!
zQ@|s+EYLl<K8`!Bw0NqS+^wub2JO>!%?|tXW74K+-3RYDY+9dX(r`=et3ccaq5P{F
zr+q)H?R?pN>Sf7E>AMfx1S__^m)_l;wD!W&koH#xC$!jC7|)N9pD3ymyKDN2J((^R
z|4u)4zQa*d{nKi3-SIE2Iwj?71>AwNgH9ZHqds@jw<@Xkn=2B8GUiAhG<BDfKE8t`
z%6!32woN;8<IhaUp3Crdi?@*o-=w_mg=(JL_hk!iw|+TUSl2CYX(#*Rmuuf?W%QpD
zX>AWy>XdpS{><6!Y3>UN^JND2H>F>CE-vwRaaw$!;ep}{vpepj=`s0R$t}>k&hvC#
zVBzw!&z9u7Jbv(Ym13gs45uhzznIU0^BI3z9=sftr!JVH`QgJPuH9L2{I@p$kA0*4
z-;_T+IEX25NwA;w`!XAbrB2oAF()qgGMh5HJ^c1gYfi%BS>j*h0`9UT6xY<Yom#Wb
zQ`9tQftRcF!PEB_#J#iabd7$eDtvJ9%}E?GPRD<wnr-iFy6{>jwW+l=a{JL#=1}MO
zjgybA_-Qb6Zp7S~d}=di-&}f2YR5_^DK*}SmZuN*h%BCcX&&dCQqO$`C$05@{5Bd)
z|E|sTQ`PJ6^B>a}JPDiCRTZ^U^HSpKwQQyWIV%^wk~W>aeQNy`A<aweM|;&C)w|DH
zT()+5SmaEuW95J3@6E4wDLTTgwLxE3BraL}-7?E|8P6smpBT}t;l+uL>UEE<?Y(pE
z{JPw$$M5l2KU@4GaGT512WOW5S^f1;=I!$zLL_USO}i1WMPbE?k00-ypS#6kiKu+r
zzY9rR`V)$mDWAwSxuwFhU|plKVUD(T+UtW7Z7D0(+)(xV$g*d{f(tkOzu$McSpH}S
zZ|=HKy#o~|t!^@YG>bQGV|dVi$bvIXrB&$D(tG#U$`<|8xj6rW)pss|>q1)|Ml)`a
z?G)Po;qY58$DJJ)Cw{x0`dao*n$C*mzv_Fpu8#BwU+n49Ric>GZZr8sv*s`3RuS#5
z)m~PPrk~k<o_TTPbMy=Epkr4*gczhYNW7bU&&r8u^Z%Q?afc45|6F@4WpVJ0<7MA`
za`f~%pB@&UmGs}s_L1zH9nv?HA~p&g)%Wi6>UZueJbLOgzl{9{pZDH;=KT?Bygyi2
zSU%|PT3mWnyuZSLt64-m{h?6F52J0?+oX>$rg#}Mlpb2mTk)+ky!Vdno8Gr^2RuZT
z1P&+gY(MBB=H%fyZPWFC)vni@mx<5Vaa~T-yjAe_EXM2t8HEdbA26PIdSUm014(;t
z-0OIg__}1{S%<ct`z`YvB;&mdQ_AAlu1|b&I4W+F-}`vC8!5@h4$I~(71ilBVC*e>
zBAvOmMeW>!WERd0{q^guv$C)C2C#2<c|caEHk94b?eW?r=`qaQd~Q=(b}V3<@IB}K
z=J;!Jyl<O(zii}d`=gvWb&ssaslwgezgy>CN_)jW?^@F|mfNSzcuddL@3DvsH(1a6
zJ4f%~j$;zJriu)u>krOfooDPa$4S*ZwBWhQ>P1!yujf=GDQrn|oy_vI+F{?c_D7pO
z9Xh6z{5j}<iD~YpJNDndwH{fQ9JzlpGoSe3?AcFh-=AJ>$a%I{)W>z{(X<}XH5MW>
zzsJl@cKONqwe?u(CaKSp9UeTG$$HMA;ntJW4xfZp?mk{@yxM3<kNw2H+i6ELWE$t%
zPO;^g%**)xQhJ<f(C>$@E&u$MyuNC+Z(xi3;=0tMt6RMNe+YV7M&4;qY51zTAVqwl
zTk75uMib0dFW8pm+rh?~U;QbI^SoVLKKqlo3xfF^O#F2}spV95h?WL*JhPg-dpak>
zpL$dFRp-*?`8>4`@!w^k8UAVMs)t7Fjhdz2)>Ln~@;vUyn@_L1IVWqpTPODB_!iMg
z?%!_TiWHvS+-P9oc&;#5_|a|ok9=$Q@#@Ugb;|tYo;XFAJyiUx2wQN_T{VVfXP$BI
zDk^DS*s@{iE}2S=N7MiN`p8Sf6x0a+cu{1qOXEg%?4n1L=ETlR(J@loohH$@a#6nH
z3of<pD}MR`H(jGF_sobmej!H0(OcbLZTr>Q3D>u+?a;427N_}_Ayc{Z?bL1C^`exu
z`EGj!sK1}&-S5{QcOd2eii<mQj^(fm{F#)OwRFKGsqaUaHng9(?5g6tJn^1V>FF;E
zm8#}h2tUexTDA57OYnt<-WB@4pDcLB)u+a7Y8`oWj?DDQOAPYo_nNpl9u_w|6R0@X
zzsIuf<~kM0Ya-V+&z`Y++cP<j(>|Ak-p`mLz+YGT@?Wvn3W1LtTk^mC$@gu#I&()P
z2WM%=pJaxljskPF5c3<i=Eaz6w0{cg$rEhJdeto;(mPMGE7C{$+R@d!U%%|~e^NWU
z@9@gmKUSSyD;izWoUr9WM=HldO(8q)2lWfprmvDJcbz+T&nwgQYDH5S_^0+<Dt_1W
zvNU4)^?-)hrr(8U%FOn!zawfAbM0qhcFF1LnSm$EPKn0%2CNTs`QZF+)-Rtl&l1&G
zN3UqZO$$6~#ndMp`FyNW`1K3Tx014g!3EpT3;6e(cR4p>`RB{YY@(j-6BzPBvx7Pp
zt(z$lH0_g%zxVH1JS&*&mYrectG}?=dw1QooYNm-*_EnNPQ1EV%y8t7YqaIQf}5W_
z*PXoe)>AWOFMIdobM{~D<R8>(6g{2(`ulnoi63<ePnRE&xFK`>QALOI$4P6PKhDiw
zw$vc;-2W#R1#Um&*MEQV#Gy-f87=BhO!S<0y>Qz8mPV=NM_H=wvp2;12pVm!K0ntn
ztV8ee@zxZHLo*LA`FdaZm!Q1yaXX<<2T5yx_d45!nR7bT|NG=0G2!Uqb9TDia^P^s
zglC6NAGA6D`Mr09eNTt6{}OS5d&j+X6Q*5Z5VU2UG-cB(qs`a$S8^pzb~qxMys)q{
zqs8Y_BA=%3def9h-Mr13<#!h|s;n%jbnS|Kx_e)BwZAu$WyON!mSO8PWeqeN^lvA;
zUA^Q0pTLGYZY%E9{`XyLsmT6udO|QK$KM>eb;&DYEXq5NR^OiJ-;?ife^VOoli68+
zpI$lcoT<N5U&63=-z?u^e$N|UrpqllAgRc(=E0YsAL|58J)2XU9Az-$<>9_720I-7
z)UB-a{j`;(xn{%JqUuj}iwfT9`3dN~ievmeeU8tOz-MPN+Zi9tce?tPWkymT=bwqk
z6K?ywaSO6I(Y~VjnoWQ7gXEXb4Da|G`__KH;%MEFvY2uI{kFXas#Pm|O?4|)>-aMM
zKa$^Hpi=B_f3A7P+1amOYX19QFU?vVA<-oyoPC2oE$N=O@s>Yv+I+8{KP*Xj!rOiS
z{@%$)orIq{+~$99ZRM-!KQueO?0%}__s#Kq>_6?ykeNF|9nR?&OP5^sjlBM@W6p-D
z0TG3|4S$w<XM11#WKg+jmi<rWuh;BPe0SY&>PqI*=xv3oHXdgzKAmBB>G}KL?)HnH
zeclnk7_oH5n&@W^Y*W%w*^k`|SQI+1J~fK@@9m`2UH1-5==XVF{HA!H%%QNS?gkII
zem$CK;a(6`vxMXBGu4Q=b+5lnb+j@*zh10WBlX|cuGZtCM^f2emHdndeyy>sq`yM8
zE@)q#)8na|_4b_7Ua*q&()9J)G-9*2Jinl@ea@>Y$z5v4CRWZruqY$eD`BR&QdiuG
zwZGraN|`pfxbLl-NZYqe)0`7ZZiYL3eRDmJ*tpoIxaU?DHSUw;velir@YTihk5^Y*
zvN_O|QvBA;HrHX&z1-)~JIW6izxi<H!N;R7K1|-r9Q)P!X0qU)vuuA}$s6oxwpw%R
z$7<d)&uttJeT&*s^7xp(|K5~o`^CDW#O^uoeIK2<+i2>(&zT)cn|{qM;t${5IMZl0
z%Z=RgY-jKJ>~Yw7IAy{FXO6^ut9e86e{NfKWLf*iJ%Wc8iLVq^soTe|etCMsI*rf!
zInK?yxF>XpbkQzHHKUu##nXB<GWVa8{P|^{YlMEn;hx$?mE`ow8>@Zt`tF>4vTtJe
z+e4*mTb(|CwqV=!ccJ*oDTfRa?m0x7nXjpS+f>2%^We(Mr*<7WY!|p~vsux;i5=f~
z9h-Hd0(kmv3Y!T(*NDAa$dG=5`>W7>-+xAJ;dejB&suV^{CLCt8!@r$>x|ZN_I+2J
z>dj)2Xw>%kS;2$FmrPXM**xlBUyGH<D6lBp_<r%)*H<!1WFJ4A@on*{SG?vQxB70C
zFI?mmHECU`u-1DS&Z%~uWfG@_LLwBdm@Lv~JN3zRZG(qW#QU9bYyK$&NJ=jat&6|H
zu<B5a|7A(m`X!H+&8u3n;C$?~<qv1=vvH_Z`dK89&&KVNox|Mu)?D(!n>m(hJU6CC
zx-m~rtlYxkbk#lZzIM6eL!Xb=)OXD}b3n1_^_I`!`givEZociDn0#f?Z*E3Ozu4d5
z6G~4gc||8J;;)H3Y~+!+S4-w=#1qzt%6ZEo_&43!S-(L#@Pd+7jA4U+L+IB^!_%C5
zqIMs*ln;I|Z|fb#zkbU&`nPD$Qcc~-y<6dj=wCCPzH7gDCpy3Ns1s8UpY5w7d-{9&
zq(^tQuw`1^pR)VVAC(ikKierdq@DiMqqXad1N))Jy)~H`9UT9;irFHZ{;cVcFyH*m
z=J3(ahdpn0?0Y-!>u-~s{TH5H5~~gtWr~YAaIbqutln+)?lo#wP4f>(-_+RTy7lHG
z!+>QSi`ZE?m!H@9^=tL1TNS>lmtxY5+06cI5;)Vo&GwN0X`xQ8gW_o>*IcDCJ$nSV
zD=6egPnBE1@@mFCVHvIm8Hd)YxP1zAb}$mVw)lyv!7QDGoBb|+OMX~f);9UqD0S^t
zYM)O@<_iv9qtotPYt$59-?oss{>3#g<`2WOR~HR-naUO0U)~hFk}ch4)^gwTI>(gi
z!=Er@&a;k^G|l(_?t4JUscEfW>C%TD`<s?V-k*J8uB1#zM2pvte(j<~6`wNOSnDh^
z!zV9fN>bb$x^=<1Z_+|lr8}pdQ)<-n<JjeY`SO}&K91f?f~VX{2<^>0);2TsV}d)=
z#r50Y-TC7zH{I;~>jxayMAjTnHWL$X5^ni_vYGqoW2@6b>x1RqO9=dllG^e_yTFnw
zN<Aja&oS)!wbE)$?Q4Qe3d$erR_t<*7BZ2TuzPAt>OO<oBPQWellUdf)L5o?#Tr#x
z7%qG3`(thA4X?wW6V_;*-~6;_(}j((Yme+!EMc=hydo~3=6<15>V|JYe>O3Gv|CnI
z!kMQd$@X<k)Xf!--c1UtSiG09)J91Bl!DfjyxG>GJnR?MAAEk@wp~e4;f9pzVh)~F
zH;i-yC;YiGBkaeYq_<h`-Y(O4AAId#*!f@Vw~Cg_sISlZ^|n3w%v#_1Q_rpX;-+<G
zn=j|7r=Q!O-|l)N%vs`IyP5adu}?2etiPS~YrP_5_GaUXvdf_=@@w2Wx2QymKHMuB
zZ&AW{siazCdW4=s&c(D#EyXWNxUD%RKX6p$zZ=MNQMA<YMuyc3;fv<iPAqPZVKwgV
zzO?J%Ym>8qE-Rmjgf4D;F8rGP*2A)g1^UuUTNiy)R58e%A0Bb(+uo%gmNYIts>=NS
z@|EB(E3yJK11Dep|66GB7RA4oF=}a?jPAzrT-P=hN!d;Bm@Pb^WS>Mg_r{7ZeHRZF
zaQ|1@v>{$<!u`xFnbpmDbDQ6pl;`%}mpZ~LzG?lm>lXtKzTEopd)JTVfVYwdJI$-6
z?o!$kxc_?aEC1tCHS<~m9sGZtnl^j;7S6ToUs{&VTjsOgK8|D3JiQAqJ&Qk0eiC`V
z=-am~xlhuPPOZ{uzFMj9TvJ(Qd2aXHC%H3Yb^aUAV|BK!ejmO;`N@3l^B3nRJQD8v
z?OOA^UrqAPjCxyVj$LQx)feB&>OQI9X(+40o!55GQt>}mzyu!F)2w+fn<jS3evhAj
zM0iK?N%3;$=9>py=C)4S9NY2a&_?EODHSG_$13N}ZG5~=Y`^)-g-5L<9=hC~nIis3
zL(i+|kh+pJ*9x|}>tF9UOufq@88yqL;F*G^e{+(`Ic?rA`;Au3y7Y6!f<OCbmQ1^|
zLYaf5Jz?gr(lsoP^ozodP83@EDePA3w)GsfcYF06Br<hemim3R);}$vZuo<(oZCn8
z{|D!W-dyeZjuXReW_=X@Sn=oUlHa{uQg>#3Y3@k*xy8}l$yM%;d9cl?f7>rhh)iIp
z%Sf1fL%Pe`=8XUC+uHxm)-BGJUgx(=<%rX9PE(Iij_Rj>gnQl;-+X^!ze$Zn;I>8U
z_kZ8Bc;TwoH|~TOx6atjb5-*H+J^ns0+MMvomyvp{Q0@YnEjYSmiecakf47>7u>_Y
zYz~fLubH!I?%CD)KE_*H7A-w~&~~;>z`E8{j}3n>-Dv#!;6X$>n;)ag+`oy(7QYOZ
zGkNwjK=;7LOP}v%6rbELJ@HM_-LH$~ZiuQLb<+3Z`aEfSL8_<Pt;9D$S=^bAnv+|P
zEbN-E8Es&4uJ?#dLz=K>N!e89{o*q#^ll38GjV-f-o0O-?#2GePkniXE5Gbky=#?x
z$>qhvX3Lj1e}4;`%yRC)vGm$|TionsS-n3$MeEra<s&km=SnF3|6kZNyGlSUYW7>_
z$ci5OnmHmYeuq55Cx0uyd*xbDhs~c0ZxmaupSjbjYbm-uL+-K1g{1bmN1CszHBT{l
z-8|iES{*Y>_lGt7J9`7=!u0ktPFXQwhdM*!#{R3;+g%*ZpU6GYswij44T;`U7wX${
z{?*H)KbOA^lzGcmHR)DmnqKaG%@fLfI@+mBORkAUR~tQc|9Oxzy5^E3&!ZE@Q&ydk
zdq3mI&F#AJv)Dxs*_Fy>?^~nwXXW&&tR9C?X2IO83+mgd!k?drydfFmBz07tL!rpr
zX8N=Y7yqESk?q~uSw6fRdrqH8<So_caur`+c9`kK$B?EIFW>Jw^!VE;gColS{xYt~
zO_kZ~*<kN{^he==ycCv-v{j{-5)Q5XAKhou?)z?^fA`my=Kh;iSPCVd94Vc9#&yor
z*=0#d{?p1ge6-cP#8W>vG0AJ$R)%(m{6+OQ9`(v(ZS2d`GG3JAwdR<tPXAfY*}L|h
zvh=nPUY%+pwQa|<y!OjqZ%m3`buHO^Nv=`|2gjv1>eWY!c$LBy-YP%w)BD84`>CIM
z*9LDo$oj~3Tk>r2)B9`AzSh!ESZv^Zk-hz9C+q1M534RrUhvu2W<t@I4Oje+|2jY4
zL+r-MAa56?ojmy*jY84)*>7+iRQMg&qFcjiY^8GYzv?Wp1G|4Hd|uY@{94aUnFFmg
z(#wDPUH@^xxaL}4O`yfEN-Yklr4Eaqt&B7K60r5#gn5%0cl7^U9Kt+v)u%t~>w|*W
zYHu2Nm0sE+Rb$qpV8b66(V23zd*Yt9Z9)P*-4nlM{p~n$xc2jpsK$lL49CsQ_J
zifI&H_;G9h#A7RdUOe?~3d<3XaOT?oJZ5Glf0!kb-U&`QA^P_g!{1&@;qCstg<N+v
zy7+%obF7_nCgbJ`Io7Qk7AbTV9h3jD=kB{XeJQ4OUsV{VRhyogqP1$)<^vYzSgr4F
zTo$nZfM53g32#07r)^(p7Ma?3hl#m1H_T>FV)CAr&DY-ipKM&YH9KhAkxPr)w^_%$
zn{&poY|Y*mObYAc_SM%+-@teAMdQzP9p3)iWxv|#PLKD0INL9#vZ(x5mmDv<)c@Hj
zhij*;th*~0GAByyykzLC1@duDB}eq`S(iB<)8V@JQvUXv<btc^Q73PIfAetulj%=t
zBMn+!{kXf}zrE(9HS>~o<-Kp0{h+SR!aHAY!OVNUncsFD-|b#M|Fb&(?iMDd|BY9+
b9@^R)9Xh{c@6p*&i|)BsUl8`HsgnQzx++5P
literal 0
HcmV?d00001
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_eth_packet_formatter.ocp b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_eth_packet_formatter.ocp
new file mode 100644
index 0000000000000000000000000000000000000000..0ee8cd7d8879051c27b2a5ee3853d502417e834f
GIT binary patch
literal 1064
zcmeAco}<skz`{`0pCTyFZ)<agLI2s~|DP|$F1J}fgSpQ#|6Px#_=dI3iThZ%9QNK^
zzweXlyuUB9{tB+z!(t<{&e`wRdmfJ>t#1p>IqV;)?%(w@b%&V566S^-^OI#<C*SZ0
zUUQ}*jXCy<!p`z<F}L)5rZl$A_csnK^0fEVPxCxmwSH@%(q5~V90JaFL>L~l>0h4t
zZL`#7-Va5uRGe*&R3x5I(!RAcT5f~ezk`cYr>xHL{K_uLRM3CoU-vOnW_g`gT!%7_
zOW)nk$aFj9%+f6`nTf|Yte&|yZWdeQkHy#hFIH$iizt^rJ+J<YWo@t0Vyietb;+|A
z-*HzY{F|Y}xqIS*$@4#5sg<4j$Kc?s+pl`U>^j(0eqQQ4{G)b8!22yvlN7!k{rhEu
z>ZUIFS56;SyXJ?#O%)4zs_@asZhK$khsbkLno@^0v}}9luu5@?d-nW5zeyMSn08*=
z5d8Of=<~nYCTg_{t9KTrB=7m*d`jK$?~Pgaow{or<deV7-JH}IX1Dr?$n#Yt+cIZW
z?F@Q9$Nx>3tZSgTaB#qVr%P)SYhy**0)^H&+1})Hs_mNbjbCC}K~(EcrS~3bC)<Ti
zp1z(Jta~b4YsuZ0?8%?4H@*44dvnBJhTk%_6D_nHmt2q5ndEO+B74MpLetr;>QRL?
zt0r!mbo=>R6_Nc-ysP^(H@uZASgv*~iA(P2BC+`)>*Fu7c3Rs9M|-3<F6ftEDcL#y
zO6mXU8{Y;fh9B9WViTdbpxb)M*4KMgXO$oNZ8u*=H)X}i>*p#94CZO+JZo_{J#(J%
z_vByOJzDe*v`=~zyjg!GXTv(t2eF!m-#;@vs&~eY=i=?@@ilX!_1Qu<%CSc2i5^ba
zJVRk4XDjn8Hiw0eQX*oe-w$Gm(0gV5@swV?Qm2sji4~<6KeIhLv@wLkWu|r9&l6HS
zveFgvk~Edm&e>m0>wL=bds5$i;i!iPI#azve+%|{etn(rWx_H>!NdRdPF#KOnr3B#
z;FAf>Ov!3b6>}!Ky=JKOe)9Qa*_SqsTQ%RmDoaT4rMbU*$6xCa+Og_P%Y^-zwo6l9
z#!MGob^rc(O^wj^Cs{81T^@aVfo!ph=fpYgTGJRz_uswu@ndJrEbctEO$ixiMOW$Z
zUFCYVRr`v7in51bWa#bvO^Q?hX?T`7pK_@SyVG2_QL8sN>+P(C$ro~d-!frTjJg%T
zl&G1rEj^kope3(PLf$v<iKJ)Ua@Eusmn||UJo)8QaP^YF#E;)k|6KWQ`|sQNd!hoH
zQdP3v3by^&`1I)7<J&4~_m>L!=~%E_dwjlRQRsR9U71f7>A0)j-&fiuqkBDl*4K#F
zU-@;felYQO{dno{`ekO7F~vF`+I;vuDhy7~;``<IZ2DrR<b8Dq&gz@YOnRTOdF9-L
lpZ6a&OkQOxq^{$5@%BT{UWwIh9hT3SIjuwXDcn?*1^})P4ORdE
literal 0
HcmV?d00001
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_eth_packet_formatter.v b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_eth_packet_formatter.v
new file mode 100644
index 0000000000000000000000000000000000000000..e702c94f3e739837ee6fad4446b6986f0ccac253
GIT binary patch
literal 22832
zcmeAco}<skz`{`0pCTyFZ)<agLI2s~|DP|$F1J}fgSpQ#|6Px#_=dI3iThZ%9QNK^
zzweXlyuUB9{tB+z!(t<{&e`wRdmfJ>t#1p>IqV;)?%(w@b%&V566S^-^OI#<C*SZ0
zUUQ}*jXCy<!p`z<F}L)5rZl$A_csnK^0fEVPxCxmwSH@%(q5~V90JaFL>L~l>0h4t
zZL`#7-Va5uRGe*&R3x5I(!RAcT5f~ezk`cYr>xHL{K_uLRM3B7?-NFs`HyCO+$eH@
z@pr4>>gzt=ogUeqsJ*VSe{~!y?|tU2)8-U6+inYyV~hHBLd0pS{y)Rj%Fc|eexW_=
z^JYa^i>p3nykPZ^LH^&dxyu5ArCs71bFb(=O@DUX`^l%NcV@j<r<HkNCWrH?bw|{V
zh5R<|UiNR=8&y4~6*cxvOH?e5@A5Qbx_{suN8RN8SKhAI`@KwlC%4fGj%gv64W#v1
zB=$|zR$pGaPr6`pP2nx!MyBZ#<bLJ(U)^{nibv4yzh9)pVMPt$kb?AxpC1lx*ZF(f
zezCw5X;-_0r#X3S(-*&;_2=Kw3CGg<l<V$iXFX8VJi(pzOK{r`OJ1%C+$-5)Pm2Y_
zoOIT5Zcux2?yFL;`hQ2`2@w-_$1uvVUC!AizE4z7-tm9KE1Sbbib+z|+I_28o*qq{
zR-9~5Hfv&j{#z%NCf6MdM`v!oo6%?UW#zT{JzN>zG*pfrWm3EQ?e)uA#cgxmqzcug
zw5j=9u%F>w9AESIf5xrm$2-`HcA4G0HX)(Yu<E&$teX|TNLEqzuARIyD$CDF&y--g
zp2&P)Nv`hmx{togq~o4n<mOW~N!Wekj>VKcTi>P%ZD|g(z3FzTW6}3rN?|f*wHAo&
z+1n7T*s}lpC(krlC6TThe*Z5RzS>hz>z|N3(W}v8S|E2rUBu)2ISLbXB+mFo?=y3;
za9L{KCDV5H`p=4Vg^F0c?9?*p18w|5hyPDI;yZDZ7=zTwzoxs3cTY(_k^AOFf6viX
zNoq^3KDKvTuPka-RbM-AQ^`%wOg7DJg0JV^e>8QM%-`UtJpY;Vaw5NU9XCsvtTekt
z`@^rpPFxxB;(z4S1&+0u>PzR|IrHTY-;;%v^)XX(UoPADby@#mCcXbM-2BOX5B7*2
zP7_$F{LIK-Q%_1vAmNf`fTDnc>2W=q(1RLQUmad-YdG9pr<zbNApT>+CxNI(%4S=x
z{cG&_d|U5OQ%{Vy?^f2--Df7gO1NOQwsiiiHHTzO3V%5(tiN*2EIrj@ii2CY){+x8
zTW`s&UXhvnVE(sdJ8L#yWqJByrL5SS@8UKr36heH9pX$T8q+`T_}l3JI^N^=s`GP2
z3uaC`f4ObJ)J1FlH0TGKF7KYhvR2W^XxgiLm)A1ATM&A}yts$!%dbSI>Q3JoyG|D}
z?%|!?ArxdM!d{Vm%5VCQCF>`+bM`-%I`zHeh0@DoH9pl!F;c<ncmA`}ci`XPH@RK1
zJLLC|Mx(l&U2n75%8f-f1g}W$(~VlD>3%T8wkf(|b?i-6Uz<Mj21SYc53)+R?<tzz
z)7;(vE2mKW?!9&<)7bf!k6$kG_;qUf*@PCOwai5v3r_j3f7SXYGAhK<jK|ou`+|A0
z)uR)P`HznlKJnd=^qM&=L8&*c^6#bgGmjJ+9!PYt{I#rR^*eX^gX=qS&Zwx#rV0CX
zvXwlO6510tRg2}duVmp!p4hsfu;YkB+q5@NR|dv=?RHv{=Wy`PKZZFr3JSuvB78C>
zu0EXbX0IgI%Qrh_y`Hk``7Ps)2gfx6g=VP#iphL;A!yO(DIMqjq#t&-5}liw`i=4T
z+l@OJ7~3x$pYL_(>B$!vmWN}H=}WS+8YhL6PI7qt$w%SDQQ0X`93LN?&zk>w*}jjS
zYxF*~+&Qdzy~3T5Q%W?*l|RZwgJ1OF_mtD-U;kLFUy!oy)nSF2R}wQXg|AR?>s`tJ
zr-<*zi>E)Ncdefo-nioVX9e|tFXOct{{J}m^H1~VP_<eY1*cbXerlEr4&}(M{5pHr
zUbgoi?=9bQMULlt%|wgXFRM>AE)hC#yGiZdSFsO9QR{XtU3+Bv{yR5VMD{p(>aCi5
z;@N`Qdu-gLL42CtkHfW&Wu-Bk4>sHV>xQ+?|7Qgs3QqnNS<<TY*yLmn?~Av8GH>jk
z$;tbr!J+m0j?EPdzwC6kS*e|}ptecOveWBob>}ak%9fohM|L>>yKh~juJhvXhR!sd
z4~oJo9v&~ByE{bs#!s1}cD0wx?{=JB{Qb4K=F`i`rA&IB(n^7|WRm^|b=DfKs9JZU
z<#Sv8p{?KZnATSpo?L$3<IS{sv-UeG9vquqUpJ~yWjS;r>d~KR9}`yRmN0Gc>3n~U
z?Gvw++_IL)m+p~ky*BQBV8h?@BC=v3M~})3tCZrU3#}?whs@Z2dx15Vv_p#4evfm?
zM^?nG$n7eZzi6Y)VWXoRl6IOWV(s6k`90da-Uk?iS?ZQ0R8+<tYWDN;V*DU@d-F3t
zmo!f%w#N3$f(mkBZ|7Q>+|D}kyL0MRMYnq$DfyC$#*1{$=6th0(|Ghq`qKUTl0~x9
zJB&A7s?K7vQPw$Jb@!Co=O4u!ElQIoZae4oW=^NAkkF#||3AgP)$JF_+OzeL;+{Q?
z8^7@`-g0S$h`m~<(1NYa<~KL5Nm~&mFHqh1*7LspDQnq{XT#D>dS0H?S)RG~_@ZQ1
zfh!ww7O+3~5zK#S+b3C;Nrtj@=a?C8uU6Tvw`4w>*PiF=d@ikDCTH3p{>RCEefaIi
ze|K<C`EYHH?8_B1^F(&Ct-Q@4&GLe2`=<n_>!pitAKn^Jp!xaLKZCvRb{`8ZD*Rqw
zu)*8-d{c#?)`yaS)dH8_G*30T+qm_KR<O9FV9M0}S5@8L&*pe3Ff+{B^Q)C}SpF}&
z2wBU!Z);TUI&8gv^zq4^d|gas%|YGVhn|PcTPJYaE-&J~Kht5u7{eMl+dWy=rWQS)
zaOB^jzT;nN{>Cl$KY#A`iG}NT&sgy<uQ-+={qef(u_gjh=?k7)MgNyQ^`@#s;#c-6
zy>0vVPb-aHQBobM;-QuG$Md5>lgP#`vjz9Q|E2uy)ScUzOv$Tij$0O}=?I-W@{a%C
z{o8!8ygyb%q#P95711VH*<Z(c<V}H0OPFH0xM|I<*<2G`<Tjn(-xqatdi9or%W}>q
zP5l1GP4&9?%62W$-ESMy)@(eOE@f8xPjG*1?Ci`BzxIE>Ez^;r!ZGP^uV?=L`x%e!
zPMPq--rK`t6ZhE&j|a0)Hg7b~eZT(X<s15K#V$VHF$!O_{p**^*I3)Mr7!J}(PUZa
zYcnmajrSG%gw9XUt#q00q2?Pl^Xj~c%{!SI=4zKb7Ia-$mg%=NSEig#ga3rV$%47N
zXL5Yy+_<PGD6;Y-Prz2LZ11RFi@xO*Uip3ZHy6V}Q}63M>lOXe5(}AwUUUBroU7Ck
zF#VCjh0^60bxu9Y{_Ga?>F@NGYf)c2I^vB}0~UUk*A{#+<5prMNBwRNVSd~8s2R2X
zE>lA$@TI!ma4rwY%-mURza{j_&U-t0tL+zWI9KiXBkRfRxD}NhDsx#F&dm<D=DMoL
z^*{dmnd<dF-@BK#EPBY#<^3#qiC*snwwGf2Z*W%y=WcU8zc$I+{M6Bpb64fhliS~+
zVzWxx|9+WatMAI>o~S#z{}1dlytJl3WBYW=7^&$$c)wRZ+&JZ~Wtb@2J$3Ehdv2Wm
zd4XB~m{R5I_8nfIg6`bkbS3Sp?3~I3(c1~X<fd+TAS|QU-fz7w_l-wRK}j`_<m_Lv
z!5^oroV{t*F)j6-bzB!7$nU(+lF+#P$(E|mUo5w8*zkR-wbk`G&q`9`&i*O*ujpkp
z@r3g|C;Nz)zf)8$-jew&v}EdumSZ>hzO4MPMytDU#w3p&4(DqauPF1)VZL!gp~&FW
z;`1sSWg>#!FKBR1Z>wH)E3GH!-O>JIbG5Hc+NR*!;Awg2oc~$R3LSN02QIJotM<D0
zTunF-mV9CEs><bmf4mG<oN(>ol8MWYTFrJby3jCxs&>=PO_EHK-wo7P8;Yt;w9<Iq
zbI+bPik(O38iUT$(7tsZ3s+^HGfhamyoF`Yyytr?53uLYVZ46MB~w=X#=PK96Ey0S
z{iQd3h&>uPL$*<vLqfLu;Dx+^Un%Un__w!J+>KRHz1X-lGb2pAZ|Bo$KCWEdt-kKF
z1^<KwTuf2B!kx(_l(Z_EW1gGBsdAOXWl8*R94<1;%k7*#@j2(2(5MGY;+y_I&RY_}
z^k|pYj^a=Q^&P5jH{4tE%QDxc<JWnuBQ}v&UPfB9@dbX#oO;4xRq@r*lV;0$5BuuI
z8`!oVtJB{Y;BkDJm@elcftwH7O`XKfWUu-)vAXaS%Z+DVp+as_p7!&sEyY9cyIytX
zT(^s%`@b01zmDIMDz)adi<{l#RTAu26<<xhAHOn1Vej@UF^*nOm--$vX8NRZ@$xs<
zs<wv@8a8w<{$j98^5D6Szg1fUml)gM_hRDv@_wO<$E({jxo5aYe)=8UJv+|H_(^-u
zyAJDQu6;)&U7ML*o=e#)&z|BawaHGv=i$`5D<<_{w$%B<cYC(rvQ;*dD^@MwKPzvO
zt6bLj`>@5&y>ZJNv&0S-s~lw$^SEf~6yzPo+i~K-K1aia&M!aC?iZLGb4KioP2KdX
zuj@^AOnAS+%kFzm)`q2JWogIMTpv}NrLLIvcK!LbB@(k%d{`sPzVp@T-*XOHcyfDA
z7t}TrpX`#U&z|>G?S#Q|*5k7ltanyq;SZ3E-RJUYcZ$7q#?pdoMGu%Rb2uqa%0Jrj
zNkzenQR6O${nRX-!>gn22wvHi?o-|&q<wxa_x+<13$@t2RxDQj_mknCt;$R@*BfnG
ztJPbs>UTBS)mn!hm=l!7U$B{*Gqr<z*@OcxB*NT3-r!A*|7meYwDauE8_rgbzf3<g
z*W72Bh`c{Xme7oUxBM^8OuVoD>ga~oiZjGgcO-a3ovGMaSNV8J%bVkduT<Xczdie>
zlJaNOCpCd7ayH*Nu9s(jJJ57r_eyC;=&Fn#)hCsbFSR-8ls;ngiYf`2{gTbHdD~8#
zvkzhp#Xrr7*m7s*-^q`r>$ktQ5Swf@KmXtM(g&RC)18=4H3sZ$a`ls!ad_CL`{VZQ
z%NrjQ24^pPb?TsS`yR0q{_9hdP4nFje7G=i^WWcx?mWMJdEdW3hZVhM6?fk=-y79+
ztY@0GlS1C9KYcURrYf9zcHDsZr_}#xg(geGt5sLqnw+0m8SJxx<!0wD?*e&?Pu?09
zTC3hPs4LEz`S#{3rZtQAuWp~!zvszI_wQ{klA>JiUKPAH=81naJ^KoiXxSz&ex?mM
zx~e^{hbwlaUVMIQks+7b|IhbdTwGzeRrjfWtYq|`R*u)K%$yVb7D~x5rW8Lb6nXh_
zv*7pWecx3KZ!fErj|w>BHree=f|=F&wh5g#R%bl<d~;piy(Qg&w{|w3+#H{h{n(>Q
zyZV9Wme<)*%#U^)*AALGA#LJ^y7DP2<mO*~d}FJXU;mW;fcW)uz8LTAewOEROd@zz
z-M@c{OLx4p`d=ipu0tuzW5-Ro<D0n(C53H5vu`i{vynx@ZT;uZ)2B9;d02_e%x`d#
z{LQv=`izB>y4vRjTkg0uvG*2#Zsf!(g125NOrJC%``BvLzpusawZ3c4OxNGV=k?`O
z-JQVW6E#a@C8u5qo^WT&M{biyze7w7+gt39J6bO|a(UzV35;U0de8X}ZFhRRZ@y2X
zesDl$YxHi9KMLn3=1pnqKc<xY)ZovN=^Gw9c3wNRU$jJE>7Jdd=Opi`n->21pj63g
zw=G>Fz0rlWDLI{$yfgJ(PBC}idACI&WqaF+N5MN!8yt(%-|{os@40&+?`@NIwbQJ}
zI<||jmtXnndH=lN+a*7{PZ}*>5#gpH8xdLfC2T^_@dpQ^0~yvHW(^EH)~o%qByIVe
zLa#%`+!`A+?)2HHEjU<u;7Y^34G-4u>e!>aC1Zb7$gi@_4JA?aaUa@e_e;m8WmlCb
zuZZ$=41H9&R_wc;LU>fDblWA~+VV=~701st&+%yrKc;^tE$Z>QUmUxhu&mknc<#oi
zL(}=&o?ce;U&4^X!0EDGP`8c$=M%4PA#uiQe*z}H{j{>oIeo^joq8#~Umh&kn^UNM
zXX!kNV|giWYdlsqvNB%%6EJbx(pl41@P0XU^}Lxva{dP06J1|6?=evp*?#_dL(H0t
zo3ff5*=G-4+w&l(p!oBRj=B3Z8$DMXGr!(&_2-qNmsdx<wXym4T1H^Sm5Ifh`5bOf
z+A3x!_dY|u>*^PVl+;HH&cAY=-Sb1hl(Es=cV*-eCl2=Ycem@E*?uCUL!ig7_VZ!8
zn<s_tteEsod%@3Z73a(5&pmhj?)yd8eayQg51mgHjtqbJ!Q#H=0*A++bgwsE_#4>D
z{r%>5uS1JBbscgL`xrEff$gu1lJg($0PA@joa$^(Z=R_sVw73_dCtQ-SHg9>cb$wA
zGG4TyqgQ^NI*UH9ZTR2Cn|a0Alk@g-_s<b3?P6Byd9K$Xru)R%r9)T#;QRA}wyJ-d
zmXxTidKt8%)Yt6CthbZokNwyB@_lAz%j-#*{IA}|tczYN9>2emPyU!yP~s2Pg^aPc
zHNP|0D?fa3ul(%Cn3YX?Zst1&?yk?*Q+s{kg;~cmE9;b3b8RhyZshe{T(774^q4^6
z@v2u%><;_H4)FY2pJ6`p!2jtpCrz1eU1{FA`VCXxD$`TP1Ako-;JWZoN-iixE%rr_
z{Ff_PQ@8I({djNgm8PUWrvA)YVZr;^zQwAny*}ghWOhG8wzzzG>Ad-_^^+~8TD{_2
z>2k|#<^CL|PrRW&zb=Z;mw6C+wKrzn+Y)Pre`^EsBvk(Wdz&3}_3-z$p0l&(#hsk8
z;+iYJ%Dny^hZ|<;<%(2)`L_7eL*|FOd!^GvXMKq4`1iJbvYf<{Mk`B4qXV~&FJ6D(
zQOvP|W3Shk`A^E6tZezs{K|}<4r@=a8zj^&kZrd7IPuIP#%nu{y+3iC?fAw5L2uoi
z<@xLTbVYh>TYmM1Uf9I$H~CI-x8Rn<yHlfft-U{K0bhLI%5#qw>r8puIq6n_ta|gG
zTcwF}ubsTO<ZSe-ndyPOW|9U1Md3XrocZgfs`0O>;N%U|`m$WaUXeX!zRoW{Cn>j6
zj{6_?G{2P+N}Kcet@%yf8{tPa+TJL)EL<dQ7{lh?C|wk`BzoEUDxOadCKWwSIKj<p
zttBk4wSUk1gXuD=Yf_A=*I&-*yJMRYvsl7dZj0JHPx<QbzZV=o*`8yTOVVDcbGF*s
zcwfg=vn{qh!SxxztW3Sk;?utWaeKV9Gi0-Ccc*Z<#dVqAj)kB5*5B>zlzCTV_`Y&+
zUjMC(k6U)WWjt_Eap$FH^__aJ<DXn}FfB>r5ee0)Y7X}4<gMMuW*Gd%I#F_snv>d(
z+Zu6>>-I-FiF0Wr_B;qPUo<ayzi(FUL%aG34N3=sIg4Na{%ChnBDQB<<eb!(F?M}Q
z?&7Zm&NfI`?W@@HvnuCrZ^~_}$L}&Vj4pf-2s$pq!?&;O&)If{+AecWPQSkujnQ7=
z%IYuTV#{QN7wYVA{{N&bX#%gkct&H`OTNF`vbgo{G%{v(PWaoZog5|1znnK9VVTgO
zn8hAn>WjJz*Hm?;u4GKw#*)75pyt0o>j-P7wl2P0_GA0`FZAD>AMGW)RQ$Sya>?;s
z_ghPi>%Yr<dZNOA=<dQFjB8wl4xCB+^WyqLo*M_3los<{x+49NhsX8M`@K~fp?5b~
z<hqKifAIZIq|E9UOE^Egau>NjuR^lo@Ox>kknLq>4^BVWel|Km>A>YbX0~51swG5S
zD4USw<z1<oTx6f^nYkqDdrbV|L*dKhx3TAQ#5*SlYM4$JIKVT%ra$T86<x;E2OpRg
zY`1+kpHsPO$%N3E#~jaGe*gYHbCv8a`R%Qznz>&#T=DoScG^q%Xw>c-1sT)I?Q|Vj
zD})~e<vp*~u=sWV$y)g)|CeT)?=p5xcN4xp_x{HNtNmAeY4`8_+8xpDD|6?dV#Eig
z{RiC^^&i}Rx&9N!6PaDnXSO@%Kji&mAIg-U@OOS&^TgBbwW@`l^Z&nUyXqakD^K*$
ze2xCw%vKXazAjKbpu)&AQ{$0#(z3p#!2wy9CZ=%c7(58fI(<ad&24Mb{FifQy<K>{
z$9B!+Ww(9q#a4WCOIWTodp(27<JySw#pkmoYKRot-xSFcKU~HyI!F787fa1sd%rcw
z%)9o6hRmu8<CdB#YM{XrdppA~kYk3-+I^S9cjP(M^jWt|+Qm~4%V6#8-ufX^_(O}A
zNM66n)z-AxJN8tsQku`OtiLDltt%Hh@4AeD=s#2E*}6ZCE7x*t@I5q9S~@Y^^hecS
z#$w-nNBCBK`n+>mvd+FTUyHK2hJP=&=Ra3!U)vXcK-WJa>iwB}Q?_fYn>};+(!QG?
zXFTePs#^Aam5G#P|315~f7h_Az4Vd0!{IpZ<a~!^hvlSRS_!SYu<qy2m}1v5w<oPN
z5=)ay#W-bC@BXhe&3CA1RQLTZb=*~ZQS>8m`Q{Uf2k%daJU6Fdmis#vfw$gHLV>1F
z_*Ss@|4O#IE%MKKleT%twW7>WzvJ;=S;U_lxZoVQ!zM`BZfA_(w0mdnADGq`Sh3sc
z)n>7Z@JB}lPFT*ore6HC@I|rN?3m)EUMd$f)H4=M-=Movz`BQrXPaA8o<Xw$SJdyR
zL9h7O^;W2#ddYY6Hna3EzUo!2sV3ciiW@GLt*gpm-tb8wy-0fg37?{`9M|(DceNJS
z&R!T6KV@mxtw-n6)YoQwwVkZb5IF6=zsJ8jd8yw%e7j|GZq?~LAI%a&nUK^aD`XR%
zoXnf@^1$@8kA^PlZNXE`7n__B(U14swJP6jGsnB6do0^OefPC%z1U`!x-@QQK{dl_
z&iEe(XRqq{uTr$-^BS8!OLTds$t)|}Y~848BC);f-e;$%4@W%CYlm<$GkGtR49@XB
z^+3ZcFmXwv@p=Zg=OWXTCU5S%oKxE3{LJ%}C2!156Rj(@!KJg@mQBr<WNp}Z>3PQ?
zz8eWKTNw6Mls!_5^Uc$mI9*LH>a=&UrHrWX!Cc)94D(#K&rxdq8pHQ|httQpi9DB7
z&P_hbzjDT=r^`;r>7VX6G~eo`b8Y_Bj0q*%JtyB&Jto)C9<-ukR>3~s!>#+9Ri?@P
z>eY#!E}$cpSgvNUDKE)EuQGqzjOg039daFMvU%61lvr-m`te9o@u{Mu#r@s!KNlqZ
zc`LnV>efp)KkckA*)z#ck!fYEUATEtsmGq}m%7u-1jIC6__|;6H@#i+o;8x=^p>xm
z=T0u-sqb8${gHuh>ciS)8r$0=Gqh4B{dux7zq_EtF>7k>`?k5?totJ>YP6$o^VCJm
zUbXbz!{@$SVnVDlmZeJnlxT>#ezxn49-n`lSz8mkt(=ABs`w1X$DI{FC&pBBH@{ha
z&nxP&l=Ue)H-^+yRY&7jC-o24ta++CG2Kvm<%SK_DyKcx6iPX&F+O;@Ze@tf7nRu9
z{^s*DH>*icNDs~_mUT*yot6Kc=d8>8i%zHQrj#l+1{JER&rdj~8s^7!M(q}J;)5$U
zCdF=_>9^MA*VI;V{~4<zqiY;p1tgo9o##C0^D39!v**oi#lFp_XXu&sy-wT4X8%U}
z(7%=+KZ>T+u3|6Q+Ndg!rsDEQ^3Jx~-&M}^Rwq4Fd(QNL$6;AZ$^B(N?<a7)ySeah
z^bPY`JuN#{<+F97r*-x)W<KU=f7%?-tDR_J_9rVe^5U~)n*TTNEdE#3`TgAOxO?aL
ze>+KiKY9Gx^G~-<S}lC!{MeUQ@LhP1#j+K<8Ew5++<dFv!Sg8dS%2}f3$IO#Q&c7!
z9OhWlv~yF^A4R!H(?u^UpS)D7D2#u-$+T{E(Au-7Pc1gx-+FW9>oY%Zr9BW0y!7~b
z>SgD9>-=puoAeYIPmA(ddevzb>*a{I$uqTYKQmnA>2o(MtfPrVxQFwvmd1I`quJ^I
zUdnT(@gyB9u2I#u+!Gs_6p+yzdOJvZLXHPRc>Yzh3ws$Wb}YT9vSLxJj&G&;(<A>A
zm?O@IDQ;mno~$2i(sCkg!?eY3v;zDdM9)kWj#=RKzsCOUzcSXBr{1rUU=G~h$U9x@
z`$5wX9?{aXXYU-5{>-#lbd~R_X-8|Ox7u58*~b-TeEWZ@pZ}4MslPUFk!ro9@#xL%
zFS9!(JN)iG>AbP`=ae}j$1OX*Up?=9_y4t(pZ;8NVVmb?Q(A2D{9oi8$$q(GEXQ5B
z*LgDprIxJhZ@%=jcw>Q#>6J@Y<F>8dvOaNxMvFr~=e=Mnxmi`Z6_bx@JUx(g!M<u4
zk0VRz?oB*LmANNgoNAEp@qXy3BTNoApO!tf+Q#!+!*SD(L-iYsO_zQ=q&V5>SNfr&
z-&gG7P+~D%v~uFR>rWC&55_H;`ghqM3+X^>!&~usN_y|!$=5gjzgKxB;TG2vhxh&h
zdFiY><<B-Ye%)E7p!oOxPBopzRkm3j6W8)CGhlYP{Brh*3Ge(j*IDR#od~<B9?Ny%
z!&M$p`?)^_qL|N2Q2C*A|FVkSqLhRQ#`9i$m3n*bD__ed*6;@bOWFU_hy8y!@#+_@
z^K+du=KhP@@aN@=Z>sv|!j>25q#spnI(F~Tj6UxTa>Z+(&b%+(ck)wT=IPk|u}}R^
za%^9+z-(qc*BZ%NTvi+A?6LMw<ui``*D>Q#<cY8;ZsDu7Ph>hM9@@vGb}CY5_v7Qc
zCq8pOoD(YCo;QL2^|firUw6EGQ<3ws_&w{t=d)7h9SmF?JKrnz*q<{UOy9L;uB&%G
z)E{*7{>|BU%3i;zbD#U^mTd6qmFp7Bef#^aZOu;jP^$NK_N17Zo80wG(tmw#Dho4u
zu6bmM`xWjrK~uk8W_SAGI`2tfo|)3#=Z|$o+cHG1N1NU`8fOydFmEOcpTgpeKYUYU
z<veZkF2A{<C|APJYr!KfYVVS?Ca^x!%=z<b;nvw|b49D|buM4KFR0}yzE*Sp<lE}i
z)2=9<I4tr0wYc!D?xznw3;tajD&W*BX&Y`m^Os=7sc+v(8LhT>b<MdNt^53&^vm!=
ziA)!lY;l!b$6X?x?=;_EA-H_s4v~82FI`zD7q8p6T8tq;c%sC_Gw!pbbfepD%yC}8
zV0JXgX_;-##KQ}YnmbRQD(|~~xrNPn-clX+zd2bm$}KMDZ}0f6Q2&IrXLmC1!K2E(
zC*}kybRW4rku|=OnXmq^Mbn85@<G3a)XQ}bELzPebK}V_Zw`UA-g`eSvN#wo^=gZq
zm+vL66Qx&eR_IyVo@jMrlKZ4pdA_@2-m%|$U#C1;uD$S;IRpQv)ZNFd?`Pgx$hCz}
zBH>GFx%;=GBJ(LWZ#NtgZ)eweZgAK7t;X`WlUe>BckEwlxlP4tN0^0{QC>&=x=)|W
z?_RAs+aS)Jw5d1pj<~Tj`>u^QFY1L>tn(ARJuT&?=J(bduKwfxvLUmVEqeLLXzPyI
zn`hpC+&N=WZ}Z`s?`)-J*Q#~~e~2sHw`8wFe1d}c+0M0YN1mCaY~8v~d~W>g<Y!U(
zM}sswxZk&b)sFG}aBOn>!G&TM-iPV0@;iO9fFbaM_qs{qNeThyrW`)e`r&di1M8Z9
zO6_5{uKOs>Npnxpp1MPm<&)6QhGn1Kx3O;7|NZ+p=75jP|K{{AnEaqga=!|Dg2~BH
z)g7K2g`^j+{$7%`<?u$EyFXQDTm1fLCi-Jam1VhClHj66@fY{SGVGQ4(7*5R8=kE%
za&9h*<ebadd*(p(&6+==|K(yc9lNI1<xSq}JzIE5)Qt>(p)Rfc%<ezlmb$yt&foI+
zw^6V3S<`8s_cz4lm?vn+R{pV-ZkllAQ^Vs0b?h5ozSR29={M8yphoWe%?ZZk$9UHL
z_n5Ilb>{)M)zTZv{XfN3#LGk_{kB+d9_`5RzH8r)Bgvw9Prk<N{Sr3AFh4{qYK0_Q
zllsTW1|K!o)Z~3pUNrOSMcro?KYLv4UAJcs(+=+yPxtU1s=l%&cHU0CV>O$u2JYCo
zSUOFAnp0lEl^rj$X1u$ab;_aP-h%E=hHDPUG%$TFkQFU7EQ(|LWM#YVT%MeceBb3q
z?`K`x`smCS_Oyr}_rfnLR3BfcD{_$G?W7lRvtQY!Srp$${;g|&(#mV?|66PQuQTua
zWg^wktn|zFf93zQX$`$={!U1opyTjw&g+Dpt_?0{XC3Mm*{XSCZL#L;WM)kd0X~K8
zKNdTOZSD)7wfbN>|K;tm&g={y4j+}8&~*3ufm;HXmRd{xll*GE*k)tY(`7M+T|5WG
z!(wc856UjI?%KQI-?D_IMd{)pDOpEDs>+|gIJu^^$yWK)y2sVlPPu<LCU8f6wLT)E
z|01EsmRs<i%eUEUe@QOV^fcYx|NP8(;~j737j_!|K6uE);mw2C?fE}ftxo&C>*4>v
z$Y|jz&HM(YEAq2DCVa2_$gQVv=uO0|M#lYDjB0r2ykh(#eUmlYvcA%GO9;2(_M+E8
zez()(Yo>93|5&oOVYcT%KX>sjdE2z~tiEz>6~DRp^GTV%qWr;&mQ_E9P;~0*|Ft$X
zpR51Q9lfU#>Jo?Yp8jf-u1vmCGjG*&i6_q2E<BoJeK4v-Y-v_|(<+~s%?HC$HaR}i
z<hWriR#3H)_u&lpX|ppKSARIOZ3)jW<(KO`4Sz~(ba?f?_+bZgqT+dbpE#3<s>E|L
zg(p{sobx-nU5qpF!Xtw<Dn@s1i%w=fJVU+nkDO7-Z>jJd#c3{ocnZz=Up-NO)MM4-
zSr?^nep<X!T;}=aw>%*g5-|zu?c8gPlW(W!q&O|T5!L*KXOGnesRicdejCpo32yi8
zs(XIZo{4q7`uT0|?T`Q5bnBb9$CCqd%US=a?s0Rmf3>W8d(Q23e~$W#TD`E@=Wq9N
z_e-8#nHE~#EzHaKe1G?DwiVr)_R#P9(eJnXZ~yY%bacVb3u~9^HuC;fxD~3zZmD<5
zqD)cf#i8(WbDtIRYkk@ICAmB<Z8iM2kIny+x|7$%_N6aeo$b9|Bp!Ede<xV5U;_WV
z8rhrqEGt#j+8z3JkK8=+W#`Q+yZny)kTIHEvo|p=uVIRRg0S)TAGhB11<qu>e^zhN
zzsu3nCVubV^)d9tguCTQi#nY6S8`4}slDqs+tvdY40#z-=FXp2)G64ra@Gw|uNkS`
z6LkZX8V^11m%sG!`#cv%ky$6YCd96(;yll=YG%n?qu<vfj|(@3*^4h*&cYF%a-(pr
zg!!GkDOqO^1u^bZ-#8&Jg{P|ONLk|F@=Y3^JJ0tnS*7-AL-q@^D&BVc*<!1%7}jk5
z*7@^`)tTS7cCmkc?^rL;H9J;|F){1&f<uYLF<(uW{9JgjJ-h17l06-{@o{&bg-I-!
zUuV0e{(HLXdp@_^$+4}~vvLaCRG-@a-X&7&pRsv~l<?`eujfzA7p_0vWf!@mfZO{^
zr`tx;sZ4*m9t6HUUl1)dnJF=E)xqogGyJ#RnQ-=O(?;LiTGp)65KFenGu}5zvb_!O
zT`(gjHRfTcNR{`$ldU>;mtV2V(0+f<V5N)WDVgkGTMJni%`<f+k7M4snoe4{=<E4C
z&r2fLO1NvRdA#aS?YcfCw@I_6Xx>%ZvSnt@xASaKtDdg5oO*fA423(Av-AsXImLH5
zFI=hjX9JUtRGi`-rZ?##@>{~R_s-e9^zNP{p3a%gnVdOA)iY1=+wV-b-k!rLYWw?u
zUV+TIW&fnP9phQ+=c^w5#~yP#VtthEyxo)S>~Ea+f5H*!J0mR5ZO6%9^4d?Ym#pq+
z&VSyt*OFJ^K}mqAe@&O%oX!g4`&)Fp{PiCFpSkY2{gp?hyN~aD)7@0Jz51((EYqhr
zQ*AEA1kdy|iDvFyt9W%(7n;}!2_NB9Zz_GC)_1{Y$BAjzC8D;z)^YM+$-Q~>!QM)<
z9mU#nMOR*1{@-Mq(0dJ8tJPi0)E}&!@WrXV)a*}Ci|o%2Cq9~`smlwt=`uV@Vwaoy
znqO(s<g*Psi@kWC1y!D|oA7z!^GZLrb>|uGs@_VKdmhVv^!RrBpE9=uu8MBnSaqn;
znWb#DyHfA;b@h|p7H(14dct6-CwtU~HLLTS^UrPP*r)YHT>Q+XKn;f7nvs{HzNvH{
z%h>krd(~0BJ!jPn_VY0Hb$*;)RGO5{@AOz|gK77Ig#jlkzG#K{O#XExNBdCQU$!)*
z;I8`ixZCv%$_FQ99eMTV#`Ag!uE&p7tdn!_<C0H%Z#!3B^u@<tPuRD0{PA!5)V(5A
zKH|%V2Z1}T9!uIJ?;QL1kcIAxlezxOpZ#=Naduzb%$t5L7F!F2IHq4zv`^hz_HlL2
z#)_9eYMoa+Fj!rC@@L4m<1g7WR~)rFvdzOI#AKsy_@$`AB8?<A)5EeaPnYnfE_s-<
ziDB!E79#~2-qk`q8$Ya8@pUPQSax97VwISPi)pKGT$$d;T6Ab1$FfQuyZvwG#sB3F
ziJGvgaY3^0{;5}&C9&RJ!#nSu=rhSKgYtuxbF8i$yY%tKzOqx@_qIH8zxL)CSAXzL
zO}1q{ySo~4_wJY!c-_1@xJ2s2r}Pd3gBSmHDXPn=YOdBk_+q(3Uzk*bc*XY&g~bfZ
zjVA{1zx`}dKKJPHbDYc$AzHt4d48nkIWPRNricHM<Bzu=5^XtKDyIZweDs~G9WM0J
z?b7*{-_i>g)<<oc{NxjdKuoQRGsivU6!X1X1uxoqA9%5TR;$1c^&|Z%owrJS>sP$=
z2}_=MHz@m{@2w5Lv^SPjiFdDcG_8B5bo%mi?a&&z&lT5BnI8Bz>7Lc>2ZjCK65kwE
zmP#=j?htzxckRT<``erYPA!i56aDvKroah7LC=$`)^{F!+1#@+;O3jxPwi$~lpB08
z2zNd&F6wL^xpLKhVeJ~r3tPpm*hoLUxj&%(i-PdGS)Ug)t-NWv`%S0C+k0CDHhP_s
z-_sv`dRxcmby@c(7%Yyv#}^s0RHt~w{O8KE)s+5ttz37D<;5>Y?seT>(o%DrmvcT?
zHLEB8#nbg+s*<|jWu5%13=S1PWDom(t3LP0W0g(5=`B;MY-?teSI(>5B{gqR*3O16
zf)5y<8P56P=$0(BXhx|+ZYaO<<10FCWm~hfHI`qKxM0Gq|L)v_No7HP5AOeckX+H6
z=1^&BbL{<lA@#stw-272{n+%cuJ6smT6dFlSb6TGRzG97%5Qe>xZWhEFKd+iXWeP9
znA#`i(D7}n&B2KI$_qKCPv5=IPpExc(^-*}`}bHru5Ml;^=y&%gV~1znY%UKKRcJ!
zJ9q27`BOvB8c)x#d}wroy>ZL4&yW7r#90^!ZqGd=dil7*Neih(`A7b;A5Qzom>TtC
z@}Uz)Ty`t>X<c`a=UDty;SgI<aMUTDM;Dhl-?`{;_Pyr9_w(eZuV4CqSCq4=orc|0
z2i6y6Z`Wnsx)Zp+_aWml4!t>+Puu^pFr5(Y=+5&IO_;D{N8+7XR^}<pr$oYkNqENc
zc!~Y=PS~pKA;<MVe6#v5ZBr%RVl|TolZ>ZI+dOUPYm2^X6!)V2xktmZWBTe$`psq~
zv1+@1->8`qT|757todi5Sy=y){a<EmV%;zHe$`o{BF}@~(~ev-v6y84@9z$?2cGwJ
zJUeR77v<~jeDK0C^VD@tk(CQ;&zn85obzwq|M2`<;u#4l9^w{<=WHsxc<AHImNT60
zjT&pNO;Hh!JXO3PyG>9p@1oej{#|>|ZgX>I+~gs6)8fqJUjdT^+)|F_PdcB#Y3pks
zHfwjzTj$No<Q1y*U-rtepSf<nPHLXyEB=Kw?<4MISFGMrmalwuf`*P1+n3gWy6LYX
zMT_pnX3cYJn;{bSd{s_q>^t^pd##J_CjHDl;kG{W+_ZP@2a^(J*-B^G-F&OIx<BM%
zNlU0<^aZ^mYN;<K)NU7EcSb_L_t0sTr&ksid3*i;vF2fdj0W$A2eV!!2Y6a*v9Vsc
zv0`1R$&+6*+dB?l_4t-^F|Dt0>d}ge2Br1OoZ8uaZybBSD(lwD^LKauPB<>F<*ar4
z;MP0l5v&)qpFVPb65aBiXWoTpRkI!?T<x~px6n~6kxOop(E^de`Y9I<&yX)M`K{6J
zp}5px75k0sj_u4zf`_w>KJ3rZT`Ax-E9`=bnE~UA^BM*JnS<Tai!Bm&h~+cMo$PW_
zyxn}-F=lQ3k5bur#V&l$o~2&cbVj{1SxY{8+M73zbH2xAHMR7A-khHPlUY1%)~}5>
zwC~qOzPold&VBw2(d7nqv!kWvC`{U}cx(c@c|fRncG(T33w#L=zNCfLZq=Ta#=U>V
zR<EC-3HOwyZ~Pi--D7k#&$P5Y&c(T4#;z3w%;yC+Z8}qtw6BI=uinSMard0K9Sh?%
z^qA@|Hl97awsZeHYrQ$&Wj=1s-J@IT>>VfG5OSx%>b*v|%ggPnZJz(oU-F$bF>>F<
ze}&gdN~FDWf3FrZJ~(mGiK#d4Bz4@s>f_AOefQ#rC5>J;4_n83Je=<MJJIE1pv0Zc
z$GBVASl9K}1?eia$}_!x!pC`X|5;@=^~VNbtZsA5I=7v@6P6OM+WDxoYvX1<yS?Xw
z-RvWyC(U+l{3XbL_=&RZo5?CE`Vw0=zFOk&tl*)!c`Y-u&qBLXYlQC~R-PFX^s6B^
z<6_vBC<)&y&z7y(robsvrYE~)uYdEtPn<5@NoFB0Pwd;VTJ@&(*0B8lD+=1oa$la#
zSk<(te&)qw85X{6=Y<UwFD5vz=3Dc0|CyPs|MQPT+Gix+7rO0qETX>8<<jKaK^M;4
zR9VTec2n$=8<S^-Je~AKzS1pL??Y~Yc8+oG4Lj4b%jTZ+;Qg%qr+UqUOL_Mi7T!zx
zefXk2`|^2rw>)|L%>SQ>e9(Mj(c11F#}2twS?li|TDZ#kpyYL}Zw#kb-}ryyMsTBz
zm2#r2=D~Lj)m+?WS2Mx|uk1{g2?;KKZ9A3wd-wH{E!>M(EqpKjx$5Hl|EKOs@y=&g
zzS&>WU)`f77ui4m!n1ujix#a6{&zR!z=Y_d7b|XCt>J3i!ddqFZ_4+ZpI+bIvqsp_
z;owxc+k%TCQW#&<o|3%pv|)pszr7Fhm&D!s<5sOwKi2*Bk3vuMoy4mbx9BLPvPbf4
zQd_4v(|hhQamnZ3YO5KhewZHVB7Vzqiht>Lg`9X+m-hR1Prk|r_B+q`{NTY1-Ohc9
z?-%Z8s3{TSjb&D37W*|vVop?cxgF;@TjfQf8~c|Z_PJf6{*dbvtBXXySraR_X?zS5
z`5ruU)BhfD?^N`SqZ9s~)VjN6zoFmd`p9i_O8J;oV-E|Zvi>{2|H|F}@fZHetu-t@
zx=pup$)S(GPONfMzIpugjP*IJ--OM@#kn%470Cux?m64MpEIQ4mTQ=B)b~RZe|}z&
zWAv9xU{RQi)z)Pmf4Fv6${A|McJZZtEaPc^m7F!*;duI&3qtR9r`=ijBcku2=J`K8
zB7S_LH!5ok9Ky9fggf<d_Qp@VH>u%FZ0?tu6^1(&)><4-3ZG@*b<;TRxo~Id^*FP8
z?KyKM-+CUg;o&YpK83sn&bYk!9DO@PO46oie$kUU@Sg43Y@6=hpWhAF#4Jk96n3AG
z^!38ijXV;a+-BDI*KCiOnR)ogp}?6IbI(Za*=3qBt;@2<Wt|Y``i0J1horu8>8{aT
zcYgQ3R`=4&=lUczcHgxY+iv+gQ$x<>u*IF_e2R{`ij%dD$Jp@g?+^2pe8n@zSzL17
zfn$c(6+If}%v*b_O@0q!;?s%exlO8!&OLdx=%@0vgWQU_FO+u`ZZ^+i-`95kq=UYw
z;T6I84GbsJJRR=M+Pr1YKQF&G>$RCCU9x{0@J#2yr8?iAbv&%{GLCll+r8S>Svln;
z-kf6WD*O9!G24r!*MGj*x`XxXr`qh*Q+clZo_S>U+-RZu3tT?%`$_SoDEP_g_i){N
zEs(L6HzeM7TJnOs+KoTkU$39?eTlaA>`8{d?GMd2DXZSjJJm648@KlBGj_$bUjD`l
zrKN+ut@<^OcV$e5<l8sXW*O@jSs2A~=h?4{=Q!8lX#MHuQ!x)#^%cA=d+T0#<X-wc
zb8n5<EYtN{oq5cj+Evs^vaR6Y{lMDbCRoh7aL(oVli$6%ta(~(Nnpjyj;!$a+VeE#
zNG!?<{jb<}GI!%i=PyB5<*mFN*XggbTxun-e9CG$C8x_htWk64%g#}hd@J_EP1XG2
z$E$v3|8rz-72ce^X+@+q|H-xmym#!AlqYiNwaN=!YdHI5hth%7sUOzFee3@6c!^h_
z&fQa8?E$~jVv=6!H3}-PwCy{k-8b{7sDtaCpQT%zCs&{2T(fYVifBq(ea3V4ETxq8
zj@m;DXI4!zx~nn$`n{J)=bf`%`7Z=1E1tLJwJv)l^C-|wyVc^&h2r9WDtE#QL#tyO
zSH4<ra!0iJEsON#WP!KqcZN?2Uw?7ArF!m^i2RZ-+x`Equ};2y&0aK0<e1ya`2Agt
zZQG6>>^tk~^Wxa`etrXyt43V=<=z%%Yr0JiI8ehX_nC9Hl#!K;?V~j1OK-FmUr=P5
z<>vV3$Q6E-qt*T?!G=rHUxpQGePvU0-~VK7_0Bf4MWtu;S$1Y#_<!>B9Fr%FTyf5V
z`afRt9e<q8%=!A3ZGOz#qzy-;(-jmCT~K$qxTw3t@UTSu+09>=*$OgPW*1+-9ccM@
zkCWri5YcJ-Tsm4`ahm(u?S5_?5ghYh^Pc3iZEFSR{t<Z1u%?<@f%ocEjSmXzzr8#t
z!F1$PTJY0Nksn<WzqP!3!x!;cdgZnHtCJthHvP9{kLkycqW^PWa&)f<i@&O^ZvRHS
zjl<#6<Zl-@*K{0oi`;g}(xc+e<x|tIMl}mmH6=|FJRp52*S0^SLF77LY|L@_MQT#U
zv8-AT^x5<(ZDY)OlOwYQezrap4Un}pb+DUV)Y#kl!rPu%L9?p3`D2;I9zkVshX%_l
z&+=zABrI|KFZqz;{PM3Ce;SHp-i+$@X$W2<FppuQz)I^=4yoE1N>jblb{^?H$uh@h
zouA@;;j5L>A_o-C-VnKeZ^G_lBGd2xox<jPRL044LSw-6GG1M`Zq4S)?+>mJWe5*h
z9_ae)_S_e$S<wfkUbn0AopsYtLT$sDn`Ns`M>{uPn0P@_|I-fxZRRx1eT#4Lx+W&C
zIo4wFX(Hcst7Y<LE}!`YSKRBaukyLO?V@d1JiBh~r42u`|JYi_22U3WJy*KEZQ8NL
zZ|WCHs|xAn{m*=GxiZYZ)>lJSzIERr$9r}OE6-Y|z6-GD34A1eE8uUT<d2fAaXwSn
z9v!!0<&Kn0kFGaJ?dI*3S?sar!0uTYMu|o(R#$|UN;HL3O%&U)@SK<Jl>4ngA0-$I
z;ss_|ZI-Y*Em2@`ce}<)nb*4l?oFxL(RNbY{pX?P2u*<}CtoC2_fPDSPM`AFMYrJD
z34RX|XMLGH{Zi`7A6K;P+kO8~ALj<s+VK8`7Sk={_eJj#=WJaw`T4tf58O_dw3$1`
znwf9EsqXZo<YVpb;I*fE6GOUAddW65?tLBq@V~7|gXc%V*35RhK*2Ac%AZb>ObF-V
z*WR}9<AT>JmsyftN8M~$_eMMQ{F_DJf8F7cSv7z4k_-Rt|JWj$w{>+zYS!`8JWbA(
zE8J|2o30(ZUtQI^=FLIwX}q>+p7FVJrakvJnm#-8R)VJRim3}%bw7~tFaH_oX*l@^
zpTCB8&#f6b?>H7#hw49=^rqZ!ZQ@(8vv(d$m0fx)W>NE}n=Xk=Eo`UO)^)uW4^_C~
ze0`D}_l*>nmHQrC*mvnc!d+W_9_KGxcCOj{pmsv@29_>ADI<PG*>l^{eAaxu!8c{m
z>1pQ!E$*Dy@ZN3rlBT(5FF7n_yqgyCz+!s7Wo`Us)^&P?yZ1(Seh<vb%kA)87|_k{
z)Wx2DXCEi?hn;&EB61%U>hF`7_kTVA{M{>U!eYM&ozI`&W39-=&wpt8-HwL|6LWg*
z^F7V~H*?~$r~T@+y>bnED)!4YZ{Ar^;-_tXI>d2GW&Gx7CWR0CR9&o8XPo-Ebo-8f
zI$7^tJAE&%dhs*o*)RT(ThC|PPwc4`p8e|g1&xbJj0+@UxOs0M*?S|m;>OyI^0OBG
zUFT7C!td!Cwv+{OAM@|I#GIMjul;!Q%*2qDFL>M)IF=<F1wONn{ng@Ty42BFe!9dG
z-lMypU6nrNeyo2{zjn=PeTC9Pg?bz{6AnjTi!@(4_3(xKm(LfpStv7_>uNebJ+LJ6
zitVhIJmRsZSHz?hR6gx{l$&n(`_PmZV(hPd9Qlf5SA5vFD@<N$vE0cSpTF$RGW2Oo
z-*Qi=AbioC$rE!u_pObb(eU|f!?U)$uhzAftdh<Y+?>2BE3{2JDECg&gd>y9)~}2H
z{OK6WAzjlYo|eVE$7`zR9&=BX)z|W4JH}Na?7=u=8dId)sur6Q*X?wcSs(hdI?z?e
z>4Ki`l(ixnE92F=A8Xphzh4pgeRB1UBfC?$jFPua?bQ-CJXD)<YunYl8~2-x^%k0&
z3SKA;Xvi(|F4gx6?ms>Ex=@3E@`q}cxu15rc`4*dCe6uDSN4yndaooGb=14|+S}h9
z3C~YtwJ&Cy=y>w+ftQRyT@Ej76V!7A#Qx^|C^vKSo3w&IbyId_T*M;#J#v%FLw?HZ
zEwYUHIs4+-sAJsy?24{V5@+uE>+qK^RB8CP`F(MolJU|#4~kZ0KIxq!H<3ws!!f_L
z%crI+{5fM@`KKMnX0v_zb;sdWNbb2!YHu}*939_uEtz%t(j~1u`Qr20OTv_!6gb!>
zluJH}5|PmRx8$9C!_nJv5sK~_?;f^1ZVr7Vu==ggyA5%23$1@R$DOv^(%dk$I(yN#
zyB?EHm=_u;I$!KsQ@GeN)`HdW@49TAb<1+L)JATS-T1D6|K~@=6N{TTLwR2O{kJ{C
zpkq;nw!70JGmjX>>+An5;`*E#d1$)f9w&<k<Ah0hg{t%Z?Yewz)uk@Mn_CRmd_C{8
zV!^kG%l};DzT$6c`J2m9-|epW(@W*Cb-G)AB#K#B?_X?s^QExC*L!DUHzw^diO)~l
zqa`IG)sg0Hd|}PAyxDWu<oV00lwOwJE^WQFJick!ja^cCFJ2{@#I8Lj?se_au}fFt
z4o;}*J1V%}YWjmekJpNXWZZE*`YGjIvxV`ISGBp78`v|nk6Ib{{bFGad)83CS1HNw
zn?;zw`|C@$s!lxJW$)IPTIlw3-MrfJvnp){b3Ww+Z%io6of>BJv}C(0Uu*4yJE{Tl
zI~112*!BefIecoS-w{K*ve+mKVaZijHuJ5$bF`}M;~yuN>ysTc-}VbB%bYR2`tja`
zbxG=mYgGL>w#B^NoqBb5?E#@T%a^ohDVlKXy3zdZi>&}-b^fAbIXBLo+Um4hVQ01C
zhIS{LiC064A76+P`{l60HLJ$1;CaW1j;5}88?<v}r+B`cJK^MF4r$TPs@8h_-xQ48
zS*%-6M_k-JJ3Z`Ew&S@|pBKy(%gns<`_1|{Yc98`KexCOu6w6_dsq6SKX;0?eHFDI
zJzQJ<dDfH)_t_7>ny_z=@eo?JXXUmTt?4IEEHgQx@?qV}{+thuFU<PgD;MwN?PzBZ
zeby`K{(5Hh#gNDqQ|_{E*pPPM;i;S3{rY4Cj_~-|-c_((_54u(p2V4ly(V7OVQBgL
z>%H{44=18`Bqlw&nD=MOvR{&Oxnw@(zso!*x25aj;@qQ0x;m~)M$b0#I<?F5RjrT2
zT~U!6iUOaet?WDyE2YO%GvnB&>oM_KGN(WPpAsG$`|JC+B=NK>*7tW5-jI4zv9fNT
zO}hW>wfYa#%+<@4PpWFLH2%GGbNlSSQA=hQ^jih+TIbf-rRJD+NxSjN+`PJ`qnmYm
z%-&<=R(m(Rb99?3*Pbu*@GGZAqvKV!WlxSs-+b;fLvU|&F6Rk>#+0cV`{qpicQ(-0
zBj4C+n_l=rg=Wcv|JFLlhbmrL)O9fS&7K7}1HC6dVb^qTmfc+(^wa2W!FJy!gF6d^
zW+d#m$hWaPH9Ec`M{r%+-A`*@+KGjzS{i9?<nK<Nw4B+#o&VTMX?d>uoA-D+eAw{&
z_2aor%a8obX03j2zeIFq4Uga*?y1v@-%az(<Tk3|d$P?!-8{lT|GMX%Pn#<{*G^yI
z=PSh>y>7c;jdO#?PUYZfzux^j$5!0c{{6@F9L+|-HjZ9Fe^u`na;Y;m+p^s+KL2^z
z;*KnX<yj#%F5Xk3V*GcfMOdl2zPH>Zp=fY6PRMypf70p~FE)K)o3&vT|4aWb$0e5P
zKXBrhDL!XI!Q4~br_cYG{K?totM8p}fvI!)9XX0Vp5ne;*{}3|>TatuLJjp_KmAW_
z@Z$NQ`(?Vagi5ab`bVel-IcP-NHmo`{_f+%xi^|QZA{{fIGi@V(({umk9J7Y_Xvx>
z{j1&dqtV2aLo<#{iCa0TNN(m2rB_)DtfDj6zxUtXel<2q$W7gHQ__Kx)n`49?a5$O
z>F28U3T)X|_u>w>T<rS(E#@nW`6l|Y?QP528T-3XY{rR`l1DukReg$F^SL0;^?U#O
z9obG3(^lPx;A9i&nWoswzdT%P`rSySk_LGl<6Ta3Qerx@ST3t61@~OEYGGn{^5Dn4
z+aJQU|27z(T(bO2y1lQTI4eta=sRoo^u$BguKLUDVh;cF;g!<|>t5H?t!<v?ymmf&
zl(YCu%~76R(HHW+pU9i|WLsJUQ__b`0pE7KZ*Tt9%Xs*c$j7k4Oeb{}Q^QT^>`&Vc
zRUi5L^=FB5?*?1J#QF;!vkYC_WitM)G-&^K#dqa7PK))t6VH_W`~F#v!;w>F(@N!o
zaREVEnW1M-_b$uYQZglqTSbdoN9O1ki*McT<ulK06?vT|+jRB?tJN>v-K%aW#QB7D
z`owUQwEj81n&(*lMDD9kL=Fb;v7VSz6d|_emD{h2r`Ls-ZPQ{1-*h(q;y#zxfe#N0
z?QvQ;d!DA-<AvM;_8#KwD~wG(9k#NGJLBQw`cPVXipbly%58POkLIj=>u9~7%}C|s
z->2J(+V^(rv$SqyE>>v_lvR#8|Mu|X-JTP9iuoSK?=($5-ch{to3rzd{QF<x8ZUox
zyxY6`P>5!9)^SU}tEXGt^2_S|Ii$_lxfwF=Kg*iv`0D?rBi^D9ixzL&CHVMU`r*EU
zi!}^2nR~BKWny&GalF3PvuWGC>cF3TN1C5)u<({C+<Iirs(BXb7ZVpZOcy%gz_?{@
ztixt|=G9-W6wTrYkT<jsu()=q@{0Q_e`N(fj~Nz%&2qBS6DD>%n(G`trA#65c)|<S
zmAC(`|JWkP+$8oiSK94D+16w8;)Rmx=Tv6$MgF<RT^4=$v0Bdp$5Sc4b_Az{s=V<y
zmMhJ-Z)aLI+p<%&N~av-Bh=#B&wq*toAgLT>|1CUljA${SV`71r;ltGVw3A;n^|)I
z$u|T4h>TO(iz>6XGc3<AO#kNScr{mC*!|$Gb&>qh5?b}1y#<|~&cAl?ROC(fUfA}F
zfm3$DqzxOQc#o&9n;!3}`A<E@FHbdV+h*3ylauog1P8AQaW>l2|HtlIPF~0S$sN<m
z8m6o{>Q_8LIM{Z7x@_E|Y28W;<+?!}o0HP{SZ@fJU6<ggnj@`s`_>sN_Rmu@L~a>Q
z6=5}eR%&4XSao*$d_|>=cidQGW{b9;WpWh{2tBaQI4&s0TmQuI)7NJnEm*&p`M;Vt
z`y-X<hPT)9JbutAda>u!ytRktcu7uUVv`D;^Nr_5hgxz=E_46CxKg#*&nvGK&UzKP
zr`mi%`NSuM{%jeAD(*9KDnFOYw{2tN709}Jc+>2PEg3q8Pp;iz+c%F#tfl|S{}Qe(
zd=XWZsxen2+KXS#Qg#mia&E$}O_w{KKUd)lNDI=DdU@}r?grJPy{mGz)qF8p?_!tu
ze!itL%X24ZE(VTSRuN|ROp5;V@0sw`N&1lcR*qjyj`>OV!`IcU`8zZI{@D$Ouc&a}
z;pDXn5M6M#P%&TeP8^d^>55jTckY&X>sCnZVp?9`cqb!i^Tc<|Rm=+f2d}4QN-gG{
zxqo)Y;<!^Ej_mN6w#9R^U#-U%`AH$GRHjF<-`lF<n-@CwW${Oay2Sh#_sxZKRA(CJ
z<!?C3*tQ|$dZ6*+H_zNpGb`_%dRHKl-J)&A!|U%Y7p>=+eyREYpCjsTGG7@gNA2JJ
zZ_*j}CU((xPgmQ{SsHoK@MYwt(^C&_V#sYeyRu?uT<{77%eHW%==F=--v7I0_5PGj
zg5cig)3a*#Heb1A>^!^vktK71+minMizJs%x_fL}Xwl)sjcF<W@)a*<Y3#Y$-y&Nh
zJ-2pJ*{48{XNouU#ke98R&iQ!?thW4lNm1%D%Z_nC+w9H`-@2`S^f;e?)z$X77vov
zCMn1)kgB<GEh|&!hD@1YSO5P$t|!9XX0PV`{J-h*)m5!QGG5!Hw>#|2$^NT6@&1t)
ziJwfKh&kN+;67oc%ic}vnde-J&S*4b-*IOzKX0|oojE#h&3VrHzjpkWUVZ-1(-li%
z87mEz#R)NPmo8rV*Z;wuGrK#?lGe(qtDlp9FZax>VQJI3aI4!aQlXE2^n6qOn(=q$
z;+P{Fj(=P>ZAJQ%aG{yL!6z<%UQ;QtUqg4|qRgeaFBg9KK0C}{;gVO@r%dOuSe^Hj
zDq5%R$E~~md)PIPNV@`?r|({v2e#i=Y+3SU#v!)A5~ryRSIh3iPX2U?{}0zv1J0}G
zW`7o68l25Lub0n1x^nuxy;<uD-%p>%!+4&7;ltXUe5aDG2>tn!;d((=?EmMaHg2n9
zb%jr*UZ}Hpo|QO#;`0f%Q*wUqG(2{0Q`A~}e?uyROH$1H&2wXZ8dMj_h9$+gWC+Sl
zTEW2m`{=bC`L{1-GrVl!e(-$$j~U;J>f8P~c78W}7PZK^F=EYI_Pl_G%?_WoeeadI
zlzQ&gQVZozf37ar@$Z9<w#cjPYGt{ues7Z#9!zwQxv|@3L-J#X$G=y`O)iO<A6`3U
znO^ejT?@ao3%Y!L%l7Hz{Y?%3(odO(|KAz3H}>>}K%=D!Lf&CL$<J8V?+Oe*wvStU
zp~>zEo-^JE+ueGz=z#s(slikCblAOPofK?we)&d&v)l#=FZ*iT<5sSH6{xjqBjbO^
zm8N^X9Jsh9ex6G6do@>`yM_Kcoj8LGZvLvce9OA{8T%5mvU=5@<tj!Dx|&~<nam2l
z1gLd5eV5;9rQo&bYq;cPw#LU&e_H>4?h@VTb=Q+Y?=VLu<Cmtj2EUXeoZJlhW;OLi
z|J<>-{FeFN>G!(x4ix4p$E?b)F?jp!j=fWo#{Km#zJ~<dkeux5vt#qRjvISC`;I<&
z`C<LThqcjb9Z#?F>IgOFTCTo$zU<@YpZ1q>_twmQxGgZ?nD$zG*S^kEcc$;Z{eCa&
zmOKrsRqvy}*WCW$A8IJ`ocD#JtWDn8%VtwH9FRT4d(^hOB81b}LR)EtjN^x=H7i!W
z+S<u>YGdsrnKMttBI0Ms9k#xH!(#8|g^#W^gh;VWJ+^1+`l}q75nl>C_GOu_HF+fP
zWjFhdV!rZz&&4a4N}hH<UhZ})^q<m>5AT=vI^=Mk?MXZO@5-7bx2LRq`S}j-^g}#f
z=H)*yX2|7a+PwY&bEL=QKc^YyewsRU*<af&3Zkbt5}I#$^UAkK1{vk%d@tuWeyJ6a
z*=4eR|HZ1OFRcF_(lh?}(0Fpa`}K8#eq0N7tu$WyTr;v@N>}pgv?r^2MVMD6EoPA9
zsrcfkS@*T3zBtn@`GD<@g|>Nn^Hz89M9=#6?w-L?rDK&=Hrm1!JON8(zx)fitumQG
zU6zsO%qPQ&4QXy#)7zzWre6KIZT1Oe*(cpoSm#&^hV|AMA6Tl(D{)v*ImD#7aM{(8
ze^X~yfBtqrGW^jOU+&juLJk^Ujmoqu@t+y=&Nz3Ih2yiyQ;%D-{4NcSl4&m55yGyq
zYE^HLZGoAM<wX6ZOSl+52Q=O4R?N@!$@kqT&9|so=}-;#JI`GyA-saWP9L49Rr%sv
z5Kk7fRO`R50ljL8PIq3+>ijw3^s8xX&KGaa?`$iHON;s&_T%$~KU+cygATb(a}XEv
z{$+a6SMC3uqraD}Wp4X+b(7KW-`8)cOq{v9wJmv1E&I1)lh3wwpU?izb9vd4EvKCW
zdY@k@TmH-aqx;l*OSeqCcxZXqS^K<og7X%=H40D=_AnHfr@21qlkTssBc4a!SZv;<
z`g*deXgOb8(vsk>EFZSGH~DXDu*fPcovRzm)Eoc3uX^siE(O!bz{E%5nnjJ%Jrif@
z$({}6=E!E*e0Rq@$Ga~ZPTA^Tz2mudYo6ri<f|zO$7g;CyS4hBWTC)`J1--*?y1_h
zLXMZ`$5eH_F1z#sr-;fWe$4m%LW;ITuCDT*`+QT2kzRP%f|m7V$F~MAy;fPa{;7tq
zbe5FGIrkN^FOGcge(#h1_LI%5Yt}vU7FOuowLiW1^g@-Dxo4g!3m#G45I;jHzg4g?
z?s>;~=8ijTmLfcR?gpqGmi=h*f7@dRu~VhbYIN>NUWn*gy1MA`j@>rJ9IaPdT^Ak{
zU9zNN{_Vas`==aCPWgNM--D?!iTP`$eG6>)xOndTo@o`fT8!&F4~ooWpD_F5x-RDQ
zHYuh%5_|gBAB>YcV5zf7NO$f8Nkd*aR<+4|r`@g`Y7cQgl$jBxzA#>~j;HtbpUFBa
zf193^KALiH!J8kJ6J*|ToIPfgTyc=gY?u4W`)4?UCp=(UXd_d7*i+dw<!$)f8TTUf
zt}QU(yTRJxl-M(^V^_{^#os~B_qN9^`f9k)Y0B?@*7*8ok|&=hu}2-3O{-ITb)R{=
z;;hs9I$VVuzfXVn?42LPcGvqA_lsrXzG+|5+I-tO{!R-KkA1px&7GL?Tf6e)`J6s}
zc`Tp5HLSB&e9jLZv;TsR9J#$z*!Kjix48P1^={Rvx(bn?w<<-yZDp34%6Mw-JD+5j
z`tE+Q;HQFWpEs<(L|xp~=B#3QJbB?p4MDDRcQ$$VYjb++W5`r9(S4l$lilu-e=d(o
zt*y(}W9L0e=ku7SC>2)yT@`e#;rJ%GP~VyFHs$$QxliJGKIcW*XXXZe87ppiWu0Jm
z^<X;&CziOUAB~u|q<eQxVqx6<r%QOrrjM%2_!5%Y%O>ahbnNt8KQ+hZfYc$wU)g?t
zZTGr7<P11cv~zisuU6iDubNeDd8LdYtV`83r+j66&N*$vghs)aMG<=pA}7}*Y`DWK
zrCMb^TcqvJPd?r_RkhCK>C>d<__bWTe#+*L^%nuhMNie+j$bL4PpfBsEa%y_;*G?+
zloz_Y+mEuw&0&k0bZAejexNg7UwCs#fNhk|+o`#yODuny-JAb4Jl=Hr=GulkJvWm4
zjZ*I|{!_EJ&wYzbYE?FaoJ{Hr`|I3kXI7nT`Jc?CEY0mDebnf$NzCaVyS>xSF1%YA
zR&#M#UF+tbdUyYR=3*+yICaCH`=P0uhxjJlldls0B(h#fou()#xNXaKNwfZ!iab*-
zB-T9hG<|sfbeu?8wPE6ChIL7K$DeNB-~aoN=!>=vC&QMgx-EZaUQ1TEtsJoO{CX8}
zgAbR!O*_Bur1J%#d8So1srIJZ<4q=eX0z<MKjo;1Q^MLM%Jb~be>kuwd*S!Az^^?|
z1fmy5SG<@jc_-k}bH^XQ6a@Ml%AP&=6Igg_ZqlTt#X^D8e2#nn3YU>)ky)&_KS6;-
z#92=1vBdEM{mlArYXiK)^M3MuW&YKDRL^vcgjUk`{bGOkf;**I4=(D_s$4Xsuh`-2
zx8G9QH~TDjnl@y*%t_rEzxwf=7sn5=WlF0ipUm`NZ<F1BkC*?c-SWAGm1Rx~E@&K-
zoij)OShUH^I|={nzg8zKm~&u$#j~Ziv-kbbm;Qcyi;w?X>s`L}qK;EPF62~@Jb1$0
zT_m7<eZ!0CE!&vO3m5i?g{|V~%X=C5bPw}dj^ztZ9yU5!bWiP8Oy;SaO%p`E2cB`B
z`srYAYImXDk@A@*_t`D9y7(+uVA4fp8#ig527cC^^L{qmdl$p^i|vNl%02aU$DZ1@
zRTd;Eq}NF$WM<{JZ+R5*#p}61?areaZR>v<tg7LN5#ICf*ZyUvRbT#^*(5PFqu$;0
zxkZTau?wqwY^prlPwPEfG*vq|UF_w)nJIat@+zT^mfwkJ6PxbCyie?bvPF1Zk-1XW
zs#Dy$tqEN-Z@1>x|F&K7(D%TCe*Fk_i%^+=><{n%z1}FWs+*0EQ^mM4@TOSVjhLD3
zH9I{lDw|H-3cb2EJ~GTZR{p_*pcf*CHm<qw@jv@5O}V2T=VUf7IPCrZ&Yp>n>U=70
z=b1`7TzGo%?2~`So6cU-mdkMU|K;By_qOQXz01;#tVLHQU3F{x`}KFVZJgX24d-pE
z#eKStPMhoE&6@hEsNg{Dix*4U{D1d^NT1I;&-gmZbVuy{GAqM<Or~2RK0MtmTfsZQ
zKXlEDy-P&&<oV(oFZ+cst|>B@xJzS6{+ZjA-7yVs%l-F1v(ea)_8^BtH)M^8o8G$E
zpmesdsXkvV`(0ud^c^yMlrb&s(*1R*;&1AB`MzD*p6}ybKKEl{?OX4?`Uk9!6!@pE
zyOX`2`}?cc&kuO1n?F%7JMxFy<@(m@(;w$@HAI{D^6@P<V}6qvZ1nnQ&i~6c*9~73
zPd~Y?;ALUzwx8E?%$oA%*v5uNGEDg)$Ga<BSbk}wm!7UzRHR6khT^)~2dVeh$!-+;
zkSTG;^T?L|3@x?N*k8#Ht)*x1$!1+SzIDgjvm1;jzp+ZI?OSxHh~H=XPaR%knWU1f
z-j~`WcMC+n`8r#J)lL2L{o{WXuX?VFmYx2|>(|!_Lis23GMyhDmv0wT@8f=2)iv|o
zg00zCQ&;xN$Jcc3E^VCEp?A*f-IJ<q5f2?cd+A5ExmWq}M*GdbH1+7FkGjrL)qUHa
z`0uS|{n6|z{VrqCjZK%#3%;G-8Ot0RDHO`KSvA)0x%9=Eea*8CvvgYPOEZEeEje9x
zt|sm!o0UM=(UxD#6WKqxZL7b?Y;ry(=Fij?o=58{<ON*b+F#jrJ}lMgzgwfcLo;W9
zO5jetpFXlB#X`)6FMLwhD&C!#&?SBNs*uy+&KI?-v}SY^cbn|-_d3XIcv?a=_5c1T
z|I7l81)DxRUU1>p@#r4kiyrrnK2F@IWis1-aW>m)r@Vt4$`VcPVH2}?Mc+M}QsUyx
z_^ZiY;qQi93`y-bizWSE*XD{S9H?~quy>(+MO5P6FXrEBwOF;D-rRNZXPC~+z4j^h
z{k?5D_i4`bPVA2TTdBR9SIe@VU-83r`-i4x*9`cxF1sI;;Wm&v>#$?@%B3IQAMAW#
zKKrH7<Q1+f{4ag}_fO@al(a{ClkobC7S81LvsavQY5x+NY^%7rL_V$S^15@(8%^(=
zII($GRpfy!(&qo>9jR#l8FD*GfX#FE*N9C&B&Qolmd!i3OzOhJ+O_#R1tuTMxBg~k
zJMoCW-Okbn7vrYM>4j}gkU7&3aO2w_Z@#Jjw+C1JuG(MRP_aRICBun($L9vE?^!qP
z4D$qzhwXZY{$CGy`ma}>|6%vnrt1eM&pI=`YqRGfH~E%}onrcnHr_aAq7%b^CFzU5
z^g7+hr(b&`c~9goSyI%Kp`+bsm}PD0FBrkIGO<fMyjnf;PhhEuV*IYzCzSnG3v~!b
z1mpz8#~=HCLHqA38NDzMi>u2ne`>EjC~4k%{!R6I)dQRO7K#2?yk38L=<LkaPPH=4
zcouKpLg_m9gjH*jUfItKUUVSOcD@9IqI%OeV^)K`bLSsfYq#6^F|+dN5T_Lue;gac
z&dTJ4T=&mwa?shbMfrZ{BBO?DWf{j-UXfifW1e2cr$xEEP7Dht{@Yolm&W}-ZEZ>V
zv&3hHS6_Dfyv=R(l3nOC@AjD^t0miw_pNYfa}4@#<Q+9lCx@eNN%`8BPcCLOPG$S+
zBFZ7;p1@@w$*pof=v>#zGrcNpCrb8Cj_=+boo8YqJMYNd%83@w&#X_IUVXRtqhm)m
zk8A47k4d$0&ugk@Xh(hv3U$v){``Kqc*_K((n(i@Rqs?;YD&v_rJjALb$<5M+=?Li
z=t9vLbB66lJpI#JCmvA!JK^D%nU3e*y`8x8LfwAb#kW_V<>rZ3-Fl=+H8T8?!@M_k
z+_gso7H`chuea&nsuN-HHvPHCE1so`KWcDHULX}VZ|1D4eSA;d?uXd#NS~CH<Xce}
z!L;b3oo1SA)qB^tHCI~RJcu*>{w(-q-<geyyFv}0uw{ntdD82heeMCH!=qbH%x1+N
zhe|V4J9)kGm@~@u`6(M4hjcvUTs>!r{Nde!r!+TzpHr%oQ|=$ixbolQ-sfjuUDiJ`
z`CqWTb><i0-oH@`ggcKPntSeG;?-~2To;xcQlDNQwD)u7{<ZJEmaOV=ob<5%$Vu~i
zu4T5hiiHQie`w@>w|MSdtAdqJPhEa;MmRZNZK=h&cOn~XuRk*XJC%Lc;~R7ARxw;#
zddlI8?X-n9N*k2DuT+^<bGAIod^GK6kjKW>&sv)WO#5OvJx|Zt`jda1x&}`MtE-5_
zgXXp6J}>@#lCgN~y2saiviZXPLo3ezYSRtkEZWC>(tqY1?(jDa3F{2+`u)2(b&Yms
z<z#FBf4<*u8}&WUcNg70Ra4czr18y_f6Cp5zSf<7Bevl7l*bj0qV~1h{gU@|e4goU
zl(4f;RGfWP$BI=f+}mR3<*LM67H`rCyp)vxMR~7m*Gh#mb1(gh=e~ElWKjo?fnGs*
z<v$hidEN_iVnw7qbsx=JwpxGb$*cd~Jx;Z_=W4F9U8r>P^-ABJYcp@8J`VN^QptC_
zd3D3I*gL(O-NRTqbz8oCELgKf{M@E<oxy9x&gy=SQapZ0%hZVBr(!?j+OD&olatSJ
zZ}07O$(iJNa;EKZF){v9;d3qrFCLYU3xCR{>hbdC)SyJ2Qo;K#jndM;y0m|h>tB;s
z7aee3{n)Fb%YU`>Uzk=OJ-SdZb=^!?Su?)7ZWq>tFE*VvZ@cG4)rA3e5haanLeaCI
z8hK2fW%bm~vo!6NvgkjZ=K8btc5!o0vvn0*)iONd9%kMhZ_FWiuh3~uq?<-*^@qgN
zPYJru{MSubv{3uz3y!+~dtW(oowu5GJLA*Bf`uoOA2W9FUR2z+)JJR|SJ<=p|GB2l
zTTz}{mn;$+5_UuSy11oGIfwcu$rh&<tC#Hg9=!a)#0gx1SEp|5Jn+%#E9<xKe3zNz
z&x`AdUOzW|p8wM~7Ei7y+Z1ihHPb5CE0%QQ19xm}?t<fzMrRb)@OnPU50ld{J=S$F
z*Zj*|tI7QwyObKZVrHyTaeBJq*qs*r&cmzij-P*a{@n889<u7eSGV;3dQ~Ww^(FB?
E07hIY^Z)<=
literal 0
HcmV?d00001
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_eth_packet_overflow_control.ocp b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_eth_packet_overflow_control.ocp
new file mode 100644
index 0000000000000000000000000000000000000000..84a7219e7d6b3243e27c2d7d229b7fbb9c46c0d8
GIT binary patch
literal 1104
zcmeAco}<skz`{`0pCTyFZ)<agLI2s~|DP|$F1J}fgSpQ#|6Px#_=dI3iThZ%9QNK^
zzweXlyuUB9{tB+z!(t<{&e`wRdmfJ>t#1p>IqV;)?%(A(tL#nUg}Ikj7hQegu;O8U
z>LD>x+i2xuS0B%8TJksfgpQYR<FTfR$BV_EoVj;SEW^)lswnUI36^u8hqP4ppSq|s
z>+eq)sYJEHChuMuHKvf%)sho8ttl`)ydYkL<1MS|PT{-Ldfv>c_}6{Rlv!Tq71yDR
z<I;EcGcw&yIkR+&OJ?Hn4XbDFjhn?5`D5{Q|BDrx&mzj@PtU9WVp-d(wAd<+QC;%v
z#dq8l2OiDk|Jo<3$0}=m&X|FDbwIb%Qklqa-fmUuDQwKEf9Y&*>touSe&^E3U%8rR
z+um?!Z*;0ym~?Zoz@h?I+w%|R?2#;3eQv_VC0;(WlOq0}_{~}$ST^(f3z6`trQ2p4
zlYJ#0cAEE+-aDP^ET<;3FSC=J?CvWv{aJkW`t!ESmnu$P5XWE<-f$|OL$gQN{9MET
z@(HS5Ua$5&5PUb~7Vk96(^0YqlYLwkYH_v9J@>7k?DUZ>{YtW3(JyyTVs)7&wEM9A
za~tMXfwNcHN=*7{r!aYVrc^3TdZ)PTlxh**m3Ip(W~A#We&g-ZotswY<XhMBFX>)$
z=Zz0aao+qw&%S6xntVI*Ve{P&wr6C%hGqYpE&PQq@_=b3|5VY?2|D>(3z(%I9gFz#
zRyO8?bNIUr7s?H<td{sb&0d~;UGb`Ht;q{|{{IsaW=t_KKE9<OI$_3D6?d6AJfXLP
zo}Uvvd?o3RbI86vzh%Ae49va19egjkai!nflP{9`-)B3VvTx+wCNohtuHm9_dVA>1
z>NOvZ{P%0P<it6D>zaoOZE@^;;>Bv|0hVPw7hdjZi?DOusd{RD!@1c}QM+6AFnpV2
z+h2Fkbv3{CxBb(^mOuIR_|m31D}<)4X~}PBt$BI<qLa&EO?BagA9t~_=yEFrKJjYw
z{k!~++190-L+>uy>R@>5)}Bozb6c<Us>&5D;OJjiF?*S_X5e-{$4%bTIF&E;W|tjr
z)}6Wd{){|{Rj+kU#IIUp5o&x~$2KCSTKS4j?Zea+zqY=)wWj4weDR0R?JL9ki*!_z
zN<PS^g-4gH-Tbm=c5P-sjH!dp$CEv;ZP}}J9=f09_OWlBt2Ad>$ux_InQdb3wGmH$
zpR0_k5$SIcXGyZ=;}dNx{vYPI=KIIJ(sO(z-u$<WI_HsReDA=D>7n-h(`t8o_P*nK
zqDk&IL&M4P1)EEX7oPSPTry|kCF{$#!ynI5KKtizhgw#rLst3SXW>#;bw9j%dV8YK
z=SA}0Ki=IP|K8|e{Um9r&dPv`Z~tym^$)&o^!P{M>?f+l-_4UG<~B_Hkx*&RcevdC
z)hgEL!(N9E&DeJ(_dtr%a=x{Vd+Wc&KA&~wUF3y>{!x<F*1S8*G^XYqN!&VhVpmn#
buf-*2npa(TJp0cs+ozUI4vEnj8s5AB^qeGh
literal 0
HcmV?d00001
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_eth_packet_overflow_control.v b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_eth_packet_overflow_control.v
new file mode 100644
index 0000000000000000000000000000000000000000..96063fd4b9deb0d5e15f588478b497ee7ca0e063
GIT binary patch
literal 13264
zcmeAco}<skz`{`0pCTyFZ)<agLI2s~|DP|$F1J}fgSpQ#|6Px#_=dI3iThZ%9QNK^
zzweXlyuUB9{tB+z!(t<{&e`wRdmfJ>t#1p>IqV;)?%(A(tL#nUg}Ikj7hQegu;O8U
z>LD>x+i2xuS0B%8TJksfgpQYR<FTfR$BV_EoVj;SEW^)lswnUI36^u8hqP4ppSq|s
z>+eq)sYJEHChuMuHKvf%)sho8ttl`)ydYkL<1MS|PT{-Ldfv>c*!zUhW&WdCA2*5|
zVEo-Gxca)!cc(|TCu*;2>|Y(n%6p%A>$Ew=&9>V@<k+IVoe*)_s{hY$wX!oKt6yjj
z`@C6E*5ay<8828pWRU-NZ0@pvU}=~5#@s8qPt%`W_kQwe>YZ6H)@fxPn91S1YTXfa
zV<EqdyO;f&_C{5YX+@2F(-IYn<GVb~nC>5V$5A(V|CP7v^?omt-^p#Xf@509Wdmt_
z7KwcmwbhrG?vpOqTvK>UxRGi41i4>%{#Q4iiQ*Bo`|lSiaad79IHVvw;^&8h+jail
zwqGnTMcUQw;Au`C+w{e6XZ`tibi%Q;KIOXm*;x-1HBWG-{Sw@^!;+V40{2R`*wbPG
zF(;k1oEy}hocpR2tp4B8ctXU)-7$=EY?pJkiSHBDlXv{z@XF?Jkz$gRwRYcXmZwJ(
zrxhm~l+Bu$pa0fLrO9;%!_k@B?`HJbd|7#|eh*j1Hw~4eN14>_etZ40R&m>$H>pB(
zDQ#;07VKwu7suE9{hx8G`SA|6qFrV;uT4nkG^~1VCF^FzFOpT%y=y1$jLPzJ(laHP
zt|u}dSdy#zyzZm#GU>SI7rFUVO%itBxMMM8&(^o8LR*@{Y;U?<>R9xBmr|I_S*-<P
zd-gU2E4J)E|H(5=R!OAmhTs1ShOhP%)cPkRPxNZ^m=?(0P#5v|evZOK9f>o((fiC?
zEL@h_cgeJ!z5cTzU7;dYFFUnN`am1M(Bc2nj`&X8B*q|h@~`Rc;@wlyPvpLN(cg1)
zRg&70tB>v7)+>veRn^zd+f;JXGm}koo8arY_a9B&CG$6UD$jrByqw4{UB}H*CM(Tu
z(f;u3uoG8Cy!anEb%A4Trux#kcg}qI!}nxiWqr)l+?UHXeqGjom`U%y3^#vr--A7(
zhtmX>DnB#w*VK~|6G*tE8K5YjV0v87CiI|&)mMiX+Zqmc*QqAd3yA;N@JS%*k+RvA
zYyTQMKHt_m)YKE>?YosVb@!QxuM#eptu38DYt11Ulfqxl3hS?2GfPkPnBw3TuC?TZ
z&DL9Tt5;+uKbZe*+0L5HS6QCESSc&^=DWBJOM;|iV~04CiN^HLJN_DRU)El_X41N>
zRc~F7haT)bd6Fj}pl80(%a!)OrsSn|?RfV6GXJvoi{9m}KV`1RlOp*&Bi2nweA|M_
zwt}<17`4n1RqNfV@$vMc(~H;ap7?#9qOrm{^J2-R+y}*OC-L3CD%Zq$JXFNvm(EYi
z&}01S_x-=j*O(iYmXXX6Y@y;CpwPl{-|$qZ&V38-t*QScXX+f^usA?(OUA3`Qkz!4
zy6BTu7UX;C`G$9lTUSr3Q=T{fuh^{miWu|cH>_u#Em8Ow$h9XjiaWIG=M$x!Tb7v`
zRa$;L)u4Rd>*tKERkeGjsUOwS6{vn?w$a8q%4FH?lap9(<xf?-cWCX_#j^!eK8bfa
zx|TV;`@{9R?C6iiQzb09)9T_<ZkF!+om+g=T=nw)TDK<!E^n?d@w{5H;X_e_saZ~@
zMUYhfle*}N8#il<ql7d!Y%%EE6L->5re9qmyw-b8gcGNrpW6e|t-I2yvL3r{Yt;7t
z#{1W=^U9UJwUK)Fqol7Uc&9FVpTYez`NOfOklZ6qQ*vau677xN%-<V0X+?M3gBTx;
zM~@p`f2!Wo(pb#yqkpp}G%@~4&{aWy#eF%ZC+j-gHXC|=wQLBQV{CV;AmI3AG4ntD
z-P3qX8JyOwYI9!p=#kED^MHc82h_c8Jn(1jfB3;ss&GL&hrHZPR^O)^wkQ-v&p&^$
zb^4wH8-c0)+x{g*Ur#p?5Y%&8896QM4Bw^3o;Q0wC-i#Hoqhbz!~gL`+1`_GEl_A$
zxv+cvo2`<5QCn^vFJ9zw*r08Ja^@vpMML}0QxV6n8;eJ_SU#Gau_4G<^l_MPbN&zg
z@4EGRp9Lm=59{kOo4;Ywq7ULcqSGgD`jyFlM`^;cwUb-!2|P7UD3NwcwZ8W(`i)Rr
zqg{n|w7K~wZRexeOnE($xfc)4aZ2-1)$o<nwVEAfRr~4Ip1mn7tKYuqXzzQtEN+#Z
z<E`|wMKPA#jhaEtx}RcIO_K|is~^65n`M8*TB`X7bLh*@*E1IS+)HQA5DK5F<MipS
zOQ5mh*^YSu(+xH%aq{KN{Jzz+efIfJn+p%Fjfp8#mHMLJoWYQGS}XSFGyltzgRiUa
z*^|F6K3}UNW&YW|??LC>cdd7C(^2%%e7fyG%g2jX7GKu<e38etaPg`$9p*Lf7tT95
zZ&%>UMc1XQS}xlgax6JA!QlN77PAO$>+swAmZZIY*KaR8RWJAaL=NM?bCZtT_>-z4
zbNA{^&)P%vw+mkW{S)ExVNIB&UBRJw`)n$1z35uhr93&O`m>_O(P@h&sekh{nE1_3
zrZO;ded%|(+rJu)K0fNHmvHBQ;5ijflTRs}>y;I3>o2<KF-ZNKf4M<+K7*LYR-MX~
z+b!=DGft^d?R2j2jFfd?{LjmGURHUY6sNYE)R`IAZ$4)>6Is=By*KXUWRtRkCPj?$
z-Lu;Jf_0^G*4pd1aLm#=ea<6M{GIGk-J>}yv%40o+U4e~a%sy-S*_fE+&dMG6GGHQ
zrYfi0Wt($GZ0ETh4{|p}y`J;$jGTi`cwyh4p6RNcpI@kZ1$>IWmY)B%V|QVh`Z=~!
zmCZc%7QRw@4o_PwyQMkhfAX1t>DhDI9aHX1*SyTYeL1Rnr)vKcjx#@b?)^ODu#zw2
z>C0gM3h$UH_wH5nH5^D;V<YRgFRitElFq9qdS2U~9g~US*gcb7#p2fK`+j#;+KBI|
zv`Fi}eM|dX<qo}Wu^oMP-}D6>=iScJQ@i_aU1Xx@qUzE&`>hspn+2vBT`HZnFZ=Po
z<4UWRbFSF4XP;2}=MZNu=^fs)o&Q`H)_r^Y4ab4!r9TVLKS=4E+8a4@T}{$?Tl*bz
zH78BVc)xv_dH#|e;rl)x4c6T3s=K7AJN3lJhaWB*H?Ff*Hi%&Q%(s+%-HTnUzR^20
z=I72V-6m!9@B6g(RhOE#KfL-S&~x$93xD#SuHMq@mH2jl-;}wU%#*IXS}olEwz%+w
zfbfx&r=B_03XwbixEcL)x16~9){Ey)Gu><B8khCo{qn;7E_d(ixzE>We4pj_bF<Gv
zxt+Hk@9mp!I9qCO(%#)?eJAsCABoz@l55#~WzC$s+kYxQ@ayU9VG;_JPH9+ouxnk;
z;gt{Af+xH@CS7yt-ZP1u7G*)tO!tX<UrSH;)YE^V=K8rFZG+Mh1E%sdPaj;+>YO#Z
z>wBTlkG#uaNg<0bcKNBLA6uprtt8m3BRD^#Ea$xtpTo4@toEBYqVCN%_EOWjS#<is
z_B_?+uP%L+opHgk{+fTm;|rd9^Y*+jNj~1c{0485&u!fv;k_60Plcy>UR%-UKecYZ
z_OrEV3nVAqz3}W-c8rdsrb@)bQWhP}tcQ*hUH`t9QQC0iG~ZM|(+s_&Pa>Dw92Xx*
zxgo}(Vl!i!_SwJXD*||eZ-sH_#d*wIecbT?-<86LKe>+WP&w+jc$r$*&Mv;Cod<77
zY~8p$>^=YU_w2mZm1XC*9-9#N;1rLJ$jlT~7PpcmOPqABct$WxWfBfNd*l5(1A(~e
zms?&aSKV`OFbdp!=E;w$TgRF&^?CLE{Jr&UB&U$_ZcF()YPlMJEPZ6{Upp(j`5L4a
ztiETNdY|#x)yH;4NnC#`ux(P}%hx&THN^tYQ?z`}hc1`&7f6)d$?$V>+(p%Ur&dYZ
zTcogUs@&A_aMPbIxmq>e1M{kw1?Py*`y026c{-1Yb$7<4`dBCD-tzcuAsfBkuWxzw
zcG4O<-*c{_-frtJd^y2z_9CYei@=>DS-E9jey*Ql)6OMlyJ(j04|luz#F$b&w`*Ou
z-fVtT)EMj;ymRHGfW`l8b9T-Ny%0ZHDEbd)&zhjyflBczN7Q(hv<1rB{dp`uEpD-m
z`|F~|v*S-q*gL_oRhUiLRy{c6@`DO3VcSw2k%&Eem)`N+=DV?#^Z0-B=?DIH|CDp|
zx_$E_v$x#>;RLIQCcmtJob0@b3r}BIk-O`=)ZIOMb<Ryv)yc5c%iegUuI|8YWs&mP
zdU3hVpZ|7cEI#_5y(=zDc$VOVuXYb>4ysJ#+Om1yucF+2e~xzeOxw$w|835T*N;jW
z{#}Y#<y<AyVbUn@v*eN13s=R?!y8V_JQ-KE<B6U8nk(EsrfWVi>%R0l7--0qzP+t}
zAFnk>7UT1`yDB&`lQ*6+^GNhw@ZiGk0~7Opc`kl@#<sQp2*Zx<o;I62;TXA7bE59>
zs|a0Q{U`2J^XuM?Z5BRmb6lOhmra=<Ej#a?7MBr|M%Yt1xj7DOoeDZ_Ig>7@xu5;?
zHC?Fo(oDZ<iI!_7yW7OnSJirzO+B%g{kV6k?Tc;ikCuKl_@lYw>YEoz_TT5nZ?;@-
zzQihQ`o=x?*H)~mOWpNex8|p#kW$~a-M`*Ex$@7^W7C|PhxZR3Zqm2VX^`q+c>A<8
zNTlK^hvM-RoffSUtMHd0yzL+NF4yVR7A*Y9@cqLg7j~ZvmnM%%I;_PHmmHUEFDd*I
zwRg3=nzo=SWBM-D=>_+9rZAm;vas*OjwzG9{%K!5q<>tuviOkypYY2O`TuOK%n$RW
z6mmEFP5iGFe5pUZ&+y42dqthKOfPchoj7&z%_6&J`$KOVu8Fs+pZW7eUzE{z!N|sK
z;S+zGt$O=M(5BT$FZYc4b{35Tck2%GFZ!}mar4~T?@>+?@uz+))j!I-gD3Zy-?qKC
zgF4U3*T2a-=fCuF+%mQ~k{kCH9&IYo=do|`z8+^Ty0v;ncVgp#y$Xi=w04WDu1~Dj
z&VM@n>*?Q<GNu_l()nU+WU%eqnIFdU&c3b@y*EYo;`_ox;T<7IUCb@)ieF7MfBwtm
z<M|8TQ+RnrdHSaHzH*c3H4+Zfdf5HPj`{bMbNbu88<kHs?r{<}-x@CI)Vp+_f}iW6
zIj8tkCZDfaW^M8L-Oq>wd4@KL62^;(7Byn~qI+D-rpE4Lc@f3Iu($l8<it}u=3A7s
z?>JNc<q_YC3e#O)d7nSNH1bj4cvpD3|H;#oPnSPSZI`W^>%no;qHL~U@ua*4$BOmR
zy;F65?@bS3E0sRpx#z(@FTuC$tE3bi=lzua`etsr$<EgoI((}C|LX|RVV|hBgHP(@
z!;F;{t0$hAH>JlQJy&hA{sxCKQ=vb1^_6y~{5(|fbN&*q<&Tzs7Ja=>eD<5ziI+sT
zCb)IQ?a4_xaj!7RFk|oY^goI@HveBn-PrW}GS{EJJ>Oz`1p_0$^`Cm9`B|1vUf+53
zbI0nUo3R_?_h$-K<n$^igm6uq^UU(e_vFrh!Jj|RR14gqXz90*{Y4>nuT1*W#WPdN
zJbs@nyHb-`V!m-vKzftWjqnxwe(ua$n!p+z&-Jn9lihj!TdU;R+m(Op{q^TVjN8UZ
z_fAc^`n@K#W3&F!-KV#i8Z+E0O@F1c>!f_?4F1~Ym_J)&?cSR3rswFe_vd{Qw3-og
zVKZ~5uiyU(LHkohZyRq4^S-FP{eQ52-Qvh!KH;v>CyW31EJ^77$i%&UN=RR&wY>IT
z=M4Ei0ee;bj=CtT&t0-%8jHnW=vz*ivtBFlEJwSo{kDpiq1O*8&el{}l#~%^yz<nl
z?;#RFuUBhKRNEzLXleLGeSL1zw)$Y6+i%V!&!5xy=Dp&vS#^89ztR1wn>a}$fK|Vq
zVfW1JOW$JzBVQb!7M!%%L4x;5=R65Zn~U>BE7ugA^R6n_ZAgnS*{A=<t0eQ0_@o6t
zRfIxij;sCUxqf8hoIAX`y}eG_`nWi9cqpU?Og?)3k??B!vJEwshg|Ii9zJ!bRBF{`
zzC1;ER&C4l7iWHn+dbJnU)n<ApwYP}hq;<P_3Z6Bo5Ek(E%#VF%|wbNR^PvOqG!V4
zcM2UBE-DCzUi+z5k{E0*C$?Uoswz@p-R4+beqU3YeWf{0l?zwOyp<9Ds-PP_<+Osu
z^0l?{DvVbWl%m>Py_b}7udsg{CVI{C@|APVv&%Hv`6?17{0w;*xc~Ij*S9zy|72M-
zFXNz(<^0nN=lgz+;rtM|j`c*t#{cim>TX~3?RibNhryf~1wvn+smxYBt7#?^cyV=D
z-SU+6dcV%5Ogt^y<dOUFP?Ls?#J;?_%T64ropbopHk(vow#P9C{ftefXDr*8e24Av
zW1*CDmu@7z*~T<y*Uo*vZ&y1!)}BA9amns^d+tRv{`w*v81lij@xiHDmm8W{?*bc-
zS9-m=%==bUWs}ytbuS!FIe(PtGyZ(+!O|agIX_>?$8Kg{!m-Jd@mE7y9Oo|km1|6P
zTSQf~+bi8o*>wF#%Zz`sPu>*SdE=l5$Ks1t9m+FKI|+uD9+$pfBzoOZaN%FirB5Pv
zxTTnPl`R#V+iTXUY4D<aIp3!h_sSBBjUGEV6jUAI?A}>D+bHAh<cQ=>uFsopXhnvK
z2lE>r>6-G&azb(a=}XqXs?3hRKeAuRPUx?+^5fS{?OQh=yrX0JeZPw?<K%}8^*VCP
zgBJe!U-!oOr|w5P_Ya>-Iaz)zYupv2z0mZ{)y3r!S3NSO+nFrY`54e_e(Tt@y(-)6
zofiq3N*@qk64d+E+c)ur>2g`YJ942s7Rl@vuhhuspKtWz659O2n0fNvm)VhdTXsy#
zIPzhNUaee^klm52<J&(Ke>`cyvqw+lYy<N#ryqL{``);@=jr|Wvu}3)h|lYMJkKC&
z!x}LTwcS1^%z5{gyfH9k^Auj2vS6!}_tm_g3D>13UN64ANc+<>ku<UT1wY*;lv^i1
z+81Lko9uq_Z%5cs^(*^tp0P>4xN6(WAJWV$*S8j}JfoTy)a<s^>@QobKyiNc{eua<
z<_v*qiKiCNxoej7yUFHI$kIDY{d`R){Hnci(Z!G7v1}QK@5YU1vPwG6oN{~qX2ag=
z-*;M`Jor>;*=40$&u3iPT{_3xSmpGl$n|FgoWysuXVwZx2`Y75z5Lms?4_d5xua#?
z$0ROizT(N=przG5f1h~46kB<l*sOEgQrY;_z8yZBmR>od`Ik}CKCV=UkIkX`ZZ7gT
z5RxsH9AXe^8y|n0>Bgxe)Bgz7RbNm&miqp))5Pa-EKD({W`23h>nf&STDw)+D0X^p
za8}oYC?+490?8TWY^N0&4_7E$yn3j@t$N}`Cb`dcG8)1Ee(yPOe1Az^fa9!2_cEW&
zVOC46A1ORp_Wu5lwO*~RSB}=Ugm;&|D(hIk_%MTXS%UhT=^Q77oU3!>rmj4hq15LW
zX>__o?t80N^FxM3M{-tAnYAIVJVmD}RmG0$npPHT)r+HxnR{=Q)jV~K*-*B0g?(+z
z@<nkAx9wk8b?N>dUZvc8hW0b@uBBRnW_NB*RAZ@H`|y+ZjGa8YC08#EIB=--N!g*p
z9<{esTpzB#?R|glp)X%19a6E)k9l}!eeCAtQ`Ru4em&mf#ck1PwNH9ynO_i-a?&}g
zga>NptP9q4c;%a|m{H?dp}(W@+L8r9e_yf%dtc3cDB9K5t(pC4S5ltT#ekcS*vnqs
zjolV(zy4{O?jv?~{v^5kn!lqjWfy*Y%<04DB&@~!r|a1BY@4Uu=}&iRFNuG$XwIU>
z_OiuW>?Y-$o<G+kChu4RhghF{klK9bm9sMp4$eIn*|GQ1!;(374&)Wi%u4OOelyrV
zN%j+q)07N3$)9s$u8SI-RN0-I&|4D5p4#)Y#{MerJ~1Pq-LDcKKFmHn=i!oHuMeD!
zT_*d!IyGy%(scv*JRODhuAP1L2CqdvI<m5AiM21VIVYw5CtgKl`85Z*NlCB#m+hOs
zmqpa(bz#yJuI1NrSQY!?&hWoi`S+x@CGPGOR!zBL3CT0})Hy<wJsi>=mA;c-b!2MR
zBSz&%-!`Zo5;`ZPrDkp}z^u@s{d8a8<L{euW=_m{T>iR*F<xv>&5G!9DIXWjueLtB
zQw-y6`E0%gemc~B@zH^5slyv~if&7p`TUK&BOm)o%T3vTV=N?_mJ6HMXWQ1c-dz%0
z*;Aym#?*3(>weZ(jVJA1{CgJ}_RGvt+IQKC>$Xz^msamzHeq_%b&eTQQ{-+Womuvp
zZPL1xZEnTkGmhC-`updbSotbg8rz8Yg(eHyANccxBl57qO}Xxu(dLtrXP?{jZDX9n
zyZmrnW92JxFYg=NzJBSh^zPgo3s>LOJTn(Nt`7Pq_xbSSGm}ldx8Lk=G7A5+Oi07t
zyd!<lW*;Z1jJ%x_cF3CDo~u#v=zzm4SCjpMtOtHs6`b#xl^-SURw-a+y;t_4;;Cs2
z)?E)KJ$t2|QJZR}HQz4UpzZCf^x%GV4L_^E35lHR(mj5kW#0L5lA-e=uAtM)zjW2R
zhP!*cUv>J<>7BB%8z+nMNxXTNe&gJ>&rQ-*!jH|^ryB{Gb}~=l%W+?#8si=JuCbNX
zEXJXivy5xP+1}NbN%w2n98S&GzQ^iyciPj$_Q;!0W*<~yzt!#8(Wdgmsz5eQ{At;a
zhLdF-`%fo0I0iOaI@$VuXja&|W%I@kCYH5RwifX6GJUgTuAdjhzQ1L0>RL61GphX4
zns|85B^B6CJ|i?UDtb!x$sJ$LO^`o6;lR7nKB02m8zHP7if<d$3yrl_mds!M%O<VP
z?XFSsq~6n!mQ@~&rQLxo*KOA(A4%^P&b*$~wJr7k*)M0`x~t69vB)osoMBfVY$W$3
zQ*q|Zs~^N<f0U>EF}CE`pLe!0)8D0Rx!a@X2Oj5b(p)pEHGH$^hD%3eFSN!hY&gWK
zxHUKU+*M2c;wcAuxIELHTo?U{bmqHl6BaL3xw!V`g^oK3E6#^Lf0{94!(s>7$_p3Q
zZSDWm&^txsQTNJ+A6u%9nKRsecd&HFq_kCE-Ou_K8TvMt6}L&LZ)*BtRDCW%Tx;4t
zm9JSDqLa4NweL<%Teb1tzlQ0nWJ&@|=C$OB{5u;gYxnkT|0>QWE4?IqD<)Ju5$B%5
zn|I=QQkKp0dAnC6w|?J0Kfw5j#@UPIOg1yr3P1Rqt=gismG8968SyiX9S3;YHZJbI
z_cNnGZZVgCd<^>u9?9M;&(l3NLAtBH%~NM&3c3)NDW|mCL`-PS+3L6X{CCbowk3-7
zDSf$D68Eb1M3qRGuB=MYhP`i3sjckm{Qtdg^U0;nEL@WUo@lq^c6nV`_pp72h|zW9
zggbVPlP@}~t-QA0K|b_<{n|+>zAj1E_HA3#vrM$_)t@PIYW5`9`RVZ`n>{!x{`cTj
z6RDSaCja`(MYrtj-fHqQ-Zu2DXm;~@-UV7=xz_FFt~(+E%HQ3oYw2iK*gC!Etw+=L
zRo@@je~mQQ{QZa1p7OlUTyrxY-jF|_E^+$U!_6}f&6uC#upoDys@Sic&Z_O#<5Q<z
zV%a#o?At_}Z%oG$Zy85T*d{-7b<>>(!W$DB4+ve(SrE3K&&2#p@~>XA)f<bKw`T8q
ze{nur*qgsg`<943`@iJ&{vQgLzaEV}sLLk!`21&yw5b-amTNE9-xsnb>_S4wE@7!Z
zD;7q{x&AroBgZA+Ghvs6`V{Mk&u!&0@*z=8r}a+syUv$%wC`TbE!VJc@<P^)G6!ov
zy7%1aec%0Zx9iQ_pHhD0cYNa1+7`RtAl9~E@+{TO>|If%w|ElvTt6@~wn|kdU<&tg
zTX&9_3+k=48LP}!rfU3||Gh@xOi6WS^~Bl#bKWPq`LOPj3}XmAF0OTJqY?M%ZQ2{m
zoL!T3DwZbB5@F~mTQxI!!jBbf&OLwYew@0apw2sM;$e%`P3o?}8(ueFDcR&A#}OQV
zgE9S(>AQ6^7ljBPZ4csIHo<MxUtSlf9nyBG+gL09={0>9KbE9uabx~bpG~*tG|%_;
z-<h~Le{R`Zkq0g;Y#-JciA2wM$-AXlB5SKm!fB^=rleO_lF~g5&CD#qgzCJSAM1a(
zAkezEF<0bB-Hpb>MdFU3<!j5tx8-kmv2lgyOpOIR3*5auT_aXqyCv6lZ0$4C$kSR!
zPweXylvmI)e0yfsbd9fZg5As3hvi*;oszG7QQ@;lhUOEUdm3$WD-YFLJW1d3<?r@C
zTHY6CuAkRimR+}a%}KEjUeiLhEfuqjsQt?wP+4WNB7K3>(IWr(ZOfKl=eD)$u)n)+
zbzfkh#)5X9vo>3rthT=|Wlj3CAm-!JE$v)BOtm*V)%MzasBx1DiVyC2S8(ZT{p6L2
zwHyo)(#of*B7gK6y1E9v5IN=kB)j0r|5QbWgqqGRQx-7@@6OcD`F_7L+(fz|%UY=U
z`KwoqC->Xi9u441>UjC@#oh&Fzh0hhTAg(H(UJE%3b=cIFDwgJDraZhknk$z&8<`S
zZms@*vTvj04EN`i+@4$7_4*Ijw8rIn{OS|xI=uS%caEHok2sC2a%MhXuz=;iyc*kA
zn?{B9b1$t$&mSsfD$7m}YW?*sd)FMDJI{R|UC!R~aqiz>2}XvNr)Pav%<r)7%1tt!
z{<MG1|EYU-MDDT<R^VZ=Rat6dyQ3@X+5(M(yWbmrsVo$+Ss=;ye5JsrMQ7>_b`@Q}
zTK%^>cM|KH%r)sH_iA`d4<!B!zh+_UyJsfb&9Xyh4L7d)J>_Z7fma2V5<WNi`Oltp
z^X5`r<Dl+%Ou+otiG~y9Npsfu9b-KgcaFu>Yv$fC`DL@}Y>!+Jopd+w<n)I1o_!OR
zv}8@wD`pbt^?P%L@8T8t#x+-C&v-U&3woL4<$p(8qQPA0?#3l9EsN^k%*)JLB5=s|
z%%>T0eydlRiM_ra-x{`+cgfYP$JxIkzN@ZGlD#}-w(b6fR*$`e5BGfDC-YC(z0WJ=
z|H-W~wk;3E@8$?Fol#6q{W3|_U~694<2kYldFw=vf4%hlnaHu9w>zSLN?Zw1ddY7t
zBal#5`%vy4kIHxJg2NYdE}fmV)$Hbu#bH-|c7)WKd{}$Y>%h_jHf+mY=DW<PdH2`y
z{I|DEL85l?E3(%I=<uf8aJ}L)H`3?=>-Ck7I$!TtGiOO$mHMgsswRvVtRv4X&)&oN
zXRlVt%NI{{`~GHfsphuSuK3`0xq1H0X;%&``@g>OWlLxHq==V71(M81b4`D(^s8H{
z7Md8Sq~{c|kUeJ4xq>{Q-IXtDR{w5|OO88QtEHl^vB2Js@kf-hyJp(Q^6QfIGfoTG
z316@eUJ&h4dg}c>_VSbezsYT0rkb^P9>43Vx5sWN*nYWX|6_v-TdcdZ#%%FTlS<YZ
z*qBO93Q=PF^|+DC=^yLUJ?Uqb#_F}sZ?pdOc7p57S*zaOy5exv=1f35ug~$yUw;zb
zDtqWmz1HLUYWr<hHwL|rt%0kJRX5r$ch{aUTXSW%j;q9*ud%Bp?pb{&S|)XG?_c2+
zu0iIl+kT(?Vp!Q}7tmP8zo4w{WBfk#s^>oI(&q=6ACQS_VKEI6Gp;<iVw;M>5v^IA
zj&%;&U7ZH&eO+}e&IrmMb$GHi<m5zaMp1XQ7iZKDzq0yxT=2r}^hNF#$s4ZvyZhht
z(rgu;Bz@+wiO<|$SDOurg08r6x^JJ}851&Twc(3s)9rUkjg_h`-!;8tJk8KEqbKf{
zSg>QF^NWYoZA;7DrbU&tU*(e(cYY#d;&EsFre`izGrq0AzVTYn+}ky&K5P8V!$ppS
z6<1HYxj5<7|KJYQr(G6GRcDmLD}U%EFaPN_X~h}wRVU9RnrcRrGS}RB%lL7XaO(6I
z!Yz+P4`|*j?mYcO)1Wb|z4p_s67x(S&SZ(;ev^|HuPjb}on8E9{+gP(GrmspJ8(nQ
z=NkvZg)P3(KeaPnZhbGLwf2tRBIO7bcJ&3PyR`(i+~HjILXLH|+U(D%sw<}RG*?WQ
zXP;uZOxP_yyh24)iRa@-{>2|Aq)+N)*vK$T<oBW!Qx1!O1_gaxwXRQ6Z|%#^*;kyj
zd%sQeu=In<ovzGA4<}`C%WS(H+I;P8O&TZj%1i(5w7Q3P&on+)nNhhaW$pDizqYTR
zo*tHtn;*J>nQ>?It0@y50%l*+y1<?N=|gvmL#O!11v@STH{SmlB_}=c%#sB8J>~{J
zFUogz$1y)rvA=fms<G_Lbo=eLe?ro&4!o*Aq8zwsZ*X(x3-{9B^LlhIS@q0U&96x~
zpL<&-=!wbKRa1XI4_)DI#BZ}@!tJT=uXJfWzQY~+<;9LQMqckLcFo#xM4<A`Y6Yi9
z@yk<UWuDDcd^e|OHOG3*`yOj&>o}c%=(o1cf4Rn@$I>p*yBQZNy%mmHnR?ZC!g+6D
z2k{jzIXSN_+n^hkvbw4I>)!60f(x6bJ>(EL#CGKS%F8p3OiVesj#uN+sy@B8?J8XU
zXPLL0RCZvqWSP9XJaKVr@W)pfT9S@cKc+okP@MTM(lGz>o1e{Awq@6+i<ci_Y3%-*
z+aM%$YLVR}f71oWeruh7WVu_k>zwkh%cm~vZszm6mb6Xx{Hy~!Oba~Tscg7a{Jl2i
zmnQ4yz?4ZJlP+$4%l>}RVflv-6trvd<r{SkSQad^-TI<rZup$U_y^bZJ60|Gem`#G
zwWU7QK1alJ#JftQ%l7Wm-cUC0eTCY=RAB>`&kB!MJjmbMul3uWakh?-N7v46^LJ-l
zxc`4%mgPi=6GB`Dho%-b`7`wN&-kR3!B#j??=$Ovfq&T__G%=)t(Lb<*l{_stGbnW
zec1k+S_=8QEjPwhulD^E!SQT@W7{eFTWY5`7b(3-WjLQJv+i0#^;ri#KG8Y*PilCk
zOfmM;>*U!Nab#zP$z4HJt4hPyA6r_CryidB`X68W^~w7_w)-?VmN70n*~{^-cTwga
zsg<11FNO46uQ>YgRngJ;Vd)Q(t~>Hfc=lL<cTc(K*ZUXOzfm}1re>Tx!)Zgwlrz8j
zPo`YFJlFB_?Ca&3>D@Q9w*Pfn^z``s{H5pmzcAl3EoS>>Gh><48*!`dTQ8X6%%_#^
zXxuK<YsbcUIKbsr*;SsUr4cW`Da;p^ZacW~<=j~kOER*f9zUCGw_~Ypf{~`Z)VEE+
zElv|Ia(?PHOsr>naysuy@jKgnsVQN*n{w)oA2kZRcV?TOt_2(KitbP6!*^t*U7wuR
zzPD`k2gjGs?EW5odUe^F{}Wb3xB4C5qwh4Ubvu88!Mm7F$)$W(nr@c|wNGEbRgk>+
zuJMP7?`oJg``$fs{$$#`3SKWIefFao&Ia{;*|ODdvbvsT8hzOsqwq^eyZzV1rfahM
zvhox2Pnb<oepfFZ{Bz^oDpyU@FSlE!O;_J^DMi@X*n+=joj|I#X0B8`lTweX(Df+6
zEc^BA<eJ1=pPy>s=aEnJ&U%_w>m#t>rtV{pdGBugc)nG`Fj8sDqeSN4RW>Vk%;<Zw
zxw!qT*%{YB{i;6|hn@yXX)?Xb6`dipS9MNZT7J7#+P}r~geQe2Wqk}Yv1^lhcBHc2
zz4l?5dpkRer}jRcRU9kM6%@^u{HW=WDjcX(`(}3eHX#8<Nu~FpH`o7JYZF?!p)|$B
z<;<Df+k5t0FL|sGC_Yo8U7<So=6!kA^Zyu_n!imD@1E(<_gB6A+!521j~g3x6(_x!
zsJs5~*9mz~z8m~K6}w&Y(Te?Du3iGx1@o9MU2^}^m=TctW~1i=jW7D@-k;{*Xw*_<
zTfXS>_9U<CJue&|IjhV$_Gzi>Bkd%qLtZ<1o0f3As@AOTFnFpv;n_>EuZ%~|uogZ|
zp8a9zvg^CcwsI_~?K*QxOMj8|)fpF$c!fn6hP6vag<03j2u{6c-n&cjLq1c*)82Jy
zp{fEc5<iTY%IwrS_%}TC<=J^++vLgnb#%4EZ+XfmP1C+J#YVb3>Iw7l164&LSH9g~
zy_0yNF(`b_?kCm%gLQ1y9KYuo<9WZ>YQw8{=dC0EIz+nuULw3qZ*%(X>xJHTY=1n>
zk$T8f<C5UOds;2Bd)gDF)?FUqr`5v*1p+VUyFZoa@z?X`P!i+V_kX#b&*H6ud;WaQ
zafy}7IdJoe!htNi1DE!?Jac-Zrst*7EiNZi&OhUX<NF!$YgMdV5~8=C5jn1SRZ8gY
z;ZQdZ-4|Pw?zR7tX!zl!eC*!hzmIlIQvKVw_X`{AdbvL*e)1o4-L>xhY=-&%o33Ae
z`ex#C4b{NP301E%thd|?`uS-6$7=^8ws5R2yp>omar61hSJI|rPM#?d>?8JNU$v@i
zoY%?3EnDl~==!Q0>w6d%Bc8#$dXw6Fxw6X&DU%z&)b3s|Eh<p7>snLQD}{>RpX?f)
z!tQuZxYljXo;E|>#jtPPbq&_s$-BO-%6iIL_k@Sz`v%U|TixvX1=r?Yez|_>pLI;p
z;i)y+6W6vhtvs8Ya<{^dYxX?(BEzJd?rD#Xt(LwMv^?j>Tvr8-Jqz<zmdT|A>_|DU
zlA3t5P1=O5@Lc%Uifb1%;*-vZtoodn=KRK6+)}=D+sxy0!as0{?Dt^Lzszua(`t_=
zugt$hO<Os4mZn(yhOJJIo_Oa7IJ@WS_m_DYZ&wj~5uOzEYl>(6M?R}&Cs~f<xm_hM
zR!-seoHN(=fxo^gvuW}tziT{>n=WRtIR{(Z<C|jXGKrmKhHqnNVNinU_Zhmi@AX+F
zw~1Zjx1SZUrjTXR9=GF(-?AUwczz}6+I9Bq+X}MT=gXg5`FelVjX13-FV}r>G}V@5
zOi<o=fVV;7YRUGQ2Lq1n{ZO>Iv_f7`_DbQjNQ(ul)|_@uRbEn+`_}m?bGw9;TJ(Zb
za?*a<ir0=r8NN#RD0qBJrhbL|@ikdjX35`txwAFy{;RvSvI1xJYfKjsow9{HqiN2{
zjJ;`Q%rPucx91vN)%<AZVtvV}!JwFZCikM5^@+(V;+Lr?W?ynU7QikTbU|~U>E!3~
ze*8h3*URTDU)H(de~JGA+lyE9?gX5ie|B2yGm$SrhhCL^zZd*PJo~-5=CZXH)F;GG
zN!lFoNBeAc>HkXG*Y_T0wKQb)2rm6ovdTPU_SMwpXN#`Zdw-d7?bBWR!t^(lk4$TL
z`d%*RUhwFK%cp$JH7<WDS>+{d-u}AN_jS@_p9-ymI~Q_V|My9a`S!ajN@#apLd{9#
z;HIN2pX?@^%v&^9&$Nl#Rbtnwv%lvtPd2#mS0Go&Sz;#pH>USrd2YvsYai#fm~Gc4
zJi$|^<krDyf3MsVS+cJ`**m)=;6!rJ$Ej<5&n8|symn;ihs5v=CG#@vHNw-nIaYHk
z<^;9hJn1Hx`7&5DEY9EPW_rr(+WM0HjiNUuxFt{8QO<RC%d~U)N1E+~rsrSMJnPGJ
zSB<rxV)MIm_X}>F`NnkeSbX(QananlZc94axA4!;{vv-n_WlPU^|Sx8?|FaQzTeU}
zRQ>$}Z<C^3pByA6^~Q5g%XQ!QX~r&}#Je9Fcb^h)(?}Ps@a*oB+;_5m%Zg`yYkpk_
zUzt%IRnxpq>C~qaK8K%83W;r=XSny6KZE?OvkYe{^DcyPHRK<(O^C3aUY&Nsm|@*p
zvvcP)1=?NTxGZicD@!OV`>vhhx;3fqv#h$nn=|I$t=wKezCEXhW%G}1)Bd(?=r{Z2
zulC}+T5NdX`qJfVT8y@;HXjq%`t#}OO^n>Caa&s4w=Q@trDyx*k(y5Lrh2o-ZRclB
zTNL>C->S0}Uwh`UhQw*@EfmOTdGgV0a<rKJVvmB?r)BEmGeg}bnXYrKcHYi5T{-Db
zh1%A=<=pWbg}ILJIQVqJuK(AQ>Mg!(>o>Z2?*Z4oqhfEPw<^0xUAby_YjW{DE93PA
zAM?4nj&sEB$ZPshcXGGKwOw_Jp;P+r&T6<;74*VKxHeu__sEjKDb1&E6i5k$Mm((!
zP;HSd^Iuuxl+d62MaJp&0nX&J8vc7;@1Lu)Cn2F@`@#B8FK$0x`XEB@PK~kYul?8i
zYku5!5aTKS@HFs$*CyNKc^{wc{9yTiQf+d5S*=J?VC<XCJ@p-ve{D>@A=Z9J`l<(S
zv9IHXRaFy}o-Qi<!dt{T&4%OHXU>X6Chv7(yw&+w=bzTtd$)o+YB$d#>kDjME#Chw
ziiO#w_f8dO57OtY-O=8tr@?>l{Tc@+^M%Eq<llNsllZbJ;<Cmfv7U(!t-a>(W$7yH
z+#PDAAvp8%o3DvZEB3E@SaPsiZ)vqDQ@?S1$n7Utk53(#u;)gIiO)n!jhy>`ytOO&
z4){OQI^HH5Xq9$r`=Z@%mOoTmb#T@yhjZPlqnfNw)OT(V6aAw7@?5@t6~hvvr~ejz
zczwwGnSf;M-2$N#Y9~7#ZA2Lbe{|K{zVrBZYD@E#9LDg<ZPT|dS`@d1=Ox2gzc!N&
zsoDDMYn_Di*YW#yJuqnsV5vV{E|a{lHCMeq_raOX7c*}CP}eU!G4ac$G{Lxgwx48=
zwDN8a_|xwB;Ct+j9IFSblK!6(6HX6ojrN_lIMTPg-Ew<trqbH;Z>2W});qKnXB*et
z=U)~QID0|+ngrH}^<~eFH2+wueDRrp>W-5;6}J88nD?_tAZ&Ft^TeOKYJM0x#~R4W
zr^*Ch{`T|Z*}G!w?a%vOGAF3rbrk%SnWZQeZY*_L>-OZj<K;_EK1rMNjWLv=QC};A
zgV)^Xr<h<xleqN~#a}k>41HqU-rnkU`O5KWqu*}MHY)+eX`iRQH$8Zk^NOIi>HE1x
zkJA5ci#WX6_hHP%37dq!IK}U<ePwMmY1(tntjqC9$_Z;eJALgbj^33h@}^QbZ_~U~
zgU+qH7!R}l{FE!L)u)m?t7vhg^NufVS-x5IX`78+W=NXNXWbfoaBlt!>FhUr>X#LN
zwf*eh7<<r0sVR^5wH3de&HGcjk;ncd?mD*V`M>%d50BdLp4YpY_*mz~@u+K?E}ZcR
zk6QbF-yFG|lE%OVbB^SnbeYvZ?X*Vds&guOM@@9+%shD7($(_#<mXK)*FD-D7!_5c
z(tQ=SP4(ONWRaWPGBy2@*(;Kd)O+pTQT4TGFL(DnuCHl9rs2`n0&69>_`>6M|9CQa
zW<{xz!9S_Yu!uu%8~6TsyR5Q1G^LNHR6U}mdc)Hd>|R{LtZDrF7C5{w?Fs$zA$Gc&
zrcq+&lN|?~|2}bKW0|~GC8aQF`PmQW?XTDd8Xnl@I#GUp=0X>#zveCis_q*$NZtE!
zJ%j7Alwz$!aDBci^ZP}Y>&kOa-)Wd}GQ;2o|FuVvC*DSVNKWr;UM^L}E9kd&N8sf~
zqx`uxIa9eM<A1+?_|)H4#>i{^qK49yiEsT?MbGh1<l|{=nEgUeYT>*&9xttG_Ak05
zxZkXjdxiM^etzj|+;`<Nn7>qS7g1TyW5$s1hSfzVWJ!k8e&^?IJMQV-_|3yrd-#0h
zoHKW$oo+l#>G*A%&dvO=&rSKu!u0-6E82g&Teo4?;&sB?ln-Y-?`Yc-Jom$sZvxk^
z@)dZwyRP)Sw`sZl=I%)M8`~AV3eHDO?C04gBKOc<fj|3w#CpCSH_b^A7iOIm`Jn5~
zaekfu(z0Kt(v`OUIPS}}&V5DIN|C=ZtXsBxwf=hc=&_b}N3^+v>r1Uu8z;B0Z+x@v
zYuD)o5|el@1=c=#lI%J|^jmhr`PoNX9~^S}yy^I)Pmj~D1TmD0hO(DD&@(Rm!@F1Z
z!cC!uMro_VexVD`ojfV@-ow^IGg<meg1|=>HRJZI^5V2yw$P?&{>k$;T03mqKK1@O
zM#l`*fR%Zl#gCZpKb*zR>wZY7OTJFX<U?nLardP2DlF$V=REl_eV<kC>d8~zZ*hFK
z@xinsMp{V=>t`(s6LO9(Vcvele)&!t*M}X-X^Xc!OstBQXL^5`HJWLCyk+EqW8ZII
zpLx&Dysu+5%Z4Z(3+4-gduFfur~GUGEX!r~_XQ#(YPz4MJe&M;e#^Vn&vW9I{hIdv
zSjo1u$1L1!nzL^87;3y%&<xXg_|9lfX;$t3C;KO5_iz7hI_p&b9w}jlRmxSdtTx(8
z>J#UziWCry;&r=Y!fU^SCy(EmQCKMCkJ){dgFCmRoYc?Xw*H>PX1|FuBMraZJfLa(
vNHmE1<Gu@~^NhBqvPpz5SsXO2>-@=Q$(vvEH(ld#-O8PMV?~2f)e1ELh+C06
literal 0
HcmV?d00001
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_eth_packet_underflow_control.ocp b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_eth_packet_underflow_control.ocp
new file mode 100644
index 0000000000000000000000000000000000000000..2942ab3002d030efc60a4e93e49a3bf583243945
GIT binary patch
literal 1112
zcmeAco}<skz`{`0pCTyFZ)<agLI2s~|DP|$F1J}fgSpQ#|6Px#_=dI3iThZ%9QNK^
zzweXlyuUB9{tB+z!(t<{&e`wRdmfJ>t#1p>IqV;)?%(A(tL#nUg}Ikj7hQegu;O8U
z>LD>x+i2xuS0B%8TJksfgpQYR<FTfR$BV_EoVj;SEW^)lswnUI36^u8hqP4ppSq|s
z>+eq)sYJEHChuMuHKvf%)sho8ttl`)ydYkL<1MS|PT{-Ldfv>c_}6{Rlv!Tq71yDR
z<I;EcGcw&yIkR+&OJ?Hn4XbDFjhn?5`D5{Q|BDrx&mzj@PtU9WVp-d(wAd<+QC;%v
z#dq8lA<~`776~_9{;g=>%$OAC*0rdH>AB{f9~_V5V_h;Y8B9zvH(m3;{ZAj)jON!S
z8W}%zdX_&HkYRhWN%*mnhf#e^q+9u3t<Z;zwOcr{Isb9*VdPY*E;fGb>s`ujc~L&*
zwah9}552wzEXz8k^m@+wkaN!NtGltobS{&IbH^@!RNEMR-6O4R&ROp8txsgsUQUVk
zl`A^4c;9x`*7#d9Dot~IV?JchEz#?G%g595;^+CM&vUi@6|SzhxJqq{;STp{<x^T;
zay>ua@7TWK|AxD-R`+fGEIQZjpIJn|W2gD|X^$5=pPjxxDXHR;$7A&+#z!9giKy?=
zSR;Du!xICC{3;KJ(?9Z#{$B4|CH9X^$nCRthWoQ;DtYZZQO@c7!J<7Md#3+RK6UTC
z3};;1w!m{WS*>#q%>E=D#%MJ2y6Yli{*^oe;o$|VZoUb<w<!2x|DNY9*3o7gHr3VM
z3^QJIndNI{$Gzmjwc^jd>$P-fZ7$*Gw@}#f`o~KZh7E?ZUj`}V)w4U@E9S3I`g=j*
z{0rTXhMScY8;>ZZFK5kPHtCq-thQ(BM+_5g`OMJE-W<3mBWla7b&fY8Hp-tUSoK0_
z_n|cXwJ}U@tBy@M$d}6}nsz$gBG8a=qoiec<h!^fTNajU#s3cPU%jZQ%>R_j&nvxV
z-#n%+3A*$wj;S+IPojh6cW86<EZe<H)t~H^-Pf_J<NG8N%e~2B!b$qoOUx}hm+$m%
zypZX7$Gl*94R=ny#diZn+Zl7>raafWeEk!zrKCxWu+#lH+3U{N?Ug(jd9-Tfx&Y5x
z92+;@$m?QVccT8mWDk}}rkiY+_i`t<1US5Z5&bRJ|8t>p%dU_5m#+t=?7qA$bZ-)K
zK^bFdkkjvV|7_mn)C6~L6Ukm)=-(!~SuuZCW5Vt*7EkAMoPzrHW^YT1ImF+0uwE?m
zIH|es2S>hs)dvQnR?VR9%?pl-2bmwba;)@?Xv3lZDg2u{9#p?s>HmPG>Dx<Iebao#
z7M5+L*ZZHy9qr9cRkYe~ui3ZunM3*2<;U-=%Q^MX@O0g!tcV3_ZGYS+2l;wDyzL(T
z`Y_)v-`D*cR&}<nx)$%UB&}3uueHLwlRu_9|G4euH9v}xb1$EP`L`Ik72z&r*DZK2
gtdhN}600gGTl_MT-{agC!{a3%4=(23$NpLs03|IREC2ui
literal 0
HcmV?d00001
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_eth_packet_underflow_control.v b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_eth_packet_underflow_control.v
new file mode 100644
index 0000000000000000000000000000000000000000..bd65c9d81787e5fa4162f8b4fee9367331720ff3
GIT binary patch
literal 6400
zcmeAco}<skz`{`0pCTyFZ)<agLI2s~|DP|$F1J}fgSpQ#|6Px#_=dI3iThZ%9QNK^
zzweXlyuUB9{tB+z!(t<{&e`wRdmfJ>t#1p>IqV;)?%(A(tL#nUg}Ikj7hQegu;O8U
z>LD>x+i2xuS0B%8TJksfgpQYR<FTfR$BV_EoVj;SEW^)lswnUI36^u8hqP4ppSq|s
z>+eq)sYJEHChuMuHKvf%)sho8ttl`)ydYkL<1MS|PT{-Ldfv>c*!zUhW&WdCA2*5|
zVEo-Gxca)!cc(|TCu*;2>|Y(n%6p%A>$Ew=&9>V@<k+IVoe*)_s{hY$wX!oKt6yjj
z`@C6E*5ay<8828pWRU-NZ0@pvU}=~5#@s8qPt%`W_kQwe>YZ6H)@fxPn91S1YTXfa
zV<EqdyO;f&_C{5YX+@2F(-IYn<GVb~nC>5V$5A(V|CP7v^?omt-^p#Xf@509Wdmt_
z7KwcmwbhrG?vpOqTvK>UxRGi41i4>%{#Q4iiQ*Bo`|lSiaad79IHVvw;^&8h+jail
zwqGnTMcUQw;Au`C+w{e6XZ`tibi%Q;KIOXm*;x-1HBWG-{Sw@^!;+V40{2R`*wbPG
zF(;k1oEy}hocpR2tp4B8ctXU)-7$=EY?pJkiSHBDlXv{z@XF?Jkz$gRwRYcXmZwJ(
zrxhm~l+Bu$pa0fLrO9;%!_k@B?`HJbd|7#|eh*j1Hw~4eN14>_etZ40R&m>$H>pB(
zDQ#;07VKwu7suE9{hx8G`SA|6qFrV;uT4nkG^~1VCF^FzFOpT%y=y1$jLPzJ(laHP
zt|u}dSdy#zyzZm#GU>SI7rFUVO%itBxMMM8&(^o8LR*@{Y;U?<>R9xBmr|I_S*-<P
zd-gU2E4J)E|H(5=R!OAmhTs1ShOhP%)cPkRPxNZ^m=?(0P#5v|evZOK9f>o((fiC?
zEL@h_cgeJ!z5cTzU7;dYFFUnN`am1M(Bc2nj`&X8B*q|h@~`Rc;@wlyPvpLN(cg1)
zRg&70tB>v7)+>veRn^zd+f;JXGm}koo8arY_a9B&CG$6UD$jrByqw4{UB}H*CM(Tu
z(f;u3uoG8Cy!anEb%A4Trux#kcg}qI!}nxiWqr)l+?UHXeqGjom`U%y3^#vr--A7(
zhtmX>DnB#w*VK~|6G*tE8K5YjV0v87CiI|&)mMiX+Zqmc*QqAd3yA;N@JS%*k+RvA
zYyTQMKHt_m)YKE>?YosVb@!QxuM#eptu38DYt11Ulfqxl3hS?2GfPkPnBw3TuC?TZ
z&DL9Tt5;+uKbZe*+0L5HS6QCESSc&^=DWBJOM;|iV~04CiN^HLJN|CBRa+Tfd+Mfj
zq}H4DUksSp9<DAIIQ4hO7WR*iKefH*jC1adwzADj*XM|8nbJ~eC%<v64p)F$hSFA3
zNuDId`I8<l`e%}rvAoyo&7qqyRx8AMyBj~xS<dtJb?p_CH~)BrPplH?3suo^ycZlh
zcY0+0X^l!ZUY7M$*S_;!%GC^8l=L^MVzqQsb?a)Aj$Nx%qgI|cCCvY2W!B=>3Bpes
zH*j9aWtJ#UiSD=<GS@i8a;4VdS;}^AVkc>J*3}fuDS8_%wr=OlXKNUG7M{`y?d9)l
zn)i8!`@jC4`B5*9xkRR!=QEon1V%1-Ak_0_-R9IS0VZ6V`T`PDqgDUKFsy#+d2xyK
zuRGsDdOv?xS+Oj@=u5<z)lXu7-E(@f=5d_X;W<4sN)PjzzR*jUsrUN+<lXJsx^AuJ
zl8&47%(f~U?w@R_^^oIh(3k5AzMVRzxi5R3!2Me>8!~+Mrev7D(VV-R<EF*?#clo-
z?A6O-wuQCa?Q^=Fo1C~Q)jsXs>I)&;e@K=qu?FcaZBs7N(0}?^d0&9Sq6#g?>1L__
ze}>!(boUYH=}B3u>#*LyQt|Hcgw5O~XJ<HU^1SXVrrmpN0mo;NfR2;vSM`_vFkK|@
z;D6tzpV>EdB)#8Jd{rSn;M`?rt*$7^K$FjzP5tvYnZr-UoG2A(+p%GKp>k5ur08ib
zY=^GQ*<N;cUP5d7>k7@u)oOn?rA0r;F;;9^<{kTS)ngCagc9zjzeHF%@7@<yWmgQC
zwRQC>Pk%$11tpnLS?b4XGR{QmiLt%l=Zmf@IZ(CY_eGU+ht_oLuY5go+KE(~TfW*H
zu0k4*X0PM%P1yD!(MTwLLw?<CuB|(|<L!Q$huU2gW-vGwxa{SotkYY2SKfYD_G*fG
z^9Nz(=(@!>rt_>5IGCkfaYIq{UgoLB3%1&&LLcgx=a}Zy=`1V=i;X_ZqBQ@c9*>S>
zPwUM3^DG?i3gy3Fn0oc!JfVkk<s`1pu+m^sF*m#TT-c+)S!P#?g>L&s&%M6WYIFCi
zTb-N4k?^dWdDXYue!PeO_%%KjSS6Ihob}emeBmUIf;F!#Tdvti{88=s_i)?S3vbyR
z+<F7|$4Lt@+5Ri(k({;JXU2Z_z1+QmGd;C-I@sRkQM78YYJK-o?vF=u825i;Hs=>J
zF5Y_N`t7G*%YM~QEXM0x=Sp1m*4F(MroJg|>zTcqUT^xNrNf|<uu|{O`~@Y2>eJr6
zQ@C9+<>~xO^P`3L?y%fma3CXX`m{i$PU}92W6QLeWG7yc_dce-%AIpv6YJ91JqNcR
z->~~t+k5%-8~^UD5`TH-?1#^h3LB=_ZxOm`x9W<(zFiX5K0zN6kDcUrlxxxT$I~{<
zzA?(}%Sq1I)g6a6FdfO+w@9bB`}(~LEo*$&v3zc;h?H#JZM^S$sl<dEQ<FB-J`&yC
zq<-~M&rF3|hxj>8U1M7sU@5y{v+N1`oZogaD}4Go^Tmap{8PG{*cSCD!Ts&JRF<Y2
zkpdpiZhpztNEN84@Ub(pYK~bIDzjn1nG@MFWI4`WeS7klu+nph6*C-Dl^^)jKg)hQ
zd#2%pA02NtI(~CswA?yzSI>(VQ+cOby-*6V{I))rG0MIwi|e~<h&j(!{@<)N^H`i2
z&#+ch*Tyyd_@_Gg!H-^9zpHOVqV!WejY_7^;peJ4|L=h9la4^`XD^Dp0_`UWvdj@)
za=&Ym8sC<e6BzGWP5ya!`4s)!tPDf(T<sY(X%COoX$z~pcM9v%ND8yh@;UBtHi11_
zbj8&y$(?)WSvAj}wTDT};D6M)7|#96j9xNEU2_OCxOhJERP3P>$2G&>l_v_a+I;k%
z9Ma*wcJ&^~o6K*Qf9*f^BJ7^vHt~zwt(Kmf^xFTZ`v0Vjhr?F=S}J;qBXZKKr|Ro;
zjBn58xl&nhT0r5;>#o`xMqA%c@=ais4)mK6Wb>o#c2~iTzB;peOEWC|dOyjoVbo`o
zS3G}gsk^E6gx!kkxc{_n3kjXR<<bSy+ByI9Ki&@$z2;Duv`DUhV%5(TIv=k2a;ix%
zY?CrS@3etoNBOgOui&M9JhSe-m)~eJ<r~YYf6F`@O|9n0W&fXi@mbfic5nH6#v;?N
zHa}{6!OE*yAh2SdL(j(#i_KR!KX^KeZ^4@Tm-oegZ#o`m|Bh>A(v;`-dfn?6o}4@}
z{Drp8kA2^7X-HH?X6o{1l)5_4$emUpRPy%FbFZYf(y45|S@UJB=T`sxUmRgCR-deG
z`tXFb-`5?AE-y8{uiY)!!Fl1^$=$B{8?052bWD>~`SRYO^8UVMCn_R4zpeaQrZ{1F
z(tcho=Whmw+g>(lA8oxI`@q*})!}`|=YKGX{(7-Ru$|+c4M%4vLo8SRAu~slhO=u*
z{lr%E8a`FI?h$#%rz?KN!R?mU1T5cuTcw}B(@vd5tyS9E$EUX7h`RORnCw87!x9@8
z{N8$&`_dc7IIj6>zyE&UyQQFeTHxLpg+cp%9ahU}Xx;5Jfp^#Pt9p`i1<r*v?zrVN
zgW)`P<2#w`u==<8Z~RWo+P`(}C6~}EZj%_IV%rx!QWXAMx$o?a#!KsupL!{*dwf~e
z#j;JmUYGo5EO1tKzRfb>+WWbC-t+AJmbrKGj1zfGDyE0nmp7eH`ZWJ`YF*mZAhXcr
z1v-{x8=0r;o;z`IZ+9t=&V*Qx#)aKghbJ>X&S2K)J=C)IwB5=Ta^CV=-ne?*>rHfJ
zc;3Q0WzV|oG}m`sVW$rZ&i%W=z_EWif7RyIZH%IK{O|Epe4Hkv%k}??R`N34`weGw
z7W^-q7jS0E`JFl|66EXs?l88P9kl=EFZgrGgHshH_x^q8Ja)!fRMqBG`33Xsp^0j)
zwgr=dqs5gna=Ct~{h6$KW(v2^@}3uagY)%$AGN2I<csgoyl3|B?$r}!g%+o?KkZgm
zHk<i|E2U(EP-^{)qF`Cs=PT!2e|se0+QW16&M$47v_5P7j>%^8>V7^8GF`8;l)>`q
z)p@P=&K@jV_EIZRONz;(-a=1zK5JCg#|;-h@#N_DuW9Bi=$7qzRIL-uS#x*Bw;OG#
z8O$$QcX6E-eWR7ww%((FZO+!4Jn9~kzw=}nCb6H`s&m=mB8z4GL_Me1*>6uQ3*LNG
z`r5wlwS2-QHpb4@$}Lkic$yp7xeIMFFT58P^yuYWR-Fi?9n-#iJM=a1`AyDrv!%{E
z4!8DP*AQClTf6B&`PNl;G|h7UY?^v1Z#A1tUF5q!!6y&+89cTf`)e7rqN?vNyZ_&3
z%-0XPY!G*@`_uc$`rCJv8r#h0Mn@|pJ9d?1y4*i`!Yp&o{v{d*?mvqB@OaK<*Zv7D
z$4~Txn>hMq{$3Eg`1ro>ZP_fgiR%8LigU!i=JPIzdX~G&A-m=K<(B1D%Gzb=$E$Z;
zJ#$QjPexkwf%~gyr%2|r9eW*i86{RcWITUbUi{ha*16B_dY)#PcX8v*s`LJWH};h)
zuuQx(HFv7PH>SUpdpQ=bnw=wK6wcQFdtp4g=Y>ait$s20Wy_t})U?3)mO4+|&zoiE
zkJ{|G`{emqrC<@odZE_=`NzMvpUS%PSO3V2e|0%w25}!f<L3RUym9OO2__vLOFh<a
zH+ni!#XfV&Y3(;IQC{6RKcQY?;hpf`Ik)F#@m$$v|8~ybk0nv7Bd%-`ziUuAQ~yt9
zxC?*i^WUAN+Vhv_PwfhLJl$x5COglD&Xw+myUfI&ET6H?bj`Ur`m#4OrAsyblqHoa
zRd_OF+-kosq#O6CxHIYX+*3xMPHX<Y{#K*;jp|X`0|}RQRMwxEHG%Q^$yuwuSsVCd
zw_IDYR$Rg$`1sV=>-_IbbMHRU+EUi$cU#k9_MDv^mOL@XwKvW*j#%+6Jjms>=d<;t
z@fxSfb9UF)UN|&MJ9n4q+ATMkGz6MzYL0yWt?U0G^PB(AC5Ja1JgHuGw<z~nu$aNQ
zsPxFwtt>y67M?kt_;P;zsqMb4SI)k7^PT!C)YfWi$G$cO+pKFwPKmSUm^jtGeYYTT
zb_Z8zjOWQWQTx*Whdz6oCvdgcHhV>hK;Ck(c@NhvnwmC+_02cOXsKf1<1913RC#!u
z5SnkvF#GPL-?0y0UtK8Rx8CwlV)p$*Z#>*IofCd%&)m1zDEag%(Wz-MlV&Q5^e<h@
zzRmSoW6Wpar$6GDmpsV~xWjc!S7r0<B?Sw=?238O-1E`RTw{vhhxpD18*lIF-S#VZ
z)nxgQxq4q-G<_5*+?lZL@*d5#e<rEg8#nE?=j{5YuGn6dtX1Fplh12$qk_tjrWMZi
zn<u=uFX%M4UU^&CrIc{BvxhFNj%8W$C_{U9(9bR_XVq3K%^ed}zy9$GvabA}5|TK%
zAoy-l@~_W=()A~5(|i7}dTE-UzO44kO9PIu$nqm@7N1&j^pE9U6u;7cb;r}-$G0^P
z1$=xQx#4dRU#$<<A1$_g1IzWM@>BkHgteS@mQ9JzQ4!|9u=!7fU)Sdxp<THZS6s?m
ze??oRJm2B@<9W*3g=_wnuP?d9A?R>Uw>nSzNrT-v?;QzF2W1WPmTavIeXg=1>*~|;
zj&Elw*O<C}zSA;)i^=PXRMGj(H_ulTi=1NkU?3(bRZwvFwe`-|*N<D6@9kZ-?ah_?
zN5zxsZe5l*Jlpipt-}40$@ZSYtxNZd*<PO*ZQya;aMg^qn5tj(La$FQX1u(7#f#H^
zCvTM-6-s`b_@tt0*UWw0LP36qq#u;t*fRBvz|oJ3Pi{M?^gV)m*Wx=X7cKRFCm(M0
zTyw@r)wN${YOzG0sN@at+<&&I#G<3%&-|_#9otV#mWooTNOD=561z-o-7Tg?yrDuT
zw%RF1y1m=&>(%+odc(@umKk3PyGoZYHm)+#G0!kcJ1lu%+jGOz8t%#8txlI6aA@Rt
z=C*Nr_LTUEqD-|e?Hi<TZ*25+FgWe%bAfGIe^k20dB&@a>kl3|%=sf!HK^7l?2hqG
z9<>X%Di6(GG}}$Dk9XJa<Q3fYtMlbLPT%@3b%t5PK63GjN$Hj6O4KKobX<I}fA5LC
z0zLxCDj&}k{b69AlN7{iyWi`AW%$>IL!q(a?$VMwS`21*J@;gcS$XE-db^Z{=xNeV
z^;}M~JWScBBDR0il)B5u*PdXQm-9L*;C*JgWU<Y!W1>m=HmTRspPI4xo|vdUGc;+*
zI_scmA~P?oo!uY2VFqs~&%)fOu6gV3%y@gdtn5Hne2H7@Nu@7FSNZ)cmF8B86@Sm$
z{>@TK{`ksO&ToG>YiwK0VbwA@;D!99n|`<CuN~f=+{G#1-S6-!cHQDL&bJz8%C>GW
zl3>>QUc9ccKYU3t+l|2e9{g{<`%cPE%Vqk#@!*Q6`!6L7)86d)Qhg<~=5GYUyNOY+
z-#e6izNX=_>HIf_NAZ#u+2>Bbk^LyNYo0(8hh4~t8DbO54y-=swO5D5Q^Y&J;`fh#
zvDrJ{WYlo4TBI16DIOkEos{Lh({~Q{(kZv}Sid^&G3hP&yXs$*+y4yj^cK6#J7&3W
zTUMqpgJ<`uYEI9kj;`NkZ@53xDEg1C?x&CIk{|ItRhcWUWLxJWSmw53$vPI1N!txd
z>P3vVs~ihc(}*mJ4^zAOrMLg?eM6?*F*OqLn~s(p-lw=emu=HuAH!8QcYN3yB)VhT
zv18lMUfR-j>Hp_V&Mv(jn+^m?rEtXFC|Jk#t*&<S44?li<OMW$+Pt0a81y75`tyWn
zzJ}-s$J;N~er1V2Yw<k6VD=U**LcAj@8&PeN=m*O-nmOu$#S>Wqqd|r?h9pl+Yfm@
zn!TD&MPh>R<ijC3!W_Go9o9?uyZH;JwSbRP+=T`H?2NrN9Cx@h3}zZFtbHGS%WH2}
zu&Cr-LB-nO-t+G#o;iH|;u;&p^%-w}c!a4gKgRWs<$GDsrP-+lPm9t|6dhaG>Z&RG
ziC20ZKVxa1pjo%uDkFhSs&iTuJA<|DPk8%TmTNaGh)$GZ$+awU={VfT$o5P>z}YrE
z;#A-YCkeUj3!3XLi%iU)DZ1m<DYfU{<g8ETbvjywwysn-DthX()4IMV{r>&Gm~KwK
zUgj$hu4#2lJtRFjojvVnn6vcnNrEzs&FogsN<=2xhBzL(c;uDg)BRy$56;e=&pGk8
zegwbMo20MK&!yNK%5G=aEn;M<Kd<!uX`8`J{f&DZ_Onm$x+l1}Ho?K`7w?HRydL&>
zk*1RzS58<sg(pL2)_L2K^QK(2X`eqmy3@HrCt3O7>|2~Vs&hn(O6QgSKP6ms>~d<p
zoVcNM#xeKHhvsWo?dF$0$Lh(Sry8(Sw>qJDYKi3%9Yvn>Y3sw3cUd1UH%YA2`IW`z
z=X7&t+VOdZeNUdh()#Mh+ih+;=SVhx{CVx*qvn_yI?olu*BSmlwb`Uy&o)wYN%JF@
ze`$*4hYQwJ`8$c}|4}=-e@%M3pHq8vq{WU~{eE13tF`O3zclm}AAeb*@+U<*_-xbF
zG6B(pakrLMT5M>aYFoY7h;8Yu#B*%rOHHc}1>NltsQke-HFAFBnO_H)&hYZTS;Aj8
z)5t)JbC+_xUGp*Z^ul%4?^F~nOyG}r@s2O%L73O`gU(#9bQf)Kn80x@$|AJuzJVKK
z(dHw*SC!uHc=`5<Mb#h6dcIYH`s>!-^5A#;dqw}*tM15iKi4P!?qdA;<L|{;MzKey
ztlD85JCQwoH>dY4^;E-syUo~MxMq4wpWy8`UcqX%PCj3G^IH4%C`KpNH@E*+*sRR^
zcG*UB1Gk&D-Kq-{%2}lzwmm&2WV`9C(Spkn`-EBl#r<uYP_tIV%38K9yYZuf($U%1
zL)X4t$M<*JX`3})tvqjBkrs2gwdc5atb#(B-yJ6<v)x^XzNyX@d4B9ji+Z}x!CA}s
z-KV&iXkQWGsM$B+|HT0Qnw1MXCe@`neyT9gmM?aZWBlEDzV~OTxP|nu+xMncxO`kz
zZP0RPhmW4--JSDzJ74|S`|iozgxV;7SA`(4OW)5Kc_dqx+AdsnLf4^_FQRXo?B`;R
zjNVuK4)dg)l<HoT%v;i>$@uce7xrbp&UrO%T*Na!<h&QBe4hS4ORl|zw;o>B@ewdh
z{J_0rW^+dB1cAg;_Y2nQw5V^WzSR=_U*&NqPiSFe3Ufr(`PdNS>rKln1s9ync~xz=
zEy?KU_xRqGnME(+*L&?}yyoy+&v2UYO@%i*olL#1?>nKoT$izb`@{5H_H|5E`d1uv
z-*y+wuUsy|b={4(U}5#0Q&&Dt3oQt3Fy7hpUc13hZO3x4YR+4_^4DH0{n30;;lAVR
z>+kly3~!fw&2_QNtE+ITWbu^~?(wJ1dy5pO1fI4(Z?$##2eEZGP4{ogzkE4SIehu2
z-ws<M{gdrIqP9ITXY6}vxrD2%TV&DHJ8vD?Yoa@v&oq26tC`F^UFF@|Dfi_be-50<
r9hy}t${`sVci>#|)~WYqsqJ58q*D|7h4EF)^AB(Cs8@7N^gRp!56esH
literal 0
HcmV?d00001
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_eth_pad_inserter.ocp b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_eth_pad_inserter.ocp
new file mode 100644
index 0000000000000000000000000000000000000000..addb8b990d00baa72e721c7ad0655352e0983413
GIT binary patch
literal 1088
zcmeAco}<skz`{`0pCTyFZ)<agLI2s~|DP|$F1J}fgSpQ#|6Px#_=dI3iThZ%9QNK^
zzweXlyuUB9{tB+z!(t<{&e`wRdmfJ>t#1p>IqV;)?%(A(tL#nUg}Ikj7hQegu;O8U
z>LD>x+i2xuS0B%8TJksfgpQYR<FTfR$BV_EoVj;SEW^)lswnUI36^u8hqP4ppSq|s
z>+eq)sYJEHChuMuHKvf%)sho8ttl`)ydYkL<1MS|PT{-Ldfv>c_}6{Rlv!Tq71yDR
z<I;EcGcw&yIkR+&OJ?Hn4XbDFjhn?5`D5{Q|BDrx&mzj@PtU9WVp-d(wAd={<7H8)
zGY1;EEWaFoX5p)pu+V7=-_$o;w_eZtvUzEbctsnhOiEa2>MwQeMKKIVzGzMLY1{f>
znV<@bt;qB!zutFMC*QpPzhCI?7H5}NdGcrdqJDila%_HU=*2ag=dNZAzP!`?BFj%#
z=bSt7f6q<MI#l7gzsaLIVfoT5P1BjRGdM~%Ni(cgHlHMRZJou1xeA+PzUIFBna8}1
zd({T^zYX=9kC?bCFJ6}Y+{1jCUcIHubd6_=Qc{&{_h-MGabn9?EiZ04a~^?O%eQ|%
ze5ic>|J2i?|9-ytBkSR}J^sRt&)MB)P3BMHX5#ieb8L5Af<NQ+1wYd_F0FIo<i5Ff
z*EK!s&$G@sy1%dax3JN5$GfU+p-p=Q66KWBPdhnCq=u%{sbrqwZr01QxIAlBZday%
zNW-IR&x-HW8Q*N-JpF#=sRWDr8O>MJs!C_s>b$l)xw(M7zD@mIqi3f?sehHu)>-Sk
z+P2y^D!rA}63%Rrm3TVyr22#ILf0)fe>=Re;;Ay*MJwe$e@A+N`87TUgCcKD{p
z^Bmt7_vF8cEqa$7vCr1T!9V#%xbe=YiulH4G0Cs{Us!W5=JZM}T6u4W`1a*HuFX0;
zqsg2_Yh~EU>ZU`DRXN$d=gRF&GyC`1{Y+p_e%8JD)f1hK@oa0C3%56%d7qfR_*dek
zm)Z?A8_%xZ{CMC0w`QRhriTP>?v>i+Qqkwmv?o$*mB!5vdTle+R~J|N%E!4^eL1dv
zVaem!tzVDGYcF6@xz;Z6V9K{mDJ34;c|J$)i)}35nUQoSV?%KR&(m*;p*d$*b!=A@
zx!!Cqo9-wj;PWMA-i?GnhIi=?CM<t5f0kM33%R9E47<x+*$>AhoKcRB<GMZR$t`!c
z3-&cU`9D8+lxM5V(N#O!UXtV?yxDKv>`Ez1L!~%XUEA+|3nX{=?X=2d|8?U)!2bK;
zTQsJ;Ziw!m<8(!dZP~hm(%ciDC`G+KbYFJPvH8w5`vi(NT)1<0y>qefyG6ar)?D>|
z9ME^Di7iPrZ@1CsPCq?i@7&u*UPg(f_jXrlTXJnJ-tcTziGi=@i+ZOl$>z_OwyLk<
z=5u#yvi`t&?T3nxQ05Kppm2-WPwVtd<3G5lU)Nu)<oM`MV&4X)i+{J3l&iYy&VPQe
J+Tpy0EC6W;85;lq
literal 0
HcmV?d00001
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_eth_pad_inserter.v b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_eth_pad_inserter.v
new file mode 100644
index 0000000000000000000000000000000000000000..fb470cb3fc8f08bf9d2b79529b992a0463e0f06a
GIT binary patch
literal 19536
zcmeAco}<skz`{`0pCTyFZ)<agLI2s~|DP|$F1J}fgSpQ#|6Px#_=dI3iThZ%9QNK^
zzweXlyuUB9{tB+z!(t<{&e`wRdmfJ>t#1p>IqV;)?%(A(tL#nUg}Ikj7hQegu;O8U
z>LD>x+i2xuS0B%8TJksfgpQYR<FTfR$BV_EoVj;SEW^)lswnUI36^u8hqP4ppSq|s
z>+eq)sYJEHChuMuHKvf%)sho8ttl`)ydYkL<1MS|PT{-Ldfv>c*!zUhW&WdCA2*5|
zVEo-Gxca)!cc(|TCu*;2>|Y(n%6p%A>$Ew=&9>V@<k+IVoe*)_s{hY$wX!oKt6yjj
z`@C6E*5ay<8828pWRU-NZ0@pvU}=~5#@s8qPt%`W_kQwe>YZ6H)@fxPn91S1YTXfa
zV<EqdyO;f&_C{5YX+@2F(-IYn<GVb~nC>5V$5A(V|CP7v^?omt-^p#Xf@509Wdmt_
z7KwcmwbhrG?vpOqTvK>UxRGi41i4>%{#Q4iiQ*Bo`|lSiaad79IHVvw;^&8h+jail
zwqGnTMcUQw;Au`C+w{e6XZ`tibi%Q;KIOXm*;x-1HBWG-{Sw@^!;+V40{2R`*wbPG
zF(;k1oEy}hocpR2tp4B8ctXU)-7$=EY?pJkiSHBDlXv{z@XF?Jkz$gRwRYcXmZwJ(
zrxhm~l+Bu$pa0fLrO9;%!_k@B?`HJbd|7#|eh*j1Hw~4eN14>_etZ40R&m>$H>pB(
zDQ#;07VKwu7suE9{hx8G`SA|6qFrV;uT4nkG^~1VCF^FzFOpT%y=y1$jLPzJ(laHP
zt|u}dSdy#zyzZm#GU>SI7rFUVO%itBxMMM8&(^o8LR*@{Y;U?<>R9xBmr|I_S*-<P
zd-gU2E4J)E|H(5=R!OAmhTs1ShOhP%)cPkRPxNZ^m=?(0P#5v|evZOK9f>o((fiC?
zEL@h_cgeJ!z5cTzU7;dYFFUnN`am1M(Bc2nj`&X8B*q|h@~`Rc;@wlyPvpLN(cg1)
zRg&70tB>v7)+>veRn^zd+f;JXGm}koo8arY_a9B&CG$6UD$jrByqw4{UB}H*CM(Tu
z(f;u3uoG8Cy!anEb%A4Trux#kcg}qI!}nxiWqr)l+?UHXeqGjom`U%y3^#vr--A7(
zhtmX>DnB#w*VK~|6G*tE8K5YjV0v87CiI|&)mMiX+Zqmc*QqAd3yA;N@JS%*k+RvA
zYyTQMKHt_m)YKE>?YosVb@!QxuM#eptu38DYt11Ulfqxl3hS?2GfPkPnBw3TuC?TZ
z&DL9Tt5;+uKbZe*+0L5HS6QCESSc&^=DWBJOM;|iV~04CiN^HLJN|CBRa+Tfd+Me|
zy~LlS-ql@a_Nu0x&SOlES#!JJtVUqJRh*GSzrKa;ysnM)55COPZPnK~mQcH1raR;C
z`#S~;xLg|24c3>L3JGhJ7dFjjyD&}Tvc*j?=_!(L)BO})#3;YqCBN+TcbT8dVhb$y
z3*Ek15Y%_=c;@zs17|l!P2awIf~IpJzr2g;;u9`YeHY%#YFYPTR*>5L#g``Q@J-Wr
zvBt3Rkja{fyRLryTV470yXn0RJ8$njzvlC@7>ny$S>E^c$K8Ew^-*NGxSMOj>Lr1f
zC#`c9lUwb#^7fWE2B9l!?=P~hy5AA<<H`+_T^#>)9Hn1hO!4u%D!aEMWAj$2Mc;Jt
z7jBySR{HOvxu&b?zAznJ6Uoyf_1O7Mt&+C-Bh_Ust6#4R4wd=lb};^d{j0-&?}_LZ
zarkPiyLCt4bLa+P8&B!o(~@tq$=c55xgzawZTHKMcXCAcD4X*aUdui5b-CiIAHIFM
zd&|~cRpC8yVsmf6;`D;rZD%_E>ip9^`R6Y0naWdV%AMCKt$wFeHG|VdNu;~Gb@rOg
zoMkR@U3?teb!UHUiCGe2Z;+jF`!v_h>pLbU7ng3hzTj82oSmp)OSsF%nm?@XB_B<E
z_jJnsmCx7YX+QIs<YN=;y+dH7%F92=%fjYpwFvcj@?OyUsd(s#ymT5@%&{UCnP>NY
zve{O-*uRz3-Lz-Y#zWVYYAvhYJ`eA)`A~Z*aLU&0=Y#(G=<R)|CLZ<f%JG^>8oO1F
z?Q~LJ>cLsMpn4(C>{r#VtW07m|4I3;nS5)~v{-2_))cWN{1Lf-=H6=U*=o7!O8)WV
zg?s9Jl%pSU@Lj*fcT!a7-#HD*fHE!zv$Xf^-><LX-Fl-VCnI3rCFw06r+$B>(4qG7
zi@Zd$_FgspF!||e&FSeIJyiO9N}i@~6gk7qrPFY+&Cp$7&BbLm89v<D&iGNF{j=zP
z&2qi3shpFIHtpNU*87xAAh&0Y`1HEFY9}9eel)rC^YW9aawY82M}IP|THC$+yp@XZ
zg}F!WsvpSsed}oB$$Q=@5pwIAOEXex*3Nx@)$;uA_dTvj_isk!oP7G#IAuzk#?i>W
z<hk9m3fCQ2URoAo@p4|zK_8Y)Dt$MKyjjkCtDhm}S?^S4#>2S%C)dtdNj+7((_gPI
zxScALk!i3=|B69yky7Z%pBjG>VzS=#Ix75`I(Y$$lSPuGqLai+gP7m<p2WU2I5F+W
z!kOOZ_Z?q)q1E0~<=TeC_omaiVyB4CneHfEdfA?P-mUL#8eG;FWcNL~Yqvm~bNPKO
zwd&q^^^>h8=^QJ&%(UaRB;&F_g=)EXj7#d7R`$Fox+$r#JJ_-JbX?ulnuaBM&eJ0p
zp5`yKX}<eER?KwTRNeS}J_qlAiJtJjCdlldc#-tWE9$u?Pwg)dT&ffKxQXe(Y{Bi3
zmZ#Qfd<fS6t~k@Pa9bbOKB2gU|K(=;K0nPdA$=eB+TWjeUUI*AwRFzfS68xMm-x0E
zY<aq)=D?;RtGC`=UG8azt1k+C%PEiGVlq7xG(+rx`rlbsrtEW<s(F~U^I@@tD33&r
z%hva=VlF0rJiNWxX+w3vQoAm<E<1*IVtHI{+buF(9$9Q&VgKATdd-@X^Ja_9-SOve
z$DAYHx<4J~zg*{<v~i*81M^BPrhnQuFWZJ_vz7cmror-2@4fM-!)+;Syvw7`tUa0{
zdHnO7skK^5Wv(7EJFNKI`p)0rj5AV9MPG{etytWb<(^OPS!(u9jaBd1@20R7r#!9V
zwp=(lsbDkDr=9yb&K%ru_{7~yj(wg7kMcdbIqz@pr4Q>L%v@9cWA}!elPzB~d2fC8
z*4gf>{+e5QTh4mUddzWS+kDmRcT3*A3zEB<F!RdAucGtH@9N&LDm}ZS(M953n$5|5
z|NU>vN3RZ^oUx!of5w;d$2NMLs=s>jU6tJ*mj3KF#_!KKzFx7!`l-{(2LgX)*2-Od
zzu)$9XU49Q37xG^bYGq3x@8yt*K(<)zqYz~y3SqimaFedYIyv<tT9vhu-E)xRd3pp
z%GAbN+6Uwv@1O2HzQ5=ugW~t%<Zm|@&VP3HuJ%*WPL}_yv8Oof&oeRmr%3OOUgDv4
zS7{NG>#W)xFWFLMdV0Hp8Mut4OP@VhrKp(Ol_1o+_Q;9lNlY7WI7*pb<(X}hnJ6q#
zs2h9woZx1anfB3Ab6X{jUJ$vy;{U(t5{wxqr*Ndc`E@#_t;FP(aa`mp)>Q7Zx`wBZ
zR13`HEzSy<Qqjf8#O}N7H19WUVP`S%1shit%=gbulki-zPvKKnOXR(eY^SmpoLw5P
z7M=djHegk%yjsAmxeRySN*>L<>%8sW-py_EA07+ro3L!rI&Fo9xxc<<o<FnV!Hic)
zbpkrvNs>P<wQXejF#pWmkIWS@a@UjOZXCWK#ptRoxY4w=GvVh~xp#9|x16qC9KFs$
z{H1q3U(eSsrdu}NEQ!s&a?z68^;J}nX5!s<mdWX@0)ho=di!R~Ua<1}!mV~!iWe$H
z)!kD%_n%{>I>Ux5F8)`}3Cir(GI$p|@pF2^?KS)Tb9#cR&lKO<v(Q_;)@<j}74Mq&
zwH^>j;1G@b)Uc-MYhk|L%INLqHb=%Pyj6YR)qXVTg~_**t%YwMUf0Y{{Sd9_m>a!H
z>SVKezVE}gKC09H3ca>6%)Dc4CA4<!$@8-tbY2xF`*+CyyK^;Y=F;wNtF~DmIS)pE
zmp;&_5bFLT?6&Sj?(|>*27%Sj^DHLJaI+HK`^)>vLTTO{&wEE6%sKgtMW!Z(mp?ww
zOL1e?<P|D0jE&0Soe_85X$fX*Kgsb&ZOPr9`Cj)_70>T>S(<PmVCJv?(!cwY($D2i
zIJ2l$ZDEzr&eqyP&#PSQdA62aetqhc$<5|fQQy|p>9}ldi{6)ZqHy=RM=Tv7ch<@~
zX`GVkd9%|wxuHVXFh=0X49SAC6*DW-ntE@nsydOmW8W8p>laqV{M-I=&i^@ob5ATi
zv*nV7t8~Pd86MOAb<1}tiNz=FX-Qw7;XZZS`$DPJQF=XWMl%CHIp23rTD|SC{q*Fv
zI}84Yt$1{5ZJ5S`gN_dzmPzamcodU!Ejw1R&f=?4h1)zorn7H41<t?SoxW|_&NsJ(
z7H;kQf9k44slm<d(VXH3dhTr9<aJ!`^YvRi?>kR@_xC<Hso*gCvn<zTxBMmT7k+M6
zd^TZnR$BP<EfQOEH?em)&3&LW@v58O37g<g4!&w8_Dfka1)B3SWJ0AwAFNr%eel`_
zp5HrtEj51MTjQRScl-83cEKG-yzWo-^M70~J4>MFbL|#05pK^F{?@<q8x&Y)MH#j%
zc5!8unGjaAMS>wc`muzZf&UZzjTiYo{!;lYtg%E~<LCx|t*TvXt^`bMOk*%^vOHg6
z9<%0XYlmqX1KZg(oke^uEH9s!1x+<E7n512sej{Jt%$^}BZ6;p-Yr_BqW(tg(1#XV
z#zu!btK{RareFPatk6i&_!$F}eRstCGjVC}nOv7IVC1Mz+9=SUs>l_U$g0xtU`2-W
zgEa!)swd~<v73K8_;6tuXKnRY-yoOQiuIqpetmPQj*vODdXk`*fp@K^#N7_Xi+!x`
zuWjBUe9N7wUvbVc8U0_A;?fQG^>1KxJ~dZ)d1lU~Z|8zr1BAtGj;u_o(TUmkawf~N
zc8}UU>~e{9H>U3?OIxL8C;9oyg@m~q8#weonQpJ0ym;2(imZ7zelO`Q)JV(o*;7?>
zqPCO!yz2Wv-BdTD{d=?hKHn)kY*qhZDr;WHz1J-(nxni5TvYRK%SSlbHO*h6?Ne@$
zanWy1bvDN`_g3pe$JG`TPrKaSx3|xKk?n+(-AO4sJxc$7U;fbVtA0s`+fkN_;q?t=
zFaE2ftv|aza8~<n?`sQ0?Q||(UKRg5Z)0)Pm6>8~B`m*h8Z`B_$<~Ef`fL(?GV@gQ
z9){v|{psD-J*&)oB3~a8%MA)$DUyFcbZOrye#Kc!Y~Qyqc}d*+(H+KnhEM%vV4Cem
zm8<JMIA0U3=L|h~Ld^7pq0=qb8;5_or==wGXCA(>Ki&I?%nYy36S|MT&wuU9$8sn1
zld1Y=@u`-!?<U>2)SRcZyHrkg#q&kY=R0_&%vv%f;hwb`<1cm1x<!wp{~vv`_`lDC
zIS&?#--}*Uohp4XUp4ma$?c5GT^frxjpuH8cHaBmzOZc;y_=W+DbJV^a(=7Dey2Gm
zSHxp8`*xj_IQeeo6qlW=XEKWiur2jFb)@rP_+iawznAlJxtZG+m!z+Iv&DPDf6;tK
zKhe9&PxDz-W`3D!X?~qmm#O~juD=&z)bBjocqi-R%To?_0z1_-Qj5<oPo4ks>XbJ>
z4)Ja&{!}lq(TuUBlcnRMu|y!p!xbwUzXgWmty%d^IVXc>&f48K)?ODdF5WTM{<@Le
zYMq^&#RlcqK4u>=(5$hPd9wDWcV=9m^Pco(gT>AkD$SvvMKX5H|8!cMQ+eNNE|G(Q
z?QOH~ykfFGCGmv$&GU&Oq9+cCM%3v(iJ0Wq-*C<9tDf*yg}aAStbI;3WkmjJ6^QYe
z@>GY*eBXDaU(;@^P44|C{!QukgE{48KNRnl8%{as%W9RQdq39q*`!yY_D65aHU=)+
za#D8J!EXn`zRuHaT6?b5U1sg;(tg(Bwv}c%*&%#Zl7*X&T$D}!>?WSY+-H4V+p7KO
zq8G+W3tm?|ZQ<X*tl26X<X6jHBy@e9Y+<YBWIuz&{p*~vSKd2dA|!Xze(i+Vkc*q2
zH7Qy2On&&K?$3Iy1HJu+mv_%o_x!K<b(!~B*Gw~o4Cl%53alrhE}QfGVw$OtG9`8T
zM8&2LOVg{^`wALvD6hU&sknE6)T=)JeGlJmPJX)QM0($+VBd`^UNQeWuIAq-@q%&1
zhN{Mcs{ga^EoEA;At0+ZkawlCA?K!h8hs81U&7~IFlw0eQu=;pN77W;)mG2W_9cIK
zET6X9YR{hu$8(QzJ<r#l@BOIUu+q|=VZpT3O-Vcd3mtICm6oz*J$m)f=GA+?*_@hp
z^WoE3jZ663wk-W$;QpXu>&3sJuQw@8?+*L#Q1q}&R(W4QoI^;abK1LuQprbh3;Hie
z^nENytlwGjE|<@GC(B&l+vb_;5^TbD%?eI@6Ss3;i6Eyf5BDjD#VL~=<yoUL#Gkis
z+$KFcrZKxjp^WcyPFAScvzx5<zx-b#V^Qp7+o5o=?q^=>C2OAAq|dFd?jL>09$EcS
z@yC@rfp>x*`|pm6|J8L!^w+xI%MUvCt(3iKzphg5#mYjNX|rl%?>*G4J@-(0&s+t4
zZv8*1DQ1Vg)-#7*IPmSv^i!J64(qGeA2nG0U+4F8m5G6NE6&u|&D5EHnf>b#-Ie$L
zO`N6pRr>nX$Y##w$7}BAupA0xe;sM*dPjfLcP>fQUtdzU{Mhty{mFl)FCW!E61ejF
z9+O3;A75y*M7zF!Ig@qU>o5o7!k4F)E3Q8x@`zhQLzCrDo`LP0_Rha4hq)z|X@qx4
zZkv**bbOxwok^w}gCyqP`gu)q@7Kjss_TL`?7HtVLwg68cA@m8zj_y>(+(e!R6esz
z{)(9$bKb_SwoB)pNnEl`$0WArqhkjXuYA3FL3FNH?W64d7d~0>{^6Li*}=7k!8~WR
zkIQ?*ljUbDO|9Sh$i?XKKZvk-#njL3(Z|TUtbF3(DFT*7&);ue`OEzB^s7F0snf4M
zS((%=ZN)LkadGTF-uE~5GcL*Q{=Rm8(bK7IYXhQV4;$O~UY|C_OY_2{)hA?+9_a5|
z_rqy%&$Qx6hgw5#ZYkN#|J=}hrQ30J`D_+ewtz;h(+hkIqZV571%8@YqdZ}=yJ6Pq
z<qvdf7N2__>^N02fAv2F<@J*}(@fO*{KTIoZk)Dh!dbOsOSQzS_M6IsHKI+g&)(3N
zZpC--#<Qwtb#YSB7q_ca&0AFU^YpG;M;F`^Pn@B0XQgqw#*<x*eZi9-o!|WA(r&+U
z^WaxjjfX?HC7VvANA`v7tnbfpU`+Qv@XlxbWxMD?HHYs~Z#5re?3Ay*mLhF7$LNLb
z&Gtt>O4bDLJXZJe<`>^z?P^Aax{gm1Wq<5+oO@->YL^`!qYG9x&WiVbzFoGdGyT1G
z^oc81!oQ^QMb2;DW@r6Eq}0Dp(|y|J9rhb<L>5clQc2v{XOiyE%xUkT_967STrlsG
zB$K)s*8iQV{m;hVnpu>v>1l#u#d^E^2@;nseGzrIRMVP}#^JP2Htyv=zjo_gyCz++
zV!F$5y}4m$&Cy*lCib1eH^q9@{HI<wej}`3Ec5!x)dv3GO=qVU-;`gxj5Q!@jfnH-
zV|!QB7gxq#x$~eQgfpRbfqHse@&dt~Jm&?LE-q-{yETJLQjVGN0W(K>?vsB^ou^gP
zIM;|w%UEG3=Mnbuvx@1Te_~Ac4E!5iwd-#7T7EZKW3+K~{@s--o16O*ziD4N=P2Tu
zCbHDPN@sGKzGpFmamT_&<?}X)rd1PFo!<X_=;3r^>wyysi^bLyid4AX^tr!?Z~EgS
zdkfTzH@u4b;Ldq>Ig_A#y`^J&{UPQCH}>NU%Ia%g{aWKu>+(zf&Pk0aQzXNsQf3I-
zn$6ky(e3GW_2)JPle5EkG`s^vexI4VKc+zZXvw~N=cmtj#5gIAQIf}grtUZ0MVl=R
z5>&5Gzx{KX$ika8%RJou{pS7LU9vv(lc0;p$sMfEZPTvu6ejuXv0w1zQ^A>nzFvK%
z>3Q$Iy?XJ(eWu-a>xW@ivtl~lhc4aaXm9vMdd0<)r9G4PaV>S4S=thH!DOYLVYNn~
z&}EqyZgVv`W7b>=O}o-xo)^TkWOiR0i?=_wuWjCjZLRtbR19)rd+w@e=oz;!4&dfI
zRj^RoglFcIPaA%v&RJiUZC0WD`m{02=Bbsng&NUI3s=moky-zaDNgqE$-}FeHJmFV
z_N?AxAbnzz>Ti4De=JN+XWkjcKAgOAj?>H;3+vN6BrTW8&(d=^(9pc^%U!Lw%CF3m
zvNV@G%8t=vFFvm&!gQSXQ|Zjz9O1|N)Osww1*Uj@GWqq)PbK2-|Gf(j+Rx*=EX)~U
z_*MVc>v-MgT9dx}zbW5;W6rhLfnk#re3u<_E8x_-D6IGVn~cD-N*9@rNuj6R3~O`G
zrmbu-`DU^#D^V_I4yQuSe>d4hBB2`{+7em#Gj>$`U-9nwro+oMAMTNw!8c!1so`e9
z_rnG4?#dUWkMn5G+A7TXllx(eT-yetYk{UO%Hkg1)V(dbd4*8s3&*!whHVqJ@fCcv
z3_Dk<zdY<x)S{c2P10r=`nr9x8!H0NUtApIzwnWM>HGqX%5!{E%)_P!bbi!~UUKG^
z*vhRjdPY*Gw>7MlIm@&uae9PBiS)tUGSe?TJ9Vxg_!f)PW&KMZmZxmy%WhtCFKmMC
zE|>W)9$u0R^ncy%mf$eu+8L|dKM!9YT`?i&aq}LoIhP$or%aC#Q8+TMAX{JL>=yee
z+qWq#{KR8um&9G+cy#{k+x7;5Ymz1^{$OchJ1U*Euk`)4_X3MvOk7oW@IqtRg@T7G
zH=BG}?q4RR<M#ebz2ejIA5U&`w;A<H>}UITt@`nw&3RK_uhuxtBE`uu&GPDjV>N=)
zKJUIY`)H{A?xVd*dc1*0eS-ZryFJ@G^Xh^leA*L!wp29d%Zk|imAki5eCx5eWF`;h
zl-&z=ZS4A}mAE!{)&!NJ9=5r%n)VX>LDSo$ef4Xa3#x5@8CC>nZ)&<#Wg_s)KqF%D
z*3;bAHRf@5AF~Ob#_h1n#&z?=-Oq|#-M_FDeyer6nLqDpv}7>T;n<pW3?Ch|e9k@G
zpEAe9aP5(o30^GqVb-^Q7~SOv6+Ct+v1aA3e|(OIde?e=J-0^JsC5I^i^KH-uc}oi
zPF{G4cX94g-F~G*Rt3wtP4;^{(iF<PrEC^v(({~o;?47khR*Le&GYVU<5t<eW6@;g
z=QB^oY-`N<JS{k_e#Pqj(rp$-h9CaiiP64U-v9L7zgmx^%^SDQ>@K-^eNlw>%j*dr
z=1mhk?O(Xhd#(((#*fQVZI8cYE?#5*Pjj=n#lf(t{MP%dxOw}{TMwVDdcAndqK7BG
zO=DAD7ZHEap65Z^{jNz3+09dLUsbYTK9zp4>dL{jen*}KKhyuJ-LRkQ>i0vlO!HnO
zSx%d9qRWu)kneTr){D3A>FzyZI_0rTQ*q!`b^H8w$8w(=5&6vp&HS5#rKfvwd^3;#
zR%^Vqn@_%D{%xzHKELK3E$O<kOTf&0^6$x?)B0NXzrSU@Kv8!~ztA&{orO08|1x)*
z|4~V|QT}x9M)uB_&C8zc<XtqUVpHe=_vqgNo15OHM(&e7!lQEVy7QdZ6Rx;!N@f3l
zrq<W(_Ka^!f`#>`ExaR=qw#k3Y_`PI^=98L?Ee;?GGU8p$B%A9h5y!`xoan=O8s{&
zxOBp(`LO2FR@Jbi2ruDjTRu$v_1jx+&a<atiyvtJDP@$__gZYfS@hY*P#c4D-AY}P
z-5y)GJ4k&^JrbOLYVP7&j?*r-t$H_K=jyt1H|G4k+3wiAc5-vp-0gMOdJ^<M{P&bt
zF04CgeWBD$o!jfp7EG-6<$uHz^{ZXCxj@=TzT)hGb$T;6v^FiCt$MUI>GH3|nHvRv
z?EYgL5hjuKrM`~;%CQr?nwBbhnzq~~F8goI+|cL6B(+J)?dR$*fie@O@Bigzpk@5>
z$oHk4oCjmFwy(W0u_5ccwb=B7UX^Q-9<Es5)q7RcMP|W%LFQ+H$A3zDs>o!``@@yD
z<ks0INsM7ydt*2r*)OtMnZmd1!OqYFb?d}ruW?vd`0Ti|Xd!!~{l#!;Ls8*>*@^4l
zz0^BC|LDz0ev)@HZR<AZMSN>Y*U|Xvl;b#E(4|T|Co%cI%T=cJzKT14-7r<N=W_k~
zce~)lGag5ryNps6u&*l3u~l$b<!|vQOtaX*<PxugY1Q*->njiV2fS5VarrHq>Arhm
znK@7Vo9*=#L-owR+L>0{9L_J2WR(4P<*s#2k6`ro!q8fme`h*mr&fiYzi{e#jgml5
z+TSoQZ_ms7)dDxvv>m&>eA?DGl276{uUdL+v)lXM)3@BZI$L3}*q!Ojxmr(}v)@Uo
z-hXO#R`Kfpc>+(ImfUOhFqN6-*(R<0Zs|rBVMkt{EB+k`_Z5~494@)?+4#2Es<}T+
z_ut&Mal;`+SqXcQ++(7@&-JndwB1`4V&OdN%^TbAQ<nUZjktYtwy^d0s^B0-Cj<8X
zDJMiuUiw=Rn&_DNa@`)T{Th8wE<X)32~pq3@5QRJ^#8&C+@D{S%&j=d7X13kWS;WB
zZ7y9tTfDAv`3EIWVX6G{tZM7Yf(pO;UYBNvz1sQOJTB>~!2S56jEnlU*xNjM*uob*
zHUBdA(zhV#-3o=Fr>)o<QVeER?n}@4?etlpvoq%Si(r+S6H2+JX^9`rzArsFef_o%
zc2|0}xnv`sZ~8pjf9I)}Dk1EK)3aqlUMFrbpOgJK<js`tOE2XL-s*iJp82t+vtwrB
z!?56a7glf`R=hO3yCc42?StFw&plT2bJhj#QdUcKYv-5K;p&#%?|kd>9$~K!T~+L&
zrFs8+7py$+C+9&|-ghZktJp=R*=<&at8cQr+M3lYF@5frJ1fexo-Mqg%H{e+RFk1|
z0!zK2l>;B&JZGi)A`Y1o-%29bM4yTWJXllRX_K>N#}=WVdM9=?dHFv}nr12Dw`BJ`
zuAm!SP5k?m7OP+ScUgN%&rv(>v`v36xvjpi-zzZJZ*9EB5A`R1EjSIuV$Ybo_7Qx-
z<dJ{f;@UM!_k&G6$<C`z2+Yh3Qc6j8?7OjM%ciL*2GN0`p@Mp0g*o92sVOc@3-v>m
z&wV^cH}0pExJZ@SYzbE{FJ+(CAAV*mb!&SUz`m;QqQ1nV=l}075xFYzc|#oEse^o3
zANEc8vT06siOhTZyQSQfUdu8VGFjTD#PDu?DE%yqoo!>jp`Uk3v3ZJ3%P)nPV?FXo
z?>UdGUtc`w$AiC4{znVKCOp4qlyB>-K7H#Nzb&7Ba0l<}*A3eKsjl|y#7S;3AzL1v
z>u}V4Fk`dJ^BvVKH}e@=BWf<5EIX3K_~^r(g^r;|TdiW(y53~cSe`iF>9maL?i&kN
zAIO_j@F;iZ^0{3F4Cy<P6fcFi@!m9@f8nDfqu?p7i&N9<?r;X&>ouEFso84J8yUXj
zw}X20Z<E;($+Lpq`NSMue0$qF`FAf%i>K`{cvHzH%Ji-Oxa^yNe=PEgZZGC_-PpE$
z>-G!x1w`6A(pcBN4pvm##h$nLUCw8_=Wo}Y7y92SbL_ch!Yq52*`9h|S(CioIhF3Z
zKId?DmGFzcdnCR!^YgDycefbbt-Ee?%t~e3?X-{^Cz(`VC-18*ZoaGEv~BC8##+Ct
zpGCgwW_)`Q5T4q0rg+7Q%hNyFKaZ~MulSY8ky&v&>E%V<b)~#k;@=kge*1M_yoj%D
z`<;cp=XT4LD}Qi#GG}VpuGW1qvg}?-NB;-?<`LHm*;QA-)covw{J-EkQuc~D7oXo3
zseHDWy(d4T(ed=5b&sc~%v`-VBhNCRIyuQR=FRyQUcQxK@|sdl`Is-b9S@S+zrA(6
zlyBx~VS!Z(^Io6Z#FWSCz|8tfDr?4X?W|*xNfzd|GkN)5%eQ2+rU}1ZXX$BmX-&XW
zUq?Ca_dF{PZCUN|`=;}XZ8EYfO^5VLrAl||9XK5DCT)YvZOILH0y6p+n;Tx{-X|A4
zt?@_IChb%E{C=l5G$~eIf9v69lTj$`n4DC=cd&WOc`1u$w%28@>?<nYn)LpP!{MXs
zA1hdcGXw2TdhBCuI4P*R{IAa8%xBj(6nn?FEDJ6Y(&RR0*tY0ChwEqkpB}-7e=hyM
zQEE!~kDLD#L_6AcoV9%3pcJrPnuqUnbbDUi{L07-&)lQ0^*vT>S-yBv%<2m(-bwA2
z65M(s*(z`8^pIaGJ)gwoi!97)maD0>Tp^d-oAmzZ&c=pGrx%~FF`o2zYd~(2?)9cT
z#wl;po)vuB#=ht7vxkC{AHVxGk?o&?(9w|XM;>Xr8^7IpAt+#-e%RheKUjFA^_*_*
z+9S)yJo8iA(Pxu?AKl%{l4lpS__EJ}|6+R<+7-5)De(SP>briy56wMCivmq%+X=Q^
z-S{Z(SFzB?^DYzk>+Y{VCw|F&Ps_!fh8@b+K7N<?*D6hT_OrN3NhbexNy_1w>P;GZ
zKJB@?tW-a(T3CD1ece@(mrb5OoPI-7yvADK?h<QWlUZ-_QjS%vy6|9yi>=_65SAAK
z-%VYo%q>*(H$Hh(KZIkK{_^D~l5?3>JQX~Y@~Y5}QSYOQ(qHYyzSii|tFJrV48JcD
zw1Roh=YA>vN>7^t>qHHqnZ7Hc72b+C1#O+%mVM)+g{o*yDeLK%dmpQXtv1ML-D4$s
z^(tr5?A8ybUY+<|$IRMxBq-;*jH%^@Jf2nOFAB%=HKllIzv0ij<{2Z;_qN=!;ozjC
zvQ76_?!SM2`tFVkSBzM;BrtkyGj#4%zx}WC%*VHWtO`F5OfH=8Vg8BsBEj<;Cdi!H
zcvvExvnFO=Z97jwkn<@yuZDLY%N0+Vo=@_a<$9&f%-VjAIGebqwbcpF7pXxDdv1N5
zUjOdo39rh;r?WK=Sj1RG95v{%{<Y<+>Ypf+xn(}w_m)IzPTbz%AYt}f|JvE0KaakK
zwH=l2J^19dwcDiGNjje+s#&XJUj;wdVQ6k)B{}y~?%g$gJ5M*(nBPe-lqu}dxx9zL
z{M4kmyxASB#tTl*_<QWP;g*k_=L_n*6iyW$TYT;7|IeZ#sm*_99=PQH=AH2WCx1Pb
z2Ql22eDX45`s&F}JJ0_U*3isZG@)23(kj>b)?1(E{akx&=dYM_xP3~;p1_KE9v`Qy
zZfyQmZL*wObgL*^!QH*82`>BI)$#Gx=PcBIl-*}pG@D(krEg|z!(z+y^pc8}xj$z$
zGMuRRd(Cl9+~1x<?mn-@W>%jNu{F21+iN9hICa$$qn$67tdP<yE>h;xt9bc;iIu6_
zkMF979_{^manl>o$obhHve}k&&bykO_F`GOgT#Ws)W5x@Ttz}FW){?oyg9R~dz#zF
z<@;Zi>(|M4DdnVT#90X2hkrl1MxM8FrEy5^%Q+6~vkcScnjI0Jetqi_fiqLu!kiu-
ze{ec4yKbG)Ig_O!%#2qpwUjdpepcUYyptjDg(bKAtM}Uz-%H(;-^_n{P&Bhp>CqAk
z_FdhH{krCX-5Y*$9k0*Yq&ty+PQrT8pK=^>{_*#gH?TbZRklR*T!mGbOyJQSmWo_=
z*)BhAvVB({+<DhjN2s6O<CDS!_w7vC>z7<{yr0I?a;W^~i9honhI-t(zE0N4=Hb(r
zZT^23%+=uL{JO#ByQS}!z0uKEREkcVF!c)0DSMDyJN*~SgMdp1e?7>3F;#YnmXaZR
z)?)9)Qtdu(?KJfl7<|#yNEMwLu|zH}Xv^jw*$<h6-+#Gx!uIoi|CB#>WzrbR#9teK
z{FhR!yS`$dQvS<c9d^r`2IksJ-Bq{$ckw7$;!^xiKRVjJywd7+aCwL}r;Fcf*@x5D
zKkBNKv0Z<}_(QZsh|1P^*JLIe$1bhAE+=sHx`$KbO`8n<uB_kpZ{JUD*!R^*(_WYL
zN}`zGBTj+YN75fZyCig0NM-tt{)wW3%fG3=)nMWJUVeV6kkXOI2D36(+^GM1Jb~-Y
z(S2X9n#+qh`&^EWK44kR7Q{Ybesanm4)K|#Zzi7hD7z_qAiqMr@G4(m!ii2^zq)3F
z>_2&Xxy~J3b?OFtYm=+o=CGvbX(pZ9wmrP}B(8GV&lAR3kwLE>dYUk7me8>fa{qsH
z!S0OdzW4m4W>}QkG3d+5+7|`S_bk4!znpzZh=;}AtSjHl*;i&hsP)L?e%)@j=7^a@
zrSALVJ6EPSoV5G>aNe6YXW7}*1A?@_**J=(IqbXsZrfL#{OzlLus>(tpk-9ZE<K&=
z^f?w8qt1;cE(Z@g1aC9Dm-4;SW6$g4@Ts|s6QrV=+-l8lFdj>~-g*DfKV^$l9cAy*
z6LE`5Cw>gM(m2C$L$bv(M_*>mpQf*QSDpLP)!4jt?<uvu#sx9I^w)~NVm!dBeCNxx
zvVKA5UpkATgTy3U57bAO8m#@<H^0Hb@W$qE`=3qK?3{0`!EAY#&39qRQHx6-{*<@`
zOk{ZzuC+_vdG+C@_?q$=lc#xq;=FQs;hHbU7?b+LE5Dw5@Zl4;#4dd+7S9Jku2L%-
z`Bj##eD_JlM*Gm_Ra*nX3RX^+%a~O)Q;zA^&Xl$K#<naAUtLb>u!xuB`+Z+(pZ`jY
z{J4l65ni72zaPDIyk_sqpta&(IhSv361bNn+G^K1*Yl**WQX28a=Cw$@{e#`j!<xw
zyC8XEow)3rpv^Owr-pJ@G@RMO!cuM|8^tcT=iD6kv&%)MPRY4gxpUsC4RImb6WH?Z
zr7cq0@#)IDo3{hF=bdg{>1}Vw#DCk}qc%m&XMcjkZQU6!&36lWHg|+PKC)q%97kww
z#EX+VqnEnhV}G$%Wz&}SD%D)w^Jdb<r+KdM?&|fFm}l4UOnp|HPmWk>)$g~4y`}Tn
zM0I=)#Vod1a^B~!+1C!v8``-uS{pCxFWk4P(8Mk!Jw;hbTugw~`KzYb`Q(GC*VfiA
zIas_yU?a<wU8@ZbHj3HpnqQ~$k~vTQ=&9=+FE<xWNZ8$y;q`5wqz6k;Pr2kLSGMyy
zDkVB|ey$Bn*KdxL%Un^W7$)T_^vmF@gUYOGLEEEI^*blC`Tb0G{&k>?J$&Y;1WCD!
zIKj{HT5r;`Sqv5(5v^?bE$^f<?f$n@y@Hb>*u$+^O)qMMWWBj~aqd0QG`5#)$)Q~n
z6gj7zZ##D+Ct4xzQM1>)E55~YckEv(ToZTPz4zR+Zw*lkPM1VHSa3cm;&W`+Gu=KZ
zKi7@b-t#9G=e|@dmbOT66Q3J-B5+^jeDx_;^*_ffvX;`H%4PKS&#AzTw(B_)Dhxa2
zLZ&Oee6FG#QM$+^L+aGcDbFtjZZy8V|95DjDgT?dNnU1aPi;_j_}P8#_9wxc=g-u>
z|7$<1{P5q)|2!I--rsrqE-UeG=dWT(;qC*Ul8Tp2imtJ=uFWje-B7XTNPh2nF}q9d
zT+zjfVR?rX9S($XF)@EpmU+7K>5)I`KLbQ`|64Ei>xkYe@!?1xt5o~N!|cX=?QQE+
zm0EQBTBiSWPi0F;Qrxoq=KtGM>i^dLwiUXlEHe2+=%O<-_{#p)OWm(oq`I+YdaJjZ
z*~#_~#zx0(x=xDh6gszD_Q}+T8UcIC=TBd^DLeX25a0FxYx<h%C!G`Jf1vo)bmI)s
zzlHw%nxd;&<bLQ}V|#Kl>&c2qLXV8ZvRdb}7W-Z|R@-LbY|*5!>EEyW@ojVVRYd&Q
z{h)8vqsldlwmf-bce%HeeQBq_Lg%2)(8b&Pd0W|))VMcxnM(hfs=I$hc_)|FhSK!Q
z!Evh&bEO(cGpW21-Ex2L_YM11Sa+Lm%Ge#M$h>&<QPs7^Y-d-B&5LD~lsco@vT*+T
z)f0s8eoat&^@m;jp=taUp&zw}V<$3QethS`_HA=5(#t<`iXHKh3eqw@w%dklZ&u~z
zJ?)b3Z2uT6Vpv<$*`XWXR`_7klT&BfPc?hpI+FBs+rB@N(#3H{^*0#aYnJ74J18ey
zbi!F?w@}mL2G!<OujA(`P1G{BF?xF_zK)Su$X)SLNZW7et5baLY_{ao{jrzPwtC)d
zgT$?;YSPbcefDpM`NhOJf3}&aUSZI<E^8+`amlvi=I9^i%D>%t`TNO_@(LaY{qj#C
z3iD=g-`*p=IPCV$zPG!>Onuh;%x;O{U9>&*Tk@@2Q|uPME3dy|FZcS)g@j$sPb_(z
zuP1Duyzt(4$BTczt#g&%eB!n}U;eZX?&#BB-a5)XJod;-eUBLLzqb<g6`vM*d4GRw
z7kaN~)q4%6zt&4P<lYe%v=s^6&``9PT}#J&{xi)2k;BKPhBd9^nfCaa#d(SLJxV5i
zp8nN*)2E+_+0kVpek1tRlX)8tH|$!~5~uh1*H$a<m^sJ)NBIUzos~^Id#>of+O$iH
zRxOV%xBc$BcG<Z%6<2be$Z5P<kRH54!S?;ciUdJB8=2+vOIOUe^gZ{%$2xcM<=vVq
z{;667Ufp`$Y=+3wdEy^41!L!DJDjfwPpaH^b3VtxM-iReUoI@pu3}#><Lu&+ilmbj
zHRmm^ammS4bsoE=%VB-euH<qV#~Q`hIa}@T-(z3;zH-`z;MY7p3JxU?&n(^c`{J1e
zMqG>T-xJ<a>)tKX8`RszHf5sw{-x8{r^hL09c7E{C{ObI_ec0pT;kIi0hf{-R|NOn
z&Fp(G&1$ZD>d<#%$wj}89s454(Q$F=ifwl6$@QULZ%VdI%x~iNxqCGrDg4v7$fl#y
zPFV9gESuG*VEQB4WLs5C^<CeU5ed`goX)a!=eC}(<;(ML7Kd~umVFBBKWLj!92>DA
zzG=a-o895gk2q#{G7BnS;qrU%TcvZK<gb&{-{xFmFpQtQRQZmYKxz}?XLrHREC03?
z@Vv`h;Um9jvvc<M=iLhPm*2`>+&=MyRrlr!J;^UyH%Uo<5>cPa#CqzmzRvu{jdRXg
zHo9HkKKbQ`i_Y`A9DckA77*`VpX?u8wfW>zmL<J6{H#O&e^9Jpnd&0<TmRv1p00gI
zzH%&-d$_af_^z{?Skg6Tw%*Lvinngd{_wSa!Cg0<1FMp%w$9tSsY`90-`^bZhayqG
zuNFQQy3;qgWXan{2ZUlKPq&d}+~!ofD8lbX#H2Jwfz0;@7alQ`G-bc9Jz>$qYwKbI
zoo!dEG;3)Y{Q0gQsQCP5`?5{q7F+K0@4eS>=Cr!%l81iRZq5}*TD|dct53_)BnN42
zW4B+8%4z1FJ1jMPvwm)74=S5=!7;ATpZ%H-pZ1N4<Wo7fFBXWLkI4Scyp83t?H;B1
z<(|4_C5OB=J_x>gv2UZn9Ul4jw~nzWmF>8DB1oBm$1i-%rIs3VlRSaP%~L*Z=L_D~
zdOOWKO=V*5t0PSev+UM+Zhunv;b_r~t;biqc&x!S=P2U}g`cy(o2b4kyR5O)`IGk~
zw~&o@9lCgV6sElha(J%!|AO^{s+VUT7f($8s=2S~`tAr#&ySN=FqAWyP5Z-fy`i>6
z%qn5_AEqA$)5`sxPMZ+FF;tg_<H%g)#MHS}zda=_52=4{*LBZLio9~{u+XiHcjBfC
zq%UQ~ElfAx;OzDA$47bfe@puB&C6jC{&m2p{Ot6Vk3L_yru0(y>7-2$+>5MoLjF7M
z{{QTn<sHsrw=;$2a>?xGn)mC&ZVSG>+b5}9v+d%}Ji!<!!L<0t+}~OS5|{RWD18=p
zq&t6ahh_4Kq}>Z0?N0iNWUn{=C;j+~S&?P=V!ouV=!LGYZmgg9bnf=D6DxMx?^}CG
zpwcCL<<;Vx6AF@-CzsZ3^<;OhuM2kXV81XkFRL`zt$E)K!&&@C9=HDVtyA9P7JN&C
zP2^u_<N}Y!lfTW0J)+Fed!x0Y@4fPGz8R;Fr>>gn%Ms}=VfaNM=UCQ)J14lcoaQO-
z*kdcPq~WGt$pcB3l$cxBueiEzlTN%7cXajdwS4cSnJx&N^?292m7&+v!$^u_4e#Mw
zdAhpA9R+7=_LweA?Yp}2>#MNi;r<Uy-71&A{cqg7XYb)-$qyFu9Z+-m&iUbQ1+%DY
z&5gx>KdGs#bl!HusNb)#bjrEO?@KP&Y!qJ-zgx)CsiyIs{il<sr&oSoP;Kg0!6ta(
zPpIdo=|-{sSFNNUmIeLxtC=wC`m4|U*F<`=_TPRNTKf8(^o&W3T2qen$EYb??NaVF
zvYvS24~NK;$EOxQ)M*M9FMJhvaKbdjKF+@rW;Lzc((2Oo>dvCYEBjX`>|6OkDbMRf
zOV*uwrzo~x`|=cAx}&aCrcNoix$S@aC)=#$LU9RY(#f9E9VZ?|Z9C~$%_sUy)#dtb
z_N(0SQ<wVA*s%IJBip_5mqOp;=ZT7MTpVpI#&G4`?-|@Xv=n2F+RLMse+boxm^|G?
zpVjJmA^S_2x3XrRYFk&mS?a#oOYe-rmcyq*ikD{1*<AlT-|S7I)3tL)zJ-;CTOF+0
zu<lP|ok#2^+tZqkg4?=Y?tFI4&$fAXW=VKjrllI^`VY%9q81!ot+#mE-jbicCMuO}
z_;~oE*7lFvuX9e`+7gyAQHp8Lt<?*=PHssqu&$i8#%;;;87A8EpFP#+u>7>o@^ZA{
zM7iEArnzpH4o|jHTHv3}CCwZ0=w<ZJ-NpBcS7eB<Wfi(`Z~dFet1WxK&U+}S|59T6
z(bHn>g_BQl?sw(j{n*@)sIl^h$lM8YLW=|Ky3B5UdnuR2^6_TuJT=MRHH)_?Z}VBZ
zE&RsJ=(Ce^rdFK!D1WPS$Dh`}AD=I`@m?fycKy?h^KYakv~BL3cZew?#7Wl2QS?{E
zsa;Y!x1{$=hHGZ|`OmTVoOI1Qg3HzO`1A_}S%p)Cgkr>4qV?pTKTFCxDtg(}S}fGR
zy_;duw*D|bv$=;JN<6iDsPJ*aWzI{IYwD(_=YPFmCwW7+e7eff`iC0(zM1Z=b9w#i
zfV;|fW~Tj>Cs(QOd-b2?^1d_H9=6GrEB4Q+nP#k=TBUH6L#*(On8PQ>!>P<?jwR?j
zemeB^=f2`E8SkGPhCTnp$oA*Pg_74FCca8=D`K;WDSRibQuMgaD%tqSxnonxCLWYD
zl=DrMapgUzv;M**7nfs-#ZSWb@fN;MmfFuaDJp8&)w$U#N>zR&v*_>2{jMGOZ?(!?
zso8%IJIlTGGnRXirr^xI#>etQ+Wogr-6CAL?lE{xy}y62IhW0|U%neo#7#SUA$|Yp
zzxAhEm9m3sdD3o$<>eF<Tnlha2~;etX47@c&sM!yDQ}U;XWRPY$mUBL3a|OQm7jHf
z(@_?mYP>FRSN=neujjqHV$=A)ZK!Qo-tQ%SYkl+MT{B}idsZpzj9mF4*YKCc-?_aR
zGjygh9nacv@v8HSTS2~eW{2A+@Vr=YTiNXi&tu=~$xpOQ4(9#Yyd^#0pVo4Z6(^oB
z**yKTJzVp9-s@8*C6_eaz51p%;!e}&ouvx=g(iGoI;SmqS6%(-u-9#4(XfQh6&Jhj
z|24hd8uKw)G4xcK$Q9X!U*ARJtrGltrmeP;oBBxe{DJU<7LzmS7k#9q@6HkZ+w!~B
z^<9g)?mw147x}Xc-ue6c{NR>p|G;)GiAB0nR#KV8>&PeZz3IPxT(B{XF?+tzNoC`-
z-4FdHaf%<^@nH2VL6xMFbrB~E!sVj5B@}nQkFPZPw7$#uwdLiRrFln9Is`7e_0`M`
z@KF=&*x+T+s(<~ESE!lol_j3-QBSHA3{~Xn{rnadS^Q}=wd7b_y{>9uXxQ=<6Zs?*
z{HFZ95q15=ZMBCt-~FEdEqwDujc?5%_6nXs=UocdoR_O|cky60&EV|VH!URZ>+cVq
z-~YYP{HXZ-<DrrVzjw=vo+(ul-oJ9zFP-U!=U<68zsvOGsg2X#KQme{`RH9N)%BU_
zVf8UhC|&k=&rgxOc%5y*oo8xq9!Q96z2@?suSPOrem;B8>JulDmv4N(JaYNhB0KKM
zy!Jc^<#9zPj`W;}5c8R}Fm&OImmbo8<P@$mSo2Pvw=eukyu~h?EO+Mp#>dzvJFM6<
z>GF}uPh%1-?<VZHJ?-_^Yky_jUoD&exM8K;*7s}MpT~L5Q1qQ|n{YL<V9&8@v-$5_
zu~BciVd<pK`&<6`rt-Qu3VcG%#*>7eCweWrf4odT@!a#^o7Xf0?>S_v85tLSyqn%_
zA~L;*=jw;Y)+PEnYuG<|>z&96xR<LI#V<Q|ih^Fj2JXbk{+AB!IJkFHm&unByNr#e
z7>}2ApPX2w>Dt1m89evK%GGL%8D)C<-_F}DvF=WbR@H{`WBK*-3nSd+)Ryt`PjoO^
zbiMYVQlvt>(Dh@&2~m@@k1Xte<+$tOx!K7!pZ*!XKD?_zB>$|IZ<3u=vcbc;4&4_~
z`)+;Lvrw@J53bb{S)?PQS=PH(iC2<6(&gQsL!sLpEXtjX?*6mfxaH;qcjn{-!@}9t
z)l;=k6@NRHfAUlGt;t93KmGBiV{1dk<<w8!IZs~m-FOie$s>QoV!iDr_Epba{0{V+
zRh~MT9J<oI&P`)-;Qi+-xM%tasK0yq`1`@s^3{rKlDrp|Hy=BDz(r!oTHXv6iMW0L
zT+@wellu2F=GOjRu~GWxt_`<k-#F@2OWCj4zckKSY$b!{pPP@^EV%g@{m&km^jYF_
zOWgIxMMZ@z$Bw>lx0hHF!*@=M&9m9WKqQ(gV~b2s@w?Yk6aW3`I$Yd$Kb3Lrs{AQ(
z|M`C%O|<>E&RXXP*GHZ*hS=+8LoCeC3#6S;IlYigaDn@jN!OYFHytv+_2=6c?~n8H
z#RIPQIKAUxsAXB8eoxnRQS3r>t&97WbGRRF|5~PHXaBicX;J*+OKbV39e-N8aw2Ep
z$pd^hF1*kaQF2}NxZvb1uiUq-nt?ME4i#%WE<Y`?Cviu0@$!=gEDqG9wf&jTzWedU
z)Ab4SZX~fP>*cFiKKPv>BEG30P00R5KrT~L;w6FpUA2qmZ8@M+?f&uk^LF7?vO75=
zj+We8Cd;dR_RG7<9U^5X^|slpw{~2!S@|Nf`0?e{qH|AYtWQ`I&E3-Mn(;Da?u!T0
zkH|a@zIM~8IcH&=?B3-eNt-gv_x%2F;BQ@|%7r%NbFZIfX1Of+HG9E~&9e@({?<7C
zu1P<x?t#e3nJoF|%WL|XwS=-9rueilya_jYdbxm0H{Iv&((Nbi^`wjWZ%>MoS=VZ}
zHNwG2f2HLl&b>}mOPw|xv0MK!@yPQV_3M_uV?Ep26Bez(aYBo4-jteTr@D!P+Gd_}
z;&~Qr^C{k9`XzLNO!b7$QqvvFn^>or@h~5lcu7QP4^zV7Gbdlnu>O7|>^RS|s9$l}
z#&e%#`rEw`(!Z)YORwD0n`PVA;`49Hs=hMwv0L?Q%RaNLvvr4z@6Mh7I+wn&(Ac%)
z@|?5#!=`-RelKN?rsw;~Z#;xWcUG6waZC`HbwyK7InYgcfnv$*c%#-ycFz2h{W-VR
z{x;Ltd@l8zVA9N+<@5HieD{)m{N(-;wFcLfQIgf~E~xj<7tm=rx_R03sN%4`2khp$
ziziN+J?*Xd)YH;G-}SS9Pu-wq=rB35LnB&y=PU8cr2%IPF8eMIY0|Ya-&GXsnv}U-
zYId+)NbLKzJA&1zS^raCN8VleTPAu|$*=dP<zhHqT-?&Z*|I)pb7hp3j@YufuOhk^
zD0H3Gi%N=7EM1USSJiR4>Q}>cW!K3MmOgmO_DogA&qdDYrH%h-_2?IjXF8UA5Wc-W
zWzlnfmY83w8HDtFFG;7qD|l`HIj`=VT88bBg-lZv=f5w@oSzvlvGG`u{rp;1*`>_}
z6;;an!sWI-Kf$!`d^$s{z-H4takYEXW3%5K$PY~4+;jZY%uwx@;bH}om-0NzH#ZVc
zyR`po(e5Cns~e*nIqt6VOI^OSU**eh=8l4`tNeC%%(P7s)@J;*YL>;Kup0SFCF7V?
zHu<ihy)r>vKD$0CF~+V_@|^q5+WW$i#jSb$W~cYucgpc>FJjrwFy)QO+g8o^^vfCr
z@4mdAbYQK<!-7S@t7l#id-|>HlA%lA3%@BjHy_AUoU^PsA>+f@nKs>$`SsCrmJAm@
zYsNT~M=M8^tTi%lIp!&py=GR;w0k<Q3kA0pK8j+0pk<^Xw2hHxziqJTQLn@E<)XPN
zrRpQMZ`iuNWIlWO!kdBa0$g7%Z1it!Q2XuvNh$Qi7suzJyXW4Vz5n9bX=fAva4Pkl
z46am|+QC??(sb`&@ydx6F=u!-p8PU7D(HUeMA;SRq6=BRJ`L;3UX<u6)xCw2^~#Ao
z4&Ax^fsb^a%}g-Jdhp3N>|0FN%r!e5FRK?Av>skset<Fl(A8K!?NdE73r>}^Z*tl;
zcVF5AX7+L!c5%Z!-tE7ICb`<iNAt*ke!HdqsAFVG`<)44zFa<Hou~F|)V(>@-}Ua1
zi08ExpFbR~muX_ZemwGewcO164YN0dO}gA3GA}n_>-uXyo~{a1-RZkTk0I*8wmlnn
z-mLzpsQ>tWCfoD|&!2VAnHUe9nD2Az|K`54lbjAbDr314zv%zY`}TszvzF|*c*6bY
z=5MM#$I5=qy_6GFcH8+vMS0Vw#I|jB&Mfb=_%!Qe?V=;I_}<@8y=5H2%wZZOy4zi;
zVD_PTY?IffUn<`a_QfTC!}J3Q?Q)DQ7Y_RFagY7nlazb;aFeLnms{CEqKvV}j`&@l
zIe}li_{#nCHOucC`LpM3m}nm6vR`^z6yw3fo5J_)cY0_?G<n&6o-nEG_JWNmGo&>S
zzsoTzm=+=-yy%<2%_Y-*Bq;3J=U8a|gulAPa&>Bh`B#G_iHDUwPS0r6?O^|1Qxs__
zWb#F??Bd>fF+awS4_uz-Jat_iwr&5*vN@N|JjhXud!7Dc>D!f2Nh_Bzvt0d=#E=^@
zbIY426&GK0eEl62CnCH#?4Lqr{<56~mu;4rSVc>puI<}3<Lr-!S=Ey_ob)Nt^6>n8
z{>RE`?XRYvI1%~D%-pSMZTHiwYO|kjNp@UV;m-TyWy#4qhqMn|n<LV2H)4u=K(0y0
zRijP4kET`Zuu6Yr`Qhi3W*y-l>e`7Se|NMyxdwz<FHcu}5_5?yCpBGR+G#Im*5e^E
z+|xPYcd%Ku`CN5=_hy~pwtKd7V+_ipy4Fp*b1`1I_KnUBz4J25miNxrUA^3InRLdc
z%%<2+$Nt&ge7NwEaEV7!<c*jYPM!@D{}kP>ot~>c`}J#~?-j2W<iGR36&HGZw(MpF
z1F@w~-o|WNKSiYY$Gi?1hi_-LY+7dXslZTC?99r4yMISNPds8H^W=!wES}{vF4{)B
zX(;T}R&h0G&nRu;wp=vhuHW)>@xpiMTH9Y~luU}et;j56ZX({%crCa?&f&ISSmp`o
z(qEGlZTh{Q)wpuGzW+C8_kZa&$DPVw6jo30{O1|=;oBa?mLHN|DuT*RT<VU@)ZKPM
z>j4vcl}l5^{`~2!^=AU^ZDd?JBe4DRkq116_pVo@xv*Rf|D0~r=+1IZqag6i>s<}9
z*<WUNg+2dexjc;fWyp)oe0x7D-}srM9Z|vRz5VRF)2#O*uEng?xg{&|e&J!4pDi~v
zW_>Z;Ir|w`)ebhv_SlSc8T+{>WTxE-kTG?Mm!2se^+D+8oRXh+cWc?q+`ebQ<F8L<
zGaRyI{qk7gWlr&Io9dEFdHw8{_9^`Bdv?4#q1q^HZ;F|@pv+2+>*jw%94Bs3$yT=2
zolp^cyZx-)1@@(@RGCv4f1H_T_Rga}BQH45>(Ev6WzRBIMAp17R88B%y{M7XfBvsM
zH_c~i__ekO{^4JE=}y3=TQyu^oGzy{89pEW{wKXcT34o|weZrjyK7l_T-NS<_O3B~
zUeT|jiWN~`x>lOMxcorxl-}~0hAr%VZ<RLrUW#vZ$Zdbe5^<Md$sHxtuM7Sk=V~!r
zR9o{aD<HY)Q0CF)|76#!ui7~&*hN=J^s20smu2(Q-aBsP)~=d)U3pIh{U7g~SgYJ&
z^E<o0zQ2fj*D|rY8UagXwzMcMc*nJJs?VKf9j_0Ju7{Os<O_Q@l^>WNx^?37`B_|1
z*B471ovd@mSX1jzzpwH7pB!uB&McU9dRsh`6R&8J-u*qV6AD+)y%y_KR37|X;*N6B
z1i?f@xx4I>bUAqXj{TG3pAgGx>N7{9<h@C@mrl6V#!H*~#Uu`0(JP(0Akdbf!Sqha
z6$Wj!6oxm_flOQ1Zc2XZ+@94S+ijdtDY>1^xrt?a#^cNt*IwKFmOj>S@YhuZ`{(Cs
zmmN3}(4d){@zXAs?FXA+_~v)swR5k&=(=cY`tGQnu+5SAhG}{$L@Mt)wA9}GcyO|}
zpX_pH?H^M9kISFj^OGxkqkC8A_^flm6|J)m{XgPRzg)L;!qo7FYdj|`vIJLzi3wf1
zeEz5L`A2>J%yRo1*0M+RUYs>=@wvOE-zGfNt_>?m{X2g~PWa<(_nSBTIJW<DzRHaC
zyI!uCx@@KxQ}XYf{{!Z}4|(cmoW=0uW$4!{A-RX7#WqMi<Z`tAy=3$61zS#(*=a4x
zzWAYBkF$VLvfSKIGCE6k{@SkZS9dk7yL#kx#O#0%FMC$xcHLQ0^{C*(ng@A7v&33h
zmd5_O+s;1Y-sJ7Mai`LA0!=$5H?{uu$l38p{oCCG6Q8YH;5fH?zJ%bEg-<>jTbQqV
z<a99HN&DRD>0QlEnaZq9Qu&e3GQ^)nf3a=IaAujUKKHPo%)Eq!`uz6p`GqV$Ci&<@
z9NtvOUi0>Z*1dqn*Lm~0%X7murtX@qsWCz64rA_{7pzvy8!jf;@3!GTwYQ*_Yu>p<
z9ht!%cT;jtURlnxMW8bAO2*RnH(%PGl6~{%+Jv-c{9A>8KRdNAt@?KM-Sd|f_b)u!
z_K!7GciQ%6EnZO}3)_B3TNO23U*O;QNodY_H#WyWl?Uw#>nzi6tF3;uWM0e6<NSRW
z{8}u|xP2D7s=)O){!wnkq7{LOUHjKuyRb~&arLK?z!uwU95duMN(n1|UjNzu*}aft
z=8bwMg05*^{Zm}ETvEbR)J)RQO!H<Vzw@!acY!gb`;QuzXR4liu>C~Wom0X8b~CCT
zohf1!^F%o5&bgm6ORODZwL5znV`onK(b?~x7*qRpiG6DHT#YE{B{_!2`LFa}Ixc&p
z>x=3|@$y@HIgb6^A6)(G`>%s`GXA!qU)63jYEJ3=6@E+L<cXulx21bIT`9kE>DXT1
z-(A8osoL&aCGKQg>Ra|r%GJU0b5qYG<sXMbz4yO)zVqI>*Gr#0Ep_d(Sg5k=C09zs
zy|k|9EeW%?u*g+!{`u^#S;f!Uzt_}Remt~9mepv2yyo(@m77jHo$0#quqo5?sQnct
zy~0`>rvJU4(62qA=GZ!!H>aN+%G!3g?)7V)Jb70`hL{+hiN}NvM|8Ei&EU%1a*tcy
zTH)^JZ7<Hb=loe}k)ft0s=fJ3#%lLD%lIBgXD)b>6#nvK%I%x~j2g~Zu~<v^?EG4B
zolR!#->~%Nt>+Hy@a?urUcDkGNzC=DKR54bt5zM^BOerxnKB1FwXO>Ysk`84p)vb~
zS@rvX`RAfu9o_V==FA>5`7bkTf2duJe757(0SBF@B5h8Mn<qR-Seedtaj|2R`riQU
zrrD|Ieyp1`Pghsl=@8#f2|3oHuC34H#W(RkSjJO*w^T2On<Fp1=yrXjtsxr+yW}Ou
z9olS61u@&A1n#*rlwR;yev0GdMcI(O-`LkM9<!bwzs+yk-$h$Go-w)=RHaW$h_#f?
z@!2tp;mw7r-N|n2(|0uaN?2<>h`#$Q<)BB@t7EU$-1+(GzCp#mWgk-PZ!b*k(aN~S
zRC%wY_?wNli`2x(bq5SOHyl26<%rmouJYc#GWji*H{I-tcRHu`?Q2&&>F=QZFy(`u
zp`cSy!L0Tjs*4ggR7_blJ;P}Kg$E1H^m&|n|9DE)g&%8^ug5;QQ`I_W`<9}J{f%3;
ztf-LwIo(r0xQgY<i%O?Yi?;VC+WUu@?2Nn1CB3s}`|6A>H$+TS!}h(n=bR`lzO+Or
zGc`zz#d*G+`z(n-*S$wY%4%EgeBr&8yR~)pts<l1Ma%LpY}us0%poT4ZCbIHi{z1`
zCvSaPvm?9n>67e*2EVG0PM#3KXZtd4!yloDb%(ioiqF2@S^D+T7sr;fvY*rHw4+a6
zs$BlUbyn~3sYld~`8ry=<dn%hdG%>Q?cNt$OqZP`4YDmK$z0!(E+LgE)2EelJ6s{h
zZ`X<<!|&-A)@;~T*-~)oU0$SMN=fv)jplt%)ATt7MCLiyygBsx80X}PEPvL#k3DP2
z=y2~!ja`71r<eD|cje518$`bxv^k%3(qhW-?Tc>QHr^VY*!EXbFHh*R{Nb00zDlOg
zr>L=S*I6v{>b~}#nYDc@H9tT9I`zC>k@3V^Uu-n<0zar}t@!?D&XPus_T6iX-!9s+
zdPZ?Vd-b{%24yZR3*MNP8m~F86SzB8`N=xrq&K&9Iy%n&@h{pdsd{n7q8mj;K3a#v
zb}rd!p6L4Mh_TWxCEZNP&EH#|Oe&bn_p>x$!?JyBeG-*VcYR*6BRE>PHG0dX!<#;D
z%jmN-(Bcr76q{w{5%4#aS5AI+=qkPB7eD5-KVVUe@w9I|u_-^lM{di}r{`H&bz4t|
zJ>S@V*>1PhWace@eUu8f#+DS!%dkCo@yQ+CVEHJ)#hXt~Sm?QY`P&Ja)vL0#_47Kz
zzGamd&G!FYBeH+>@6NZ0ws%hJh3n1TrB!WsqU;${l?B(&)P1(QG@Tfk+mqW2bPPrR
zax+i(`Ahe!0K4t2Gc_M)`*Z$RQLUcD7CI-5y(#K<>-4+#Sl;uhUB1H<`Fhj4c#DJ?
z4|)PtOD8FD95|j|X2TS>Fe65&{${+gW!KStGBr7yt!Mg8oUYyd=Fqy8X=k79l9IJ!
T(s?brb;GPTfBdHkXYc_47Bk^#
literal 0
HcmV?d00001
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_eth_pause_beat_conversion.v b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_eth_pause_beat_conversion.v
new file mode 100644
index 0000000000000000000000000000000000000000..29730449b37a6a1b1191046b8ff2a12190d31e31
GIT binary patch
literal 3112
zcmeAco}<skz`{`0pCTyFZ)<agLI2s~|DP|$F1J}fgSpQ#|6Px#_=dI3iThZ%9QNK^
zzweXlyuUB9{tB+z!(t<{&e`wRdmfJ>t#1p>IqV;)?%(A(tL#nUg}Ikj7hQegu;O8U
z>LD>x+i2xuS0B%8TJksfgpQYR<FTfR$BV_EoVj;SEW^)lswnUI36^u8hqP4ppSq|s
z>+eq)sYJEHChuMuHKvf%)sho8ttl`)ydYkL<1MS|PT{-Ldfv>c*!zUhW&WdCA2*5|
zVEo-Gxca)!cc(|TCu*;2>|Y(n%6p%A>$Ew=&9>V@<k+IVoe*)_s{hY$wX!oKt6yjj
z`@C6E*5ay<8828pWRU-NZ0@pvU}=~5#@s8qPt%`W_kQwe>YZ6H)@fxPn91S1YTXfa
zV<EqdyO;f&_C{5YX+@2F(-IYn<GVb~nC>5V$5A(V|CP7v^?omt-^p#Xf@509Wdmt_
z7KwcmwbhrG?vpOqTvK>UxRGi41i4>%{#Q4iiQ*Bo`|lSiaad79IHVvw;^&8h+jail
zwqGnTMcUQw;Au`C+w{e6XZ`tibi%Q;KIOXm*;x-1HBWG-{Sw@^!;+V40{2R`*wbPG
zF(;k1oEy}hocpR2tp4B8ctXU)-7$=EY?pJkiSHBDlXv{z@XF?Jkz$gRwRYcXmZwJ(
zrxhm~l+Bu$pa0fLrO9;%!_k@B?`HJbd|7#|eh*j1Hw~4eN14>_etZ40R&m>$H>pB(
zDQ#;07VKwu7suE9{hx8G`SA|6qFrV;uT4nkG^~1VCF^FzFOpT%y=y1$jLPzJ(laHP
zt|u}dSdy#zyzZm#GU>SI7rFUVO%itBxMMM8&(^o8LR*@{Y;U?<>R9xBmr|I_S*-<P
zd-gU2E4J)E|H(5=R!OAmhTs1ShOhP%)cPkRPxNZ^m=?(0P#5v|evZOK9f>o((fiC?
zEL@h_cgeJ!z5cTzU7;dYFFUnN`am1M(Bc2nj`&X8B*q|h@~`Rc;@wlyPvpLN(cg1)
zRg&70tB>v7)+>veRn^zd+f;JXGm}koo8arY_a9B&CG$6UD$jrByqw4{UB}H*CM(Tu
z(f;u3uoG8Cy!anEb%A4Trux#kcg}qI!}nxiWqr)l+?UHXeqGjom`U%y3^#vr--A7(
zhtmX>DnB#w*VK~|6G*tE8K5YjV0v87CiI|&)mMiX+Zqmc*QqAd3yA;N@JS%*k+RvA
zYyTQMKHt_m)YKE>?YosVb@!QxuM#eptu38DYt11Ulfqxl3hS?2GfPkPnBw3TuC?TZ
z&DL9Tt5;+uKbZe*+0L5HS6QCESSc&^=DWBJOM;|iV~04CiN^HLJN~{h<GI-pDW<uT
z*;7XGuH?~s-@8hV8ReZ^>?yH6x#M%v8M7O&ll5k5@7Zsov1z8%oo!3&pH1F&X4^ys
ziGMopGJPNZjPP048^pslzh|vwUFVFXZ2><k%cdABPC5~`H~c@ddhE@=9g5}sH6LsQ
z6808OP+9vo=v1Cl(_c-!)Nea3?&{;{pL#`guZ~xyKHI`MMSaJo72W9jto=l@T(D@}
zM&_yF2c{alOUf@~6lJ#T;i}=iaeMN4y(NmTW=(ZqWE04A40tRk^L63JXRi{^MOB!b
zms)e~(Sqx7kNo6W;(VfN4AOU7gz&C@_$<DC^CRzwg+B9sU1|TaHMiq$!L4JOqU_fX
zZTz*xL??Ta^{!_BM|a=!rv+=uOx@~zy2vj7!t8$A>EFJ}?{-dQoAkN(P~wW7MOi9$
z{x;TK%1U*7-y*s9$0f$rr?0yEdDqMkTp+2^9=piSd|8`L_fbBTb31oEZQK0aXVJ-t
zvd?dBoY-n|_4A3mCXuy<*RIKjRf$_S)=fJs7kfCy@y+{t+#&BB(wy&w`30rsZ8W>g
zAZ54V{@bI{7eW};e+mB9&$#N9=e){x>4k4frhk1p-zIu9tNA6>{KxmoCx)^=Ht*g3
z?Xy(!vRK;(E%!_}wn-F5yk4NIJ=IRMJz&M^>2~WxMTM<OEZ6+%|7aCf^Sv)~<G-D2
zR^D8+P9{vG?d`Vz5y#h7Nk6#zH2g>O!4+RC;tE8zM;z#UG2xcx+P*hU)hsHGui|cA
zQQ8*K$+wp2-mgP81?=~$HGAc!3E4O_x@YW9aCk9aT<GrF?4&t9g7)5bF8W_!xx7rE
z!{?UEiW$!Syoy$45zW%k6HU!$=-1r0zLh#{+9a#{HDyI>0$-h&G}Yi-=$x1DZKRy0
z{d~NpZp!W@|Cg&+>|C+&`_{v}dgsk$pR3K@UHUQ4?N-eN6|qZQA9eOj_kX^reX{YJ
zqoRknX5B4*!*y`_2KAbHm#xBuQt3Sj6Q>`}jC;9;fA2drAHSJx`UbJfj_xXy+w=UU
zgXw3BI0q)*<`Z*w_-PeAGkkbDeyj8TO;SqjKKXSW4^H3d`E}!hlE<;#k+-+*Y?&<|
zcl$$0@1p4Cdj2U|UV)jym3udvUt4y2qK}L|y90~X)>&y^ZOzj6pT4i*lIFN%UbK1Y
zT3#=ml;wA|{<pbG?|dEG)YYgsYa`FAUmHr#O18-Qd;a~_qA@r8vq!sA*Xlp3V@^1<
zWUcV3{rT5n=99Ae_XXY3o4A5_?@LYJ-&~yeHz#=$?_~S^LRFLO&)=EsWpku4P0_>r
zKvd<UYw_nFf9CvUu;dGC?i$|Tw@Rjz8qcXz<l4u^X<n1N!f=Vq`4#LI(waXW`1kDj
z9=T*^<L@Jq_kP;+D)ci8tYRxY79Tq8>=K!b*^O3({l`)g*V*nbnEm(C<c6au)AA#Z
zX?Se&uaZbP_26EmhT0ZqJvV`gv2s`5+=@|txyw3xX4^um%sS^{OQEv)yXDn4swf9N
zdEVL{Fkyvc@|2W21;=l0t^2`!B&p5j!|aLmqJ5rz!e0d+SuPfSk=?#2Ep>m<*O@be
zosUJcN?3lIq@D57>tFcuh%0_2lG@8oTw)f|eK+Iz)_ZcC|7X7Vo`1$`dHtvDE2jr%
z{8}3H^N*jstT?;d=ZOa${}<<lsIg@3Hl8{6JC6pJx{=3Gp>L1E_;`-@?b>;Lu0-zq
z(y982Z<g~eJvMQb?z+U*>cFcRQ<p|DbR|eUoB7L5M53eIY<fb`Kk?(ilY7>feg0$n
zt%duro9wFG<~yu`lJ5(ngLoItZw_q93k*%E&o(@LXL9Wh*`h5r4}Zv?;#79-TlIDM
zPqig?zx|o_u;p{{;X@f;szuK>*UpSudo3|NE-x+dn5^Zh0JAOIbRUSYt#>m{RSc5-
zZ18El$DM+s8^1TnCs{VQPMGjEezMG){A&~6-ikQ&`Etph)Z9-sb$`@nq$zmqy|DiE
zlPckh%O31{AF|v^k^hCfu~O2TK#Kz&;tOS2g&+59-m;wcLyx4yYM$`T1w||Gq%%yk
zZVQ?(A7A$`+(zPTcsNI0=O@W2Wvjb)zKQv*;(WQ?=!oRRzp6_rYUX)uliS-mf#d0G
zr^ENyXMQR9T-5E6vHyT(nfc*IHGNN84SDO1sixN-n%83((A*q%eP3PnRw4b3TSXF2
zI=$YOYTBFY|F`^Jh{W3;Ht){u4iV#=RFeJW?!xMsui{ybZT$J~q?ZAkXc1F-PR@;W
z+vew4+C1BxJm)f#+eG7V;V;j=oSb0irgcp7?n&1mCKu^A_Iq>Aol!cL<s`K{Zu^ea
zclWJ{J0u^pOjBrgD{p&j-?|Xf9qVJ96Q1tewQ_~`e#^fGv!}mcT(Ir)n`=!Seh!SC
z9qa9@`nt-L_k8~1*YIyb*1HM);jPsL(kyf4P2=z=-C^2d)9aR0RhRw#W}Ip%TW;}}
ztHtq*jEpWm4SQ8%moPuu^2{XsbKjJeZZ8wfb}&Abka)7lkz2>sY?2g{Kv`+9uz=U@
z@HbBP63^FI?Kx<r{C3ZR4SJ#%7He&=JJ;8J>A=<QM*r9T+k9VgvHnyoFe>c+7ho7U
zMO7{7PV2LbFF_#(JN8W6{8`Jn_xki@`m>rI-0F1ykvDU~%0)XYS=QUf91EY{>Uu8X
zjm6|2&#dn(&fNFwwE70d6<sMleTP?M?0MA3I_HP2(E8|`j&pX-JaA!3-KO>(e<NME
zf4utjJj_k_Y*1O>BmZ-^yPXfr_TQJg<cMbFo4t0w>z8ZK;JY$2aJRN1!@4^zr=s$v
z@G*8f9!_4}%`H`8P<H&Yy~H~C$8sF0uI$>n{S&(bcBW3uHYt!<{+xGj{nS}M{=M4%
zARsK#*j4AnzNUARs(Js&3cDp=mW)Z<EE#Io)K$A|;Vy}?=8paLfyvLUm)WKiW}JH^
Lc|LGa(T3ju*jEB%
literal 0
HcmV?d00001
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_eth_pause_controller.v b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_eth_pause_controller.v
new file mode 100644
index 0000000000000000000000000000000000000000..8586a016ae04970095ed3b88dff9cf75be634bf8
GIT binary patch
literal 11752
zcmeAco}<skz`{`0pCTyFZ)<agLI2s~|DP|$F1J}fgSpQ#|6Px#_=dI3iThZ%9QNK^
zzweXlyuUB9{tB+z!(t<{&e`wRdmfJ>t#1p>IqV;)?%(A(tL#nUg}Ikj7hQegu;O8U
z>LD>x+i2xuS0B%8TJksfgpQYR<FTfR$BV_EoVj;SEW^)lswnUI36^u8hqP4ppSq|s
z>+eq)sYJEHChuMuHKvf%)sho8ttl`)ydYkL<1MS|PT{-Ldfv>c*!zUhW&WdCA2*5|
zVEo-Gxca)!cc(|TCu*;2>|Y(n%6p%A>$Ew=&9>V@<k+IVoe*)_s{hY$wX!oKt6yjj
z`@C6E*5ay<8828pWRU-NZ0@pvU}=~5#@s8qPt%`W_kQwe>YZ6H)@fxPn91S1YTXfa
zV<EqdyO;f&_C{5YX+@2F(-IYn<GVb~nC>5V$5A(V|CP7v^?omt-^p#Xf@509Wdmt_
z7KwcmwbhrG?vpOqTvK>UxRGi41i4>%{#Q4iiQ*Bo`|lSiaad79IHVvw;^&8h+jail
zwqGnTMcUQw;Au`C+w{e6XZ`tibi%Q;KIOXm*;x-1HBWG-{Sw@^!;+V40{2R`*wbPG
zF(;k1oEy}hocpR2tp4B8ctXU)-7$=EY?pJkiSHBDlXv{z@XF?Jkz$gRwRYcXmZwJ(
zrxhm~l+Bu$pa0fLrO9;%!_k@B?`HJbd|7#|eh*j1Hw~4eN14>_etZ40R&m>$H>pB(
zDQ#;07VKwu7suE9{hx8G`SA|6qFrV;uT4nkG^~1VCF^FzFOpT%y=y1$jLPzJ(laHP
zt|u}dSdy#zyzZm#GU>SI7rFUVO%itBxMMM8&(^o8LR*@{Y;U?<>R9xBmr|I_S*-<P
zd-gU2E4J)E|H(5=R!OAmhTs1ShOhP%)cPkRPxNZ^m=?(0P#5v|evZOK9f>o((fiC?
zEL@h_cgeJ!z5cTzU7;dYFFUnN`am1M(Bc2nj`&X8B*q|h@~`Rc;@wlyPvpLN(cg1)
zRg&70tB>v7)+>veRn^zd+f;JXGm}koo8arY_a9B&CG$6UD$jrByqw4{UB}H*CM(Tu
z(f;u3uoG8Cy!anEb%A4Trux#kcg}qI!}nxiWqr)l+?UHXeqGjom`U%y3^#vr--A7(
zhtmX>DnB#w*VK~|6G*tE8K5YjV0v87CiI|&)mMiX+Zqmc*QqAd3yA;N@JS%*k+RvA
zYyTQMKHt_m)YKE>?YosVb@!QxuM#eptu38DYt11Ulfqxl3hS?2GfPkPnBw3TuC?TZ
z&DL9Tt5;+uKbZe*+0L5HS6QCESSc&^=DWBJOM;|iV~04CiN^HLJN|CBRa+Tfd+Mfj
zq}H4DUksSp9<DAIIQ4hO7WR*iKefH*jC1adwzADjfAJuD$6T4VM}@0XK5l>U{?5b0
z8YNr*u<a0)V_}Z?vQbb#Xj90x#~C6DAKyqXH~6{2P1RHF)*<6AtHuQ}8|_&74!V`^
zmRNhtSk28<;eF1WLx$0^&5dC^QTqjV9LN%1E?E<``s6IOqq@$vO_{ev(&t_~cD|4K
zgxH_BpSzM`7~D@NSR8h`!<h2Zb;UFGjj3O)3&oDIzMt#Kar?>i)U5FJS1)flt+FBh
z`>j_g?2Y1k|JQ6T6`Aj_`cBi&67FX<M!BIbrw=VYe9NJcIZ7|7ZTE4#Wn4%9X_W=}
z-K_psa{Y$%745hm8XO;Q$<%6D-H6_BCqg-^JLtR5;q=ujc0Leuau@sX??+e`--fzv
z)8lNKEPhqk)yVc`MD*YE5S#4Not1HDW8bvv;fZV!X7=I}p7QH<9QfU{d5ICjq)AVH
z&p1(_b?W5Pxs7@DM=$*1$n{ZO{$^^{yzge#9&@LxHx~LE9aDC{>H73f$6F0T);NZ8
zKB}GfMI`E7-(3c&F1fR^cJKM--MSQfa?Zx!DDR5t$Il%+xF(m2h4sOtN4%FDu1>xF
zvq{}4b?(#0$JFkA-(I$fZGn+S$JFU1k5(L-#`2-ek}2}ieEzR3yU*l*_p(x)P?Duz
zD7(qZ;T9_c|JyTH!>ul`lsehF#CBedz2<snd%!L3$aCThw+|Mx-}Jcbmi^S&xW>33
zGI!dcGF6|6VO}1&*V#5Po2$AmXOB1)r)=nV?e{U8=XWmh>)Z%F`*Ke0QvOUC{U;AC
zy<hIwsP4nA7?Z7}utIEuXyGnBC5KD8Pcroi5C6FKH~Uj92e(YXIjN?{WsXZ`EIX%W
zX7YCO?ho^iC5E5e^8Q<lUw((PuIS7QQJ?KY#h=UeN~vgm+1h&lRQr^9uXj3dI9bW3
zxi7r7J@n?0wJ(e-X4@*9l23U2_r%nDrD^d`%f5Qf>b>{wRiK<Y+e|-kPWRnf=`;NH
zbVRi`9PH=c-Ly4XK-2!f)NeT+`Ol)5=4q{ao4%jPe&a>$GiIw(w%_<4^e63P>a$hd
z4>kuM-mq_e=|7>!+FG4+0%z`pZhsJ;ZvKPIyx^d)v+E-jjgW8Lg>Rh}^oZXHdmMIJ
zcN25b(MJ<j{kuDR`@CJ&IxIi5XGKe`mEW$Xx8usajadhiZ$~EluoPo-ty*z$o_xac
zVurp<yWG`v7Z>IWOOzJY@#-0vzq}v4<eKBTf|b1UHCN1B<0kleUiIX6UvHk!s`%2&
zyW{qcn|kfj+^Wu*|J`4szMu1G<boxYx7}E5b_APC*UC=tINr5k2K)1AO&3Dc<;+-a
zN3~qp>F!ZK+k4yen+I#3{M&kUlEro5s=_d)Sy~(RJC+>w6ra)~@^$n4Lw{?2M^<mV
za7piW>W3$sO82tuEKf|Z=`HV%IW)<V?dt9Dqt91-U*;kEvBbQtx7hE=<{7j8{l3M{
z*ZFn%^=FfFrHe8flF#qHso9diQ}S`;(UZTHoUdA+@;38m0dKPR;gIbscD3c4c>Cpv
z`4O{;=6@S4F8sH4$SuA7UEplQx>q(FDrY_|6`ejQLwrTHhv&^~*Y8sU`~u=0-e)Q+
zYPEB&+|4ZfF=oaZY5Sb?X4%7KDvOTQe|~gJ>55kJTK%^Io<Ck3Gl-No7P8nSy=jWf
z%@te;7n%2!C@$vdKA|QNw`Ki9;i{Fp^EI9S?%P`|z%c)HetcH_9-H_r^%677x<Blk
zB>Q-(am!qR$sE1PzBf-@<T9Jl_DA0PT0rV_tu-$c-O~7`|C=1V%J2D+w@MaAv-?`N
z?XZkyTao|9Gq(0|j=7YR%C4mJ^;#ae8$aLszVW0o|A82>lMiNw{JJGty3#>^+w>VX
z3_T+`tK%OCyL;yEzH-=5>k*6Y!P3YqMQtyggZefPB#Xj?ExXq`ERNEzeQsp(MY~j9
z*Sl%!amz#7Oc%V@|2dc6F?!Y=If1zrZfPO<MmEU>O_qi;%#ZOrRJbYo)=5z9xy_;T
zYrfuE{BmxMtI)aVW^aq$S*F`3{E&;5DVVYCB<Ji2hxThdmI{06W_GHu>DTA>uDH<D
zor2r8|2-iQzgV<a{Mh^2LmK~9u4a69eb=EEJKu$NT|3oKwdt?z>5dY=3Bt3k6ko5O
z(Q<>&GUNMN=XGX2X9cc3WC?h}lO<(U^(XA=WB%h4u3!9VB&C!6LHn`6?K5Gq?@q6)
zt+J3YyUK9->E=t>yY6quVqP<^kvH=r-<3IgpYvT}aX9fSCnDqKXD!{ViuHju5euqz
zrEi$Pu(Gc}SyD!DN~XjdTM0wfnzeK8n{17{^)tzS$&6x;O_JV^j|eqHT)QN<bjD_3
z*F%k6KP@+Gt}<5qczo%EKcX#u>Tk7sVpk}=J;`=EcdcxhRK$+fj!V<tJfEZK8}o3T
zXv}Hz{<s{zS&U+yU)n$T?2@c0Q@_+--+p<o><f#ZYsCxH9<N?0an`-SA!loO!La~N
z;h<YtU3Z^6v1FXX_xZT;t<2;z|Csc9x!uyQ8npe|v88SYmy1g$pK0JER>6ZDweGRM
z7c19Qu03D+b@`;zOCN-n%-?FGUso`7#lj+$S%vj?Z@KEfzxJo(wfuoMpRE?33a`Fq
zn3T3ncBf~%fd3EA)SN3G51ic<&d#5|UTWDYNv|@7hMO*nzkUzt6TM`*N5tUM#r*9B
z63q*A;|<MLoOFJ-AdqX%=KMc($+`9mTTktq!*T2H1wOCFMiwvE9s`5p_bxgIxhb#w
z(4{c#Mg6VIE13PY?yzm#{^Yh=;F=IaO@;LVFI#@jK9I}tU)6KThcrhu#^dwiQngO3
zwt0ARiv5m=T6r^_z~iz-$5?+vh{&$FzbW07+f=XJTPCTXz$JF&mE*@NQfFSa6R<g_
z?7YeCRm<c*(;hDrcwGJ=gUfebW#ICe+w`U=t}A#SD<61FnNxA2cl-3N#y=V<6*rmt
z9_~+$W1k!*IW<O-Yr9FC|I9-VYjaBFa;<{g^<VSt%lLMDy%~e|J>#qc?QXvuJiOMo
zG>Cr=a+18RxODy_+u*>SB>lDfesom}Whl${S@C`2dD<mgq;czU;=GwXmCU!)i=OYX
zS?~DOKjP4ad#|r%s46e<xY3(6@qf(DzU6mv`u=-A_YW(Zb$9t}MoY`N7tdB2=7>w2
zH_)@PymK__<eK?u%VOFi{_aiRp;-PqD0Z#ZsR<X~ddxR8Ri4wBBwO5;I?p5^q*i^$
zL9TN_g+}+ona>G@XLDpJ$w(Nhzf$<Ax##Wn5})YHZAwxiM{+Vxa^386ue~VyG5ceS
zWs9Q7`i=Hi8a1QeYhGG)-|tRWV4=l~Pb-6WRz-F%D2?@)`q*)$%nbIAahz@X+DE>`
zY~H#2#hHsU#U@ENeljTK^HBZOsL|`ut{jjU;B0i?_mAj;7bze2b{a`uF=Y(-=lDRb
z;xq5RhY$X5i863{Q<%N3a7NAKf4j9^%DrzD8eTim>ldJWJTmjW<Td&1(zUaVw?5lY
z@mETXvqhHI{>kG{jEVu`3zK(6E!0=MuhSX!L8(5i$$@j{ksY0aamMH0pJ&a|_WJw%
z{ZUzCZSmSm9r5=RuRjZlzda}W@s0em9sFuf{@tGay7%y|H9r!a&b*m6t#E;8Jl{I;
zgz}#{tZFZO9?bD`C}y>u6dZZ)^qy_YlmC<?`bh+T+EJmZvNlQN_F2^<&oaFx|0?G0
zd!A#rWk=MEWr;C8i`vfXGF-XsHv67ozT2lKF^P<GBn>XhKRFivhb`~wiWPo}Cr|!O
zefZ|W{w*d8j{EGhe7Vx*(X7X|GZ)W$7tDIY<J8q%+VfL6Dyk=ZbJ!rOWq#(x)60Ez
z7ZwJXNCsN*?49Yd-$z;Vew1XF)RnFOB6_DM9xa$-qFwV?_w<xcYn12d$8+D{<IZrN
z$C=5hnEX%d-3hCx9;eq|ZEbrmZ}^%xGt<%Fnn+IfW#9V`;({Lj*VOIfdf+wBB3RJ&
zOX$ZHOE&-e?i=?%GCnS<thv@_mZk0nbEj7COGo#Vl}>pjvNW1)=awV$PZx>I)reya
zVtV}lU$?b8vsk14IcvvFxxLAc3MYn~&za#Ux&7(()Z7&B=SE(FEXzOX37(f__hg^e
zw6Z+I<6?x0&HlxCfA<x4#1yc0pLw;RGq_B8wch9IGyD3VeD?HpS)C$uaO1XzPCfib
z{SE#17@jcyk>qnD=-%xM;it48Pv&EPdB7?4w`Y@XyT{VykB>aP!neV^XocsLv!z0o
z(Mby#rZlgZo@EjC`|j)ISGR6>kk~4DVSZy#!k^Z8GqzM{Ew6Pjy(2hXMB<#|wRw%&
zYFhG3LKl3C=s9%ribL*}2)lqcJ~ztU{W5O9on`)~HH5>6d8S79w!{Z7zg+ikz591X
z$9c9BOlST~b?Y>J>iqQ12Su^Ce;EzMYkb?T?C7%yW}Nc)c=n085AN}N6?<u)sr31I
zv^@VY!-X=nc|R}B^Zv{7s9NWX^R%caJEvEEX9}$hPkl15imh0$@+nsJ!R+8-$y_D3
z-1RS)U$*X#e-^himaT8bmRF9>kD@xgpP9+6n&yyh>oGaj=cCktRyzT%&n))tE;^?L
zp4~R+TYSK)+V0?#Wwoj*XEvU=eM@?m^C3pLyBb;!GG!*Uacs9IZdbc6SL>r$od2=o
z%KxV6`z3cQ+8>&#y!Ndn!>zo<bF}N)w{&d2eObUVfn}D#ix_E52DKo$K9PjF4MCsg
zm*hR;PwF)inrAzeC9FfPCeb}+&Pu;4{`WUuQsJ>XXd>ivFUO`jXOhTOPqRytY^VQ`
zm0J1NeCC|!qYUw)E;FC}Thr0+aPDkiQrFa_Hs_a{s;ia=Z=5HtQR=hTMdj0{eNWF-
z*i{JgU(^$Kd?laye`f1Tck7LR0`9G?+1MvKC->sR+)w{hPHdmPySq@or%Bn@O<vf9
zEmE$g>3Hpu-1*WH^^>(cb}d*en)r6bUZ-0ZYdm=7A9XWk)74n?s?aCph~0~C`!-mp
z`^-sFS}XJUTfJqPM6uGYBO7IUa{8AU|0y<)JenT5r)SFLtsSSmio)Ci7xXAk*b({T
zsOVmG!TZlIecb+@{aaw_loiw5zRrwZ#<zCgyzaJgsjVC4ACgy_S0jIG<<U12B07J*
z>wmcDzl5vkoVN-6(T`q9EN$7&@j_2XCfauuchg7Srnh2gbNA1`s(vbE%~kt(rt@9i
zsI0%RUp<R${;98*S?w<wbg~<FZ93b$`PC_@u<~Ubr<$I{+b9S#M6~lID{TtDVPm{&
z0axKZfB(m(J1(!_w10bM@{NNWA^Tl^zuX+vB50NB=xLbc6THe@R@I{U|J$tp*=xQS
zYpc!JcxF|!u2<I={#Suq4+Pd1zh`RHwJ!--c&%wh!RplG2meYNv^{-e95&B=zD)8-
zF0IKEcAft^oqe}sOK(o&^P*kX@)A{+Ywo)s-K)0wZQ0Dj7jHI~$$xMVPZizFIpMh9
z*0s}Sw{R76b!e9QZ_}ChiZ$gYYxX&}BcBayIerW3Z=US<Xt_i&lVX0^8ugBzlLxYe
zwB#qg*<3DqApR_~!8wiD`kYVXe7Q<L?R1k+6k2<<CF{O4xBi7iinVzTt5lOS_}3n`
zD0DHOuzcEu<d;E)L8WVQ*31k$aw~>8ld*p*`^ox5m3PLh*PP}lORqfo!YM-d!jgnr
z(Vv(__f0*2^=4&URZPXjG+C)bt6du#=gU`3e(qKFZNArQbG1#s%3S8y|NGg$;)IIW
zx6T<axnw-WrX;NNIorLed*_YfOTE5PvyJT58(uZAo8X$=6qf2Z>2rU(r9nN9zJ`Ct
z;zL=-e!jKmpLfar>S2|iH=p}m<e1XWI(gIFnEJKuH~(<lDo`)?K6Zfp=j~kUu)Sik
z`8r`UZs*LK<M48Y@Vk4DlqKfKO$pd^;FZUg5Z9fv-7YTj*tVpLCm<u>Z`wTbJtm8y
zXIaI(zFe9um;bFwqv>to?Bf3i^h4{;{77>YT3xZ9r#@+iLP+*$r$l>8!R;ae973yu
zXZ3J-sFbPO%dEQf$3g$LwxXWDP~s%<`IGgZZge;lt$T#!^CPR*ogdzOT=u_7hlewJ
zvVp@<qb0%RTliNVlMXg5+x?1jr|;gy2FkW`^?%2dL_a&}{>AF*L`~hldeiTno-elH
z?!8Ix&tH6Qw5MyI*Z<O6V&%@Kf;T@<Xg)G$%hzQmUL{Pbt;=}T_h3)ge~(+s_k6l(
z^3F12>GOhkUpB?_y#0;ubM{?!xE{MZ`s-u?>&c6vSaoJEXOFYjjg&QcsGv2^<dfdw
zb^91>I-c3AGx>gsVQ2Be1v!)M&Ta5pV!FoZZHWilyYM*`>;;l{-Fuqf?5=P>^Twyh
zH81hEj^u~g2bFjoj_+Qqx#q|nH&3f)9B%Wr+Rqm6d6xD=P(7yc)4ixei~g@X5>;-q
zFYLxVtFoSJjV}^d+Me+m&5z$+<})j*`;v8I{0x1bJEHGYvdlO)&vCx|Y}P@A!(2{{
zY&#`_yBk+e37ye%s;Fkkxk*=ynr<&ESCMLe?YsNXuk46dhhFYotDeu6`n$5-(zGv9
zbDBy2%rBK{T*+6?M`-@kEwe8R4nNl#(8#|?eMNPo)r4>5u4bCss_jm0da}d)oK4Wz
zb^9mOCEt4O)OJ?R%O)>cf?<-1HM_#x9e;9DZ<w90DX=c^vhdQLwStSOqG)AA@H}?L
zvf#Dv?7f>KD(;-Qds;_iDX&oZ`$*2s75g}E>~0MH?6z_8H0M8tGjwmCPVE2do}x8L
zC-!J}Nn@NW@0b0TL^p2J+keAK`Jex6Ca$mh{_;PcrSwl>xi9ZkHOI|UAE!E(`L5_z
zshpQGeOpbnG2@&kTVF2OwN&nseOB0Nr<UaXf19`6^D6d!rOw;4``Dr_vKHA3mmIk}
zX?6O<)Rwx`;A-}>T*|AzyjfE4UcAxhYQPfTIrH}34F7-kruMS8@hZLgmeXq|wU$j;
zxZe2ap{LzZn*-1M*xKmryhd`CN&laz8;hsat#XRIZ~E`!(*vKp<_k>zu=Gc;+t!MO
zw<;|9!b7rNMhCy#U*44v7ND?r%fdT9c#kPXsirptKKD^u-L$>*`Oh}q2fMDUU%DwT
zZ2l?9uFZ}2EDriOpVqiB$0D*>HJZ^_?%&OzME49`l^ZqB!sH7Qk9Ik2-K1kN+gc>&
z<H?Mj(SNco@%EIRGMZ_=^5C>1ayQezMg^+rb^h^f3k_dxEyi1N>49mtgKWh~F?q4s
z$L2kpnebRu*J~}4DWl5n^!{}ZbBwRZdmKx-a6fyS#n0D5mD6*$4&JbG&7R2@{Kj;T
z;nkYwzb=1x{b09m`io0%rkVD8O>8iFcw)Z)bXNY_lW~`ea&vy{Ij%3OEGwAyqEzAe
z&B`@8+vZjA7cG<h;_3eL-@~OdcpFsqyXD`%IDfY0XO}qBMV<~1HdwMW1bi)9IB$26
zJO>wBPESyQ=B$mg&5q9wdA?9|eb1bw+A7^58hb9Aoh&V1qPug(U%PYiU-sNMINfn~
z_5#jtN0iUcl-TRJbjiFb&D3-5Q$2nfx|i8ie|*ND9_zVZF!W~CjNcJ!Bj&Tu{Iu)@
zGw<7PL9grfe16HJkn9}Dp8UCs^U>5^^~3MC&1qV&#K<pe_QehFTdn?ag?(X{*q{_&
zzlHP5d`BZ~-bub~44Lm9ojz@TYx=#9Rw?`0tL&x-oXckkp6*_~*<<c5Pu~L<)EF4K
zo;14kUJR8kdUD2iziZXP^Ce6NH)?0uwL18(U*>SPg44@edH2F++fQxOU)7htFKoiR
z;=_t%Q+}OwmfQB{t<p{X1S{<hojKB)X}{gW<Xr2f{9`n|$hrD<o4D2NoYlUTukI#_
z>0I4cR<SYb;M1SVZ-3<6iTj%&^8Tmmzs9#4_@*6pJjbzTFO&9V-4MqUFPUZ1I6tL7
zIPj`zqW9a7|H3C?<=Yo}=$LmL<0#^A$k$%O{N=|ql{Ee0?HUgbwl1(~n(%7w)BKA^
zHNOe>6!qm^I1|NGYrJpW?~BiD4cyFUosw!7?O*!!$PueD1|5&%Qcn^Zg06f`R#Kfj
z``4}mwr}?*a27qOD)VKK6HNSJJIDDg@5|z>T}j)NR{z<_KBZ;b{qKLzT=>2`ZxUOO
zBFE9^en0CUStYk^JS4E;m;d#X%nlrZHzf+B!=&EY+IJq>#gQX&;)Bzxj-PAw?ab~O
zimE?s-92%$q;J<pq3l<SE~dZUdt2qlv6N4h3!NKnjs{2nntCI(;M8l;C7UBk_AOrK
zZvW(hV6h0}gwtPGLiR5^v3KIhcCEQ-iLZGM)HZo0E%iEO@4LSGg4Wj$5mj^j?<-uN
ztesluHc?%Cs?LTZdw9}5w{^~4kaO>1xY+-ixag(UmMb4L*&Wwu-f{K4&AEv1lhPgy
zp=a2FY7K+>)eWvm?ucC3RovRW#y)TA;+s5Oa?4UHS2w=lW1M=~BBZA3-b(SN2+@Ph
z%ci9%+!YY52<Q8FI-Y6%^tG8^9cm(eF_;~1znL!fR{7Fg1&5<YA|LWBTiSHS;%=|@
z(Yp)zgDkg8_dj3%_ZYA4%%~FIrOmeb!4r(;_nP=W(a65~;_Z`ztFm6#rmTxR>7jmK
zE+h6<N!eb5pEsH8<K8I0s?*h-{>gcfikNY}X3Tvl?YHL3Q#Xdc)878cUnV?rp6tnB
zHesh1OMYgy`71NY*q>xPRUbR;!;(tvug_-B3fq4B$&&3q7w7PYRczCf`2Lw&<iD!t
z59istelJsdJW-@*$CAy~lCKJ6>~*KS$?@+@xn*>vZC=>IHP;_97cH9DbA93@hECrZ
z^OlBXf4DQ@#Dr_vN>9_3?p$WFdC(SiGri%`Q&G32bF;qrzRQ{Tf6n|n7d7}7%QjeF
z_Wq}O;^Gw7_WRfCE;uwld%FLB+s>*-!c21+ckO*{<@oWU-=r&wzrNdC{&>IIJjGz|
z#LI%`q|e?{yP0t=b?toj)f|R%#6N2l_D-)~cI%AI=A}Hn<<`qqr*~gYnq%oSYtvyr
z^*OGu7X4Xsp`p=on|tKE$Fi?Q3tX<9FJ0BaIcN2!jeBL+KNQT%yL-I5T3$A?`%!m`
zmO`gWugjdL9s2GIZav$YdTzalveosKQ>=GvVhGtkWxsH^g5IOO0?%AtF<fI?@4ZyO
z?5McxO^5L8N$!7KkJyVJ^=mijSt7yZ_43ufVn$JwcV0=XE1cukH-+U1D}DZ3pIja{
z$<#))DD0KjE(^P$JLc~#BVRqVKOq&z6aD(dktb5mUrgTkD5K+@Z>VKy^YeXbHH@s=
zzrD}8xI<a)N#XTVdw=CC-FSV9+3EL|M*@$019Rs5*X9?ztjxgRaI^D-ub<P8P;RXW
zh7<KP*&7yFdGCK{o$4RI$|$h)-L9*>ySo$)Id7ZOaKuvcb-DO|;RF%cOG;%Nf0jng
zwJqd3Eal}P#KF<}!BBGU@yXR&&gdR(u&iFda(LTuwj#rvR>Rp0QGFLBMK)($ve?FG
zS=-pX#>oE8KIJV(ECbV9)6Q$zmKMsS-+KFa(x)Rwx~`<Y$k@JyVUpMhm5@w7_WVPt
z&F|_Q*>Cz<K4Y7=-D1=2*^1w!E?=(NS82xPB9^UQ!!&<pneK~8%X0E|vuT^p{;TVk
z=zKo>U4pKv-?7`O7M$Fy?zPh8XI$C6LiCU9boQz__kFKq!gGt|bDy^tK9Tq+(Y~$y
z*rI)zlN{DoGQLv@<4;|#%;Xtbynchv@!)4ON|!peF}GK6iO%}`_h--clCMAKKWAvM
zv#K?A@!7_=D(UWjtx2bkPfM*-JyGt#(VH4}%~|gK|L#|O_RN~~+hb}igy#C~_|kT$
zeMR2NC4t*->@|AmTd#e@Vb(o<%f63aq^-(MeXyv1k)-xy@A^BN?9X;+|8=@3B2eG;
z%hI|^%2CR<SARkFh3jdGA`O?PFPt86_m-O2^u4Yze{P>x7^`O5u$eV$4cFVt8P3jY
z!z-Mtc;B&4FIuqhhH612%hh=j6CTwDKkS!T-6h|8q$^hW3ESJqFYD$l+>mXZm7#m!
z@?!-hwNBl}s?{6s7GC}A7S(vSLVT0r)C#HJpT87u<9ivWB(Lmua!oexnTwJ6%4N2i
z8+ZkMSNrQ%pKP42ePqKKrR`@Mx_=3&zj^b`D5ReuuQ;ny?8M{7aCc6l6$bl%D5*S_
zRx#?1e0{5C)$Z)F>YMr#T`%n8@NVY3`tm}OW!V9)QoHLVMezoV_j3;heQtmM(I&ID
zM^fvZ>O4=;GyZS>U%e5r@|{3Lw8_bqYho20fsbcOmY!s~@#}N&r{yL8n9_M-cNygQ
zrC)R2bz|+uxPZvRtK-wduNy9D;80OH6+bQchi325<9lWv*42{e+O{y}g?eq*!*yT0
zejIyMwq(Kzp2hy_oHrL+Z}S)2T)k)aqa=mR|Fq66U-G{|DCmUY)h@2(3aiaNbXhuY
zSkUwC$KNY2JpcFA+*jT?Yk8l&nf;zD<DS|eKAtNzD#=O7`xhS&tM;??>asc*ZpV4N
zCS=El?#NvW!>@2K?DNVqe8oKTT!h`{bxf%jv%fF;c`5bt<=TTGSr-)Ts&egg8<Z@H
zN~YDjc5Z1q;vJ@bK2kn<r_nbN<s~L{d~>(e@f#Yu*<V|=_Ct>79_8ZM4VzLIXZCi_
zc69zwW!t3_K5zA_lN!1IEiF3MC2ru#R?OYOxBQd&ohfD0XMR=+iR!9dy5+umaqk0@
zumg`y)^gnF*V5!ty?1iyqc@ClTeGE)taX@VDL6OKf@x0i>gekd5wQm>IU8i1Kfjo_
z=H(3KYwR(nHivRpOsuv4=aqH*{pb4{UNbMM%IkG@Or6vjl&c_{r+=>G;WqR40*aM?
zPRRb*@Ap5hR_&Q{>GbR~wNu}Ce_8FZLTsPQHU8Mw4j#2?Ta9dGk2y(Qzo1lc*I7fy
zCHBE{hlrSMztru_Ep+|XSpS;ewRo!G0a?q|aO37Z3y;R0kn~=l%2#wiv2IJ4(dFE;
z?N#S~#nkLra($KLj;ndIi%!qwD%#=|VK?{amVbX<IJAd<S$NX3b+c{YD~Fxd3r-3!
zIoIg)ZqQc9Xr8wI<@t_+(ixt92cONJd;9(3hN9We%oz`AmiZ`h=9u^{nYOuaPS|k+
zFJJqwOYQDT?^s(Fm~yvn`Wuh6FB+XZnVc4%<%|liyqK%<@#BkQHyJs<cUlEC|54pk
z5pO<;<&&KZ_bh+W?`wk=#7JLQ-7Y!R^^cw0lACVz6MA}Xu1)z``i<q$g@DEE5{?b!
z$`ifU)z|+OEcDX6b(V3>8TNa}mA1Qx`&6>64vKko=D^;xYsbt3w<l%UW-VHBf~#;}
zTJZU`CYA3*yquq1nj|aJ5Nm$yq*zKOM^M;qv%;-*Kc&iiCi%7qP7KX^o6+Xpv*4a_
z=l(X0W$gULi>^<qTK7WE(B8GIE<$IfdB)mLTUHb_+-&dretyc$Nihntey7!#dDq;y
zx@FCZ%@?n`ny#C~D)@iB)%4W|yn|#Ph*+L~X=%*m|I)?Vx&1rSX(k(%rT@ie@VENc
zzT38Lp=ng4h)+VQA4k^J=M(GP@0l?~Ju@nwq?$7O_UgB@ig~MDR_J%L=H~K5iDol;
zW;rR$yWI78UGmRgVQ*Q_U6``w*v#$Co<A?>c<hjsY0h-0F?biRZV|P%GTEr>_4jN0
zWL<r({4Sm;e0%+*Rog6I+c7foP77Xn!$jh2r@*AjA8faqXQoau+#`9R)8>Pu^^cWX
zIC%eRC;yuzFgLW|>FwSAhKy5h&eC-1+3~Setm39Ur{*>Ldu1Qic>RCL+?qAta8~qI
zJ;j}~x@*3cnFLQRc3yAK@Hewk#v*lABeVR&36~%I4@!&dX{~;==nq%w{xi3j?3Ddu
zv(4vUGMuCM{DNY<p_wB0BM*a#KhH2GI{2Qcjo$Uta_P6_{?iR-SF){td9+R0F0#ww
zht}TnX0l3)AD{Y~AYZ57wBGH=Pi|S6j5+3)xh@{t(~#{t`JKwd-*Pdbn|4e(%|5IC
z&o-Ux`>$?iXs~7HY?`ofYHiwe6&6?RXYZJ#y>FWxmYkyW_M@@IG?`ULV>tJE2>B@O
zZ*Q~yvP$fDfAF0v>t#Rb{5s^n)n3qNm7SNajKHBaAs)XBY+{$k^LBSktEjcDeZ<dy
zd+E&#v3XNtlaj7j-Jbi&zWV$9^}c;mXJ5G1k+!E|BEPSWlIDjQ8~L5j@hK&%mA=iI
zxWi08Wm2MGWJ~9It}_P%zvndPKeT=ybSUML%+~$h{~v4i?By%E(lR4`($u?6jsdH>
zUa_>)#+y1n-@#L6X(qSqVctaMb;a?`um7)i755HS5#YLCctM;!rsekT!t*|QVSGnC
zPwZVkr6hTcW7N#v&3aLbyhL9XOr4V3q_nlq{NLQ^>5j8&1Kdsg<*nwc>b=@9_sh4F
zMeAkD@>nbC{OqMGb-z2ldYmFY=cGTE+L^~ol(YPdX1vJs+Q|N2D#7ySg31c!_l`lo
zXWjJqc3SM-!;`O{^k0~EptY-)y~H5=0PF3Y7v=5=t+4vKjJK1&*fBPJM(fcd|CUC-
zmk2gYmbU9^nS1lUO`OLq>oa?5o6E&`(vKuxtL2z_@Nun~-}GOTUe?7M-4uV*D)-q>
zAUN)LfVT5Jn^O&c<2~{i@9p{+%hD_L;%sVKqWXbpbB-U+Ir+HZbJR?+OA5U;hDYAj
zop6twX}I#-t!-8tKJS~hY)-KI#~(}28eX{Iwodhfv8u)@-Ww+sUNqg!%}+k}VS>|2
zrwq24kq;GH<m7o6-_AUCVav}?-F(i~rtFgE*Kb-BZzOv`kK^EZ?mxk+q|+B{343yG
ziTt{i{>kypF3+cb51-2OgR50(uKcP6RWGL3idsLtSKW0ue1(wEqUjdf57-ob&wbV3
z^CEpy)~TOfHM3S4H0A%^To!mFGp>50keb|@6UO4wd*(SWP-*+fc_=w1@ynNwF}I9v
zOvqqsvlCQbUCAx_f64jf0!3f*mb_W9>@_F5%Ay-x#h;mT6nFg1Ncv!Rc#;Y;*FlcX
z9J&0DWhd7xSR)c#oqF%{gSRW4&nBL|7ZazG+HU)2{#{Gyyq3w!S?_$^@LohWVU^^8
z{JlGl8n1e`A!`PQO4>1{t^f6+3f5olDyo@xhq1gi)|+#E;p_{7OBCI{F#k(ARHobi
zcy)R1o^O5m_nJ*T?w{PS-_gzcrpt4+&WZo_E2c#si@khBLGkm&V3WhO&!;cCT>aps
z`vy+?vaQpu%zLt_zv9`wph-HL?4|QwyPosfuAuEITWl0M`-Jms2Bw>`@?SX2I^TNE
zt1D-G=a}x&7(Z9jN6b8xck-m9K9+KaQtPP1$;rXNK5I;zUM5Fb=c-NnF0|J7qQAIM
zm-ap8zYID3v!wpl9dFT!SD&``&(zhLI!pHk#CcV5Z#)yg`}TmA$5ejR<<S?H+-=uB
z$M9Tw&Y@^a<zvO0<W1DwQl-3IGFn^=?_FPX<t*=)iEBCHE6<)kSv=vXWa;5(hXr$W
z<X$p9*IkkI&Be#k{`EWUU(tsuBA<EZvo6zbJuS2F|AGEnVs|u+i#wfOMmWsxskUl&
z4Jw^g{$|zpYL5xrMgGrU{eLK8QnyPfYRVZeo#w60JHwTYyhM*3xgF^7Bl#kK|FXMY
zr%v8_)45`kuQ~hi(nn>yha<TE9hBO#qj|&YFKvz!r1z&>uRLiq^@2{T-_8^plXdSI
z4{{ewy_C2(^x3nIp=RX=O6OPPPMAFR;Iwy74fo90Q0u&#ui?L)Z(^d**=bh%;s1P>
z>{dQ#dT?dIUE5ltZ)arIPILKCw_5FW;*>pi3WKd{cj`Ljw_G{UzTgL+;$h}*FF0Ob
zdTI3fM@W3_Isa+}=l=6%DgV^>T5fMk-Q}#&aO3y)sr8LIj~Az~?qAm>`rz)Rh23}7
zS6wZw*>X9Ip>#51uTO3Ee1Fbt{nwEXURzylfA=8Gvf8p)ZIAfBwzJ-Av^q7WN!raa
zl;K#+mcQC<^V^4KS4?`!S94v#xB0S^z2rT|pXTLXR$Wm2SY;P_qCi=b|A>^{wtuzG
zpFc&sc)XFfW0u7QQw#a_?<qIqFD|^zur>7eu5Ruc#{FAwR4!`DXbK8f(Y=^?lb<`x
zQTSTLq`+kt;}nBfo@ssPeYy3G|NDZHy(=f*{r^gM)`AyeSH4Rmuh`gl<(Iy^n}f{T
zPqWh89Jvjzzuqcb8#QINzK5a0UWI#{#urlRT(*7Duy|*w-|}tctlP5JzGVlj4Viww
zXQlIU=2egWtWTCMDr3(6tfsN$3~%&}Ectks7xt!7i&bBpeRW{&qL=5SlcN@&yeY+P
z_C|T-w8Wj|x^*EOA98f#SKHk8TYs$H`QqoRp~p+6%ojSzZXV*lc*&s&Nz=Z)f34o&
zV7&f~_2>B;cFUaY{&92dmZ?SetE<<jgukA{mY5~O$8l)w6>IZO4GoSziM0zow{JD<
z?A&4Yw!!n_n!i7%mS{c`N|6>d|8wis3@!#0&np}FlUw{QX7?RodGc=I{TB9=Rc}`{
zyGoqxDR+C#9R2Unmk$Tb)FWe~&zT+!5mI|xaU*cwUUs)jOg^7Bc7(6^|7HFB=(zc6
z1-kD3i)A(H_g`!)dAvGHu86CRH$~%kN!V20qlRJ+cFf+CIj3!3{3B_OB^tWEM||D+
zuk8AqY?X6Nc>j*lzdna$xQl#>Z`$^Xp4;KJBd8`Jz46w>hqY%sraxPFC;oXrWry!%
zPZ7`9507r;Ui|<0y!F(jLNV!^E-jvTb!O<|&({PGMF0K1dA;WBSG_g`n)|{s-rnH!
UI5kgkjds~OF5cV9$ES$_0KiDGLI3~&
literal 0
HcmV?d00001
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_eth_pause_ctrl_gen.ocp b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_eth_pause_ctrl_gen.ocp
new file mode 100644
index 0000000000000000000000000000000000000000..821dbf574559d76b21420e546a13c1226fa94460
GIT binary patch
literal 1096
zcmeAco}<skz`{`0pCTyFZ)<agLI2s~|DP|$F1J}fgSpQ#|6Px#_=dI3iThZ%9QNK^
zzweXlyuUB9{tB+z!(t<{&e`wRdmfJ>t#1p>IqV;)?%(A(tL#nUg}Ikj7hQegu;O8U
z>LD>x+i2xuS0B%8TJksfgpQYR<FTfR$BV_EoVj;SEW^)lswnUI36^u8hqP4ppSq|s
z>+eq)sYJEHChuMuHKvf%)sho8ttl`)ydYkL<1MS|PT{-Ldfv>c_}6{Rlv!Tq71yDR
z<I;EcGcw&yIkR+&OJ?Hn4XbDFjhn?5`D5{Q|BDrx&mzj@PtU9WVp-d(wAd<cy~DDa
z0G|8|*MpBdm#tj+K}vvij{ei0t~wnLrG=+<#XgA6oyWQ|`taQ)Gj{Gx+>|7j)>>Se
zo}y$dzem90-jBYOuNlo8YECTszR&phhuNnYEtc)*<2wHA<{qY1udLrioR+^b(TV@x
z?V?$aceP2cX2_ef()mu>`<c_6esqiOV?18F>X&I{sG#?QmHB7N4B4jIy2?(KUS%@t
zn{E4N@0cs98@7}u^sg43wc_}NboIPFLdLu@Hs5)fbaS>hp5T7Jt@c-(e9SA0*GD<u
z->mlY6fnN(SnRcW^}$&(pP1Zkm>zBPx~KGnqdQUbz%Py|wx-_;6J~APbi~s0-OSt1
zzWq8NocH~Bnvzs!_IJ-&{hEE@DbE|PPfeJ^u)%84Ij;M%lWuvmGEe+)UOvFReUJE=
zNvor>3zQ5L&Q=@{7d*aQ^@x7Qg%)q6%li(!-hFOe>MhPwD%FS9EtKcGy?x_@b?=^X
zoG;jVwN~0wVEw$r-5WoK*czK&etmJN!71~Fw*wT`{qS3t`0Y8@pF7VDw0CW7iT>rj
z)ieA?q552Tdp3nhC39p~cmF^1_G_NoL$|J&S;xFKJym|)xi`P0O+_G#xw}R=;cB?H
zaLnUL0uS#NCJC|M&2Y79$a+8L*@9*BRcr4jUw7?_(id1cmD@;ldUNf(x&M6gzL%}5
zweHz|u~dfJzdM6Px0vUDD);1<zuUaD7woYS(el*t>|Kz<;xv6L?}gm^=gir<_jkEZ
z?tG^)>wL=18ZI@Sh1aY7&wQMGN;>1M!*sS|*HZ%<BQt(lZ~n-<JI>MFeuDvzwaPTM
zEj`bYo=!@$`?p|wgQE}UHGwmVtN2zOc{?Y7C&j9|>}5Hl_l*4;kNki8Su@t)!o68r
zye@mp+vC`OPVt+AaEB%fYfzD@Qb$#^Ysvk+$p`NQ7V{d*vWxGloX^x$eXIM9M)8yH
zJ0e}<VwZ~N9Be3IW7uuGEn8+z)r+tx%U;OVKY8b(KDDv(&d<r)miI+8y`6HVov;4e
z^c#7fRp-ZlQ)^F|eV{Gz>H8m#r|fIre*a-?>Z1MgRI^K?-5yuktukG>_OScu(-$W`
z+4@}6?xtUU`>D2HcP=>SBviTWUAUmA=G@%Q717gwKYKHWL4KZXgtpt0u)1l1oWHk3
Uwj9*?%k<amYG<A6f>qD^059DoP5=M^
literal 0
HcmV?d00001
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_eth_pause_ctrl_gen.v b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_eth_pause_ctrl_gen.v
new file mode 100644
index 0000000000000000000000000000000000000000..bffb0ab561fbb412bb33071f8b120ad0fad566ba
GIT binary patch
literal 6056
zcmeAco}<skz`{`0pCTyFZ)<agLI2s~|DP|$F1J}fgSpQ#|6Px#_=dI3iThZ%9QNK^
zzweXlyuUB9{tB+z!(t<{&e`wRdmfJ>t#1p>IqV;)?%(A(tL#nUg}Ikj7hQegu;O8U
z>LD>x+i2xuS0B%8TJksfgpQYR<FTfR$BV_EoVj;SEW^)lswnUI36^u8hqP4ppSq|s
z>+eq)sYJEHChuMuHKvf%)sho8ttl`)ydYkL<1MS|PT{-Ldfv>c*!zUhW&WdCA2*5|
zVEo-Gxca)!cc(|TCu*;2>|Y(n%6p%A>$Ew=&9>V@<k+IVoe*)_s{hY$wX!oKt6yjj
z`@C6E*5ay<8828pWRU-NZ0@pvU}=~5#@s8qPt%`W_kQwe>YZ6H)@fxPn91S1YTXfa
zV<EqdyO;f&_C{5YX+@2F(-IYn<GVb~nC>5V$5A(V|CP7v^?omt-^p#Xf@509Wdmt_
z7KwcmwbhrG?vpOqTvK>UxRGi41i4>%{#Q4iiQ*Bo`|lSiaad79IHVvw;^&8h+jail
zwqGnTMcUQw;Au`C+w{e6XZ`tibi%Q;KIOXm*;x-1HBWG-{Sw@^!;+V40{2R`*wbPG
zF(;k1oEy}hocpR2tp4B8ctXU)-7$=EY?pJkiSHBDlXv{z@XF?Jkz$gRwRYcXmZwJ(
zrxhm~l+Bu$pa0fLrO9;%!_k@B?`HJbd|7#|eh*j1Hw~4eN14>_etZ40R&m>$H>pB(
zDQ#;07VKwu7suE9{hx8G`SA|6qFrV;uT4nkG^~1VCF^FzFOpT%y=y1$jLPzJ(laHP
zt|u}dSdy#zyzZm#GU>SI7rFUVO%itBxMMM8&(^o8LR*@{Y;U?<>R9xBmr|I_S*-<P
zd-gU2E4J)E|H(5=R!OAmhTs1ShOhP%)cPkRPxNZ^m=?(0P#5v|evZOK9f>o((fiC?
zEL@h_cgeJ!z5cTzU7;dYFFUnN`am1M(Bc2nj`&X8B*q|h@~`Rc;@wlyPvpLN(cg1)
zRg&70tB>v7)+>veRn^zd+f;JXGm}koo8arY_a9B&CG$6UD$jrByqw4{UB}H*CM(Tu
z(f;u3uoG8Cy!anEb%A4Trux#kcg}qI!}nxiWqr)l+?UHXeqGjom`U%y3^#vr--A7(
zhtmX>DnB#w*VK~|6G*tE8K5YjV0v87CiI|&)mMiX+Zqmc*QqAd3yA;N@JS%*k+RvA
zYyTQMKHt_m)YKE>?YosVb@!QxuM#eptu38DYt11Ulfqxl3hS?2GfPkPnBw3TuC?TZ
z&DL9Tt5;+uKbZe*+0L5HS6QCESSc&^=DWBJOM;|iV~04CiN^HLJN|CBRa+Tfd+Mfj
zq}H4DUksSp9<DAIIQ4hO7WR*iKefH*jC1adwzADjfAJuD$6T4VM}@0XK5l>U{?5b0
z8YNr*u<a0)V_}Z?vQbb#Xj90x#~C6DAKyqXH~6{2P1RHF)*<6AtHuQ}8|_&74!V`^
zmRNhtSk28<;eF1WLx$0^&5dC^QTqjV9LN%1E?E<``s6IOqq@$vO_{ev(&t_~cD|4K
zgxH_BpSzM`7~D@NSR8h`!<h2Zb;UFGjj3O)3&oDIzMt#Kar?>i)U5FJS1)flt+FBh
z`>j_g?2Y1k|JQ6T6`Aj_`cBi&67FX<M!BIbrw=VYe9NJcIZ7|7ZTE4#Wn4%9X_W=}
z-K_psa{Y$%745hm8XO;Q$<%6D-H6_BCqg-^JLtR5;q=ujc0Leuau@sX??+e`--fzv
z)8lNKEPhqk)yVc`MD*YE5S#4Not1HDW8bvv;fZV!X7=I}p7QH<9QfU{d5ICjq)AVH
z&p1(_b?W5Pxs7@DM=$*1$n{ZO{$^^{yzge#9&@LxHx~LE9aDC{>H73f$6F0T);NZ8
zKB}GfMI`E7-(3c&F1fR^cJKM--MSQfa?Zx!DDR5t$Il%+xF(m2h4sOtN4%FDu1>xF
zvq{}4b?(#0$JFkA-(I$fZGn+S$JFU1k5(L-#`2-ek}2}ieEzR3yU*l*_p(x)P?Duz
zD7(qZ;T9_c|JyTH!>ul`lsehF#CBedz2<snd%!L3$aCThw+|Mx-}Jcbmi^S&xW>33
zGI!dcGF6|6VO}1&*V#5Po2$AmXOB1)r)=nV?e{U8=XWmh>)Z%F`*Ke0QvOUC{U;AC
zy<hIwsP4nA7?Z7}utIEuXyGnBC5KD8Pcroi5C6FKH~Uj92e(YXIjN?{WsXZ`EIX%W
zX7YCO?ho^iC5E5e^8Q<lUw((PuIS7QQJ?KY#h=UeN~vgm+1h&lRQr^9uXj3dI9bW3
zxi7r7J@n?0wJ(e-X4@*9l23U2_r%nDrD^d`%f5Qf>b>{wRiK<Y+e|-kPWRnf=`;NH
zbVRi`9PH=c-Ly4XK-2!f)NeT+`Ol)5=4q{ao4%jPe&a>$GiIw(w%_<4^e63P>a$hd
z4>kuM-mq_e=|7>!+FG4+0%z`pZhsJ;ZvKPIyx^d)v+E-jjgW8Lg>Rh}^oZXHdmMIJ
zcN25b(MJ<j{kuDR`@CJ&IxIi5XGKe`mEW$Xx8usajadhiZ$~EluoPo-ty*z$o_xac
zVurp<yWG`v7Z>IWOOzJY@#-0vzq}v4<eKBTf|b1UHCN1B<0kleUiIX6UvHk!s`#R;
zYdFPMU$~>KrYksj8;gp6a_YIyA8c0{8%;G3$uf{$v}SHxHk&%j>2rUdS)SR+^Zj^B
zmF+@P?XGhM8*aw-b{U+Rv90}<UdnXc`!ye4Ea`LC4Bsod?e;#N=R!-gthaEUE!Qsj
z`{Tp6J1IX`zT;wLlZxYYI&nqGzoAp5swb20{PD)ut9sA;I#oJn*463{50`~^ehUwO
zxnYWs`~$}tfhCUXF1`|cAfDmeU;5-E$H{v6_xhiIAGM12WBpT;y|Og@kH+b#(%eB$
zRwgeKOG(zex6qAoPXK2_f7+e4nQy!UFCDSow`AX?%)Db?F3&W%V}Jb61TOvcl{3%p
zn0eQ{?#<P}S^D!0J~hSOh}=`d7_?!tr`x>X&ky9g`^>`|ZN;+8?uGZ7fB90guKL??
z&BaWoKE7YBuyymxbNhns+1OoM@-y$=fjxILTb7^N@l`6tma}=9z}^_+#y?YvU3N?~
z;<a18>|myk#g18NxpUXN``OsUb@a!vDb)&3AE@nPl;Dt7nP${D?ab?=(>Fd=a4ETz
z-;vp}FMV3v-$Nyjf~pcGvkTnbu|1Si!LE7XdV`%ga!Z^;)A!umCbE9A-_mo<8j;IA
z<))~YtUTs;Y>UOVPt#kQtPV_9;mtaqQL!gx`vT9a-Ln_>d&JCVwEoJ!o^$DgZ>kJC
zWGurugdb^cll=F2YQJK2;=dK&7xe08RsHI1PE~FCfBUD<lQR+SxqAen_RDzGg*vWC
zo7u`Q5EOJndau$m(-psB1sGKFK7>x#Kik4&Ube)YA8Y)>zWB}w>AlbIo7A-8Ma07o
zRhN`LtE(=YGjslV&6D%?F?!x?StO7)dtv4rFNqryWy;%*wDo7YR%QO)A^mVgH&2N9
z;+JpN=WfqS<$8Sk>;B683WM@@-)_vhw{^w)sO=m}n>rU7Xfc(oGL+v|yrI+LlS#og
z#S0p)O(}v#jn(X4jvQQ8ehOO!oxW<{4vvUe-^(z0+x)wZn`(mp{XER_WZgRbvU$Q{
zl}kQ;ygvJf=FICCRHR!rmK=MdQTZdSTgiRZ0U^=kMEm=fl7p*v?MTgD61lj{Jxr}G
zzi#9C>kO3%yk#-Ihf<y>gthSItU6({ZrUs}PJ{B}-^$b(UdjE4id@Qj*ksxSiK0Cp
z`c8d{o-G~1U39I;M7~tOq1Cxy?c<%68PV$D?L7MDzfZU{%Rc^J(s!0_&FBuD>65DD
z7nJ=H<TAe$bLfS>z1cSNJ!|xXQhStGE??~HF^IW&zEeQ#>%{--6uxPTE?UA;@<MY;
z$bT-A^*1>8|M%V_xK{k%$5k(vhWhzQUz#v+uZ)rLt=YV_k5-j(^!6{>Dra+b!oH-K
z-ye^gR$RR)xV^jbum05b+L?3W<n}#3V;TRfI5z3q?Jw(jo;jYL=ydv{LaUtN@6(%%
z<O;hl{udC@<QLCuNwZv#`Q=`yXO`oX1+UYVep>SUz_InOV!u{?>hFHEc-F#(9^EY(
zOEz7fX7}RBjzp#Nk{LeTjm4}7_8w>93n}6_SADI%$>zeM$>-k2Pk4K1ThrXEYwlr;
zubz6hrR&Tz-skbBR;c5#u;b_OPM!T+n!6Uyp4fCmGhQ%mLMSUItGA@}RK90-zO7WU
zdnjBaRK3HR_0G%=C5OGQ_^c=F=+^8LE81Zu_5P;BzdO~!+Ho7Eizd52{qM7$(f+ze
z-iw|a0be6TX4GEX@RR?uQb(M8XqdBdd-(gu9jB#qCj2<=Htprvsj^BH@1~^aFunT7
z$oDVm_@?xl!sq`F+llW`n!BQT^NCdf7KuxR_xR1Ud-`X3ZrsoF%MR<?souYCE%$G^
z*WRg)H&4#%XW!N{ZH-pwntB$IZ8NrK3JXpTzj>;0Z{`A_&lZ1LX4iW)uhxC1Y_;;=
zr$T1`*M{10VqJwghqhSXOq0FqP++~SqP|i;b7j_~AIuX}4=6nq<es{oTW4YW)J3hW
z4_zj@TL0Se=JK_bibvaGw@$zHc1uy^ohSaGd$xJ<vVWO--TLgcK-CF5zlX@jO$^%;
zv#hyddHM0$IX#JGi+mn$lsuQAq%-^Kmrv(e&eW}!h&MG%*c-?3rs;fgQ`tI$MMb-q
z73y0&n5AoXzrFYAE_>tcK3U!^7V3Wz{}~Hp*|NCoo#7MeopF1z3|oTcWH}?B<HwhF
zwY4wHTDvdC{x<XE-K}T7clvO-JOADAcX45U;o%(C`u47y2loHV-H<=;WSpD&wjFoU
z-)rBgtbSDcZE{)j{+=n<MGfv2Y0urdF7@Q+yBWnZBdmU;HLl~;Z+mxjXLXc-r8-}8
z-nJCirw*QPZdpgHeo&_*{BlKdf#tFb_c!0!C$ul$^oRb>*lP`u8S2>+qwZ}_<azSh
zZgq1>o?WTi(j{T}Zuj;J&*%7X)avWmowFC0_Oe)Ts~-KFx$Wwyw>zwwY>Q8Cjb14%
zZgz9^yq{{)LVnKKldm+CUUTLDzwOq&&S?v@XZHGi-X@v%ba(bef#Yu$&8(|p%Sv7y
z`20SP*VU+(x97b5^=-5Mhh(kZ0})Z(-AtR?_qgQE*e8COzij)FMM7?htM_JIbM?P9
z(|u9bjKvNwUc{VR7;%7e?H#TKTIS!r{odC2ASNi}z05k-gQ`hS{(7&Jda@<g^z9Cw
zcR}Z*BHy&8dF)=6>2%H9<?f`-Upj2K7!G^vcWg?z_S-1T@oIqI5uWU2f2_hKtfZ&*
zHm*L*nEm*L|I+xqyKd$`|M`<uuOa*I<cFPAM-=O1X3P=1^3(CTe|E6^$8+Y=U)G&7
zl$>vAR-7!&&tudRu<Yd9&}GNgC_J$IvgFYsEiJQumT@TzQ;R=v3IyJ^dBV%I`n`Q>
zc<9d{&wDefz0&SA&udXQti$`@xE>#8?(PM4fnQRWO#T0jH8g&sxvt%&6B+)xt$$1;
ze}7|jjr0HGtrbzrTXl;0^yQa}pYGt|t=j&-H^265I=6Gx45uqs^Mhm3_l2Jh`1i{=
zY#Phu*ToEHq-C_2r8e~|e?Gpq)U*BU5+9}41ryHr7=C@5lgRsPV#lkJE2}im8TPLh
z69~@UA+d(%&E*!swy*=QCVz5EHJkad>v_RaKgVSgZ(rYTYP!*k_r{C0)i+*5SY*BY
zpZ%ld>U&Y&h>*#z_q~3*y2|a^+-J?Jc{ltx$N1_}z|nZtys3v*=uO!d!V&+2Gii1G
z%Z*!~H(8%Oc#<K`d+CC;OXpNxJOBMa^Plg%EQ;JVclEbTYQMBTkmc>Q@17d>*tY-J
z@rGsXm$LZ%S+Wm)oq6|chX3(Kc_XF&oXaYIygiVh8}MebZ*%SJfZp3PJ)>uR{6F*H
zY_XJ80Y3!2{d2FpVoKz`VWaa~{khb|iw@Z-pEg8){=_mnZQ_qZ>cW%SAD`ZMICIzD
zcTYr>=bmwh+iy`MvqEjJLD_E8^n=guD{Ifoxyd?n<#qd-Z)aoug%0kxVBU7zY5Lr0
zQ~o@eb7KCT!>niKm~8lOR*}Ol=ESYtAM|X`kp{=lBDFHgIU7G}MaBKTy4cQXQHQ{h
zo~|n*N^;DqwRTHq`kYiTJZPnD>G4l`Mqxy1N1^V$2hpZ-2ddZ^4Ls{zMe9yVihRxA
zSoUb%lsRP+ciJo43g%vMIGo+;aadPeDMZ2S#9}YqDc;>rLl#%%nt#b>RIgc@QRs5l
zGRW`kHkIE$mmD*{z4%zXs$`@2bMdTRAITGwjQm<I#7*Q8c<LF)k?%9#w^MJf4Yv&I
zq1h5)pO?DsS^xOV;VEqg#2>D8yI1A+yIA5{Rr1!|zOFYpj{aKohM#Tka?dN1wcd0Y
zB%GL)zodqF){KouHc#kI5wI~@sI=3z{&Z^PTP7B#m4=JINglas`0qFWnXe3uSJz%X
zRn9!G=#vcNBBpJ>`Ih(XYLt7kU+ULR&Sqwg=kvrD9B*<>u`e-7wWx@3VE(ivL*1<W
zPQ79y%QpG>zE1CMdpmpAKhE>mzBfE^!J~-OWz)^$Q#NZ&sePIx<8YvFN9VE?t^Tj<
z`hVSKFHv0lWr1K0cVXn?0=tk!cecC|<<zctDcPb~Fk^PAv%GZlUkNP}!%2?Q&A&3=
z?h|zDspVd=CM=GrpwQW*x>=}nyP5P)0VN}?kUI_?yDeou>96oeWS?l3)9w*ta=h`u
z1Bs5$i|06T?DROP<!ID0Un=_h%Mx$7hyy#;+Ly@L2C^A?9>4n1POnv`@{gM94~tK!
z*W4~$%?di;)>6Z`{>Y<yUnZsf>zZuQX7zu`!~F@$Vo68zjb6IxKjXU1FUR(_R=@cD
zEaQT+v1f}?_f9??&yX9G<GO71p)T)fw~s!UxIi)b=Z|I{4h1=`J?vNAo-B}0pKfBT
z#M5>n!go<=2uqdLE{S|K<rj0*POMnCs<&n}kMErxVUrh5k`8zB&F{X@Jtgv2srYre
zoksM`tux<xFw8#mO^(t1*#)K({gv!bW+trA?LM&bvYB_lZ;x!{x19eYAEgLt%D>-Y
z|1l@z_|&8oS)9|3evj1@x|?w6^x+iiGwFGqn=VGCK2eo4nqp&N#N8)-{Bo}T;kNQ`
z8HNHPS<B*brn-JEnVWm<+~S~>IcuZh9`Adz-Exk3%hppncC1*(Z9SoB<(@vHghg%-
zXK03RKhytA|B_YLYQYtL`ltEsZFwUtKbiH_VUK6g;{NZWe+X^1*X-%ZY7VSSI$rx?
z&6My*DKlp0?(TM;_VB8OG@p90-qz*4{;tMdHAxqmJKyL{51quYGyJ_=LBi4N4ZBM=
z_uSol@KV6UTfYU9ru=Bwec<ZF<+JuTYS$$>+OHN0Xps5JYUm+V$#Jw&?85s+^VRmd
zz0Bx7@5T`s*0(g;^Qw*7vdsz^S^^BR$3jC*v`)*;5H`tA|F%7Hw#;+^-<;j2pWj>Q
zwsZYzo3aHPB4Wj)_<w~L>^9L13)E`1jN#ysT|RI3tW_@Iw*B0kK~7&IZ=HQ!>}Qo~
zch%%Yl!AYb{dB{LI?8?X9SvW4FI@gO{kPGQ&5S+g?_d7#BmWfdhe=`k!k23JRW3fk
zC2>8pyHYAGpY5lA;difp9$Z`rGpb(qs3jEtbhX%|$!x!*&7w3q-6-uh=fxx!*M^d_
zekW#L4(C*U67R9#7-y23V#0oIbH|lhyYntaHtIOMDP;a16gfpvM*4-9`NnJC;+bMN
ziY$&XdkF8nwYo`JKTPHKZmaYu2T$D;x4E6VF|RB)r>)v>@%<f{E8;hL9dRk0@jE8T
zcfp!-S0|*goP2n|obdq5hNGTKl?@KmEi-m+_PT3d$`E_!b%ytj{0&cDU78k9_rhpC
z^NMXVt<AO-&if-Laz&3xZpu!*8&<`0*NMMs^_=^uf#b{Z1^s27X6({0DlXnH&|and
z?AhI)YaMl$bJT3%xO{d?WJ>q0f4S=>FP}g8XWi>tbsVWmE^`;Ct#}nAw*Hy0&8DBP
zcbv^&JsI%t&hN0c%x$W-_&go`mp|!eo|W<8gz4_ZO&`jByxVtpFZZjzi7wJ-yX3d6
zyy`3P<m8f-HSRu(D(|wZO1f_i?O&?w;$yQi_|9&_HE%advl_oP`#kg6(r*t7TwIcF
z8i}YFw%5-*ep&wVy8Yez>c!RcCN5h4bDeE{!m*c}AG=E$T(%2e<??Sju~di6+VDkB
y-Bw#o_Kk}Rr?Ri&HoM`+sbefwwyOEfy{^v-i>zL_3MBW$+jDCiQ!EIazY72Z&9T7%
literal 0
HcmV?d00001
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_eth_pause_gen.v b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_eth_pause_gen.v
new file mode 100644
index 0000000000000000000000000000000000000000..fdd25f1f8c51e6740a89c3a1be073e5c87dbc2cb
GIT binary patch
literal 8616
zcmeAco}<skz`{`0pCTyFZ)<agLI2s~|DP|$F1J}fgSpQ#|6Px#_=dI3iThZ%9QNK^
zzweXlyuUB9{tB+z!(t<{&e`wRdmfJ>t#1p>IqV;)?%(A(tL#nUg}Ikj7hQegu;O8U
z>LD>x+i2xuS0B%8TJksfgpQYR<FTfR$BV_EoVj;SEW^)lswnUI36^u8hqP4ppSq|s
z>+eq)sYJEHChuMuHKvf%)sho8ttl`)ydYkL<1MS|PT{-Ldfv>c*!zUhW&WdCA2*5|
zVEo-Gxca)!cc(|TCu*;2>|Y(n%6p%A>$Ew=&9>V@<k+IVoe*)_s{hY$wX!oKt6yjj
z`@C6E*5ay<8828pWRU-NZ0@pvU}=~5#@s8qPt%`W_kQwe>YZ6H)@fxPn91S1YTXfa
zV<EqdyO;f&_C{5YX+@2F(-IYn<GVb~nC>5V$5A(V|CP7v^?omt-^p#Xf@509Wdmt_
z7KwcmwbhrG?vpOqTvK>UxRGi41i4>%{#Q4iiQ*Bo`|lSiaad79IHVvw;^&8h+jail
zwqGnTMcUQw;Au`C+w{e6XZ`tibi%Q;KIOXm*;x-1HBWG-{Sw@^!;+V40{2R`*wbPG
zF(;k1oEy}hocpR2tp4B8ctXU)-7$=EY?pJkiSHBDlXv{z@XF?Jkz$gRwRYcXmZwJ(
zrxhm~l+Bu$pa0fLrO9;%!_k@B?`HJbd|7#|eh*j1Hw~4eN14>_etZ40R&m>$H>pB(
zDQ#;07VKwu7suE9{hx8G`SA|6qFrV;uT4nkG^~1VCF^FzFOpT%y=y1$jLPzJ(laHP
zt|u}dSdy#zyzZm#GU>SI7rFUVO%itBxMMM8&(^o8LR*@{Y;U?<>R9xBmr|I_S*-<P
zd-gU2E4J)E|H(5=R!OAmhTs1ShOhP%)cPkRPxNZ^m=?(0P#5v|evZOK9f>o((fiC?
zEL@h_cgeJ!z5cTzU7;dYFFUnN`am1M(Bc2nj`&X8B*q|h@~`Rc;@wlyPvpLN(cg1)
zRg&70tB>v7)+>veRn^zd+f;JXGm}koo8arY_a9B&CG$6UD$jrByqw4{UB}H*CM(Tu
z(f;u3uoG8Cy!anEb%A4Trux#kcg}qI!}nxiWqr)l+?UHXeqGjom`U%y3^#vr--A7(
zhtmX>DnB#w*VK~|6G*tE8K5YjV0v87CiI|&)mMiX+Zqmc*QqAd3yA;N@JS%*k+RvA
zYyTQMKHt_m)YKE>?YosVb@!QxuM#eptu38DYt11Ulfqxl3hS?2GfPkPnBw3TuC?TZ
z&DL9Tt5;+uKbZe*+0L5HS6QCESSc&^=DWBJOM;|iV~04CiN^HLJN|CBRa+Tfd+Mfj
zq}H4DUksSp9<DAIIQ4hO7WR*iKefH*jC1adwzADjfAJuD$6T4VM}@0XK5l>U{?5b0
z8YNr*u<a0)V_}Z?vQbb#Xj90x#~C6DAKyqXH~6{2P1RHF)*<6AtHuQ}8|_&74!V`^
zmRNhtSk28<;eF1WLx$0^&5dC^QTqjV9LN%1E?E<``s6IOqq@$vO_{ev(&t_~cD|4K
zgxH_BpSzM`7~D@NSR8h`!<h2Zb;UFGjj3O)?Qc{$KT`ZDR*+tI@K3RZw|KJqb>{*T
zfyy<NcCVCdAAhXiuKuld=FXgdtKPi5^vNbn^XRS()0QMC3GMCt@+dCIgeBB?!?pQ=
z$1DGA664F;`s=6R!Kb{j%3p6UII;1&;+!`HEDD#d*=;*)wDkJ>?F*Nb)aOb&{B0}{
z;}bY%>UpiZ<V>7ROr<RU;a>v(qdfWyc=B?EbzbGq-KE-VHSxUvOy5iErnMXh$l{-P
z;hS-U&zCtnE+u{Y`*fayXVbk)*ABX@zGeN#YMb3brEBN->gMt>Uwb)!R@Z`0MemI6
zJUkh=a{n63xW??1SHDhdFPR>D=heK^mKKY>H#DD;S-mCt+FO5)_Z+2htB(8?ukg9{
zL)EQenP+x)c=6dXzXpa$&waK(ZsxWAu;WU_x^s>m&Flv6x&mJ*gzqtwsy=m~m@kM$
zn&0F@v1KLq|GTXXVl_+bZ*ji)y;<TDx8=t+d3V!jtKHjfZVSt0H+h(umc}1*TYc?G
z{--5{@14CqT<lcdEWAI+vHqO@J6Zde2j_3-tN(PwfYauCrgc)-of?PxtCUVp_?GGN
z?9Zy{PY?IWaxG}}dGx~PWZHvUWr~rPjF+ChrMv2-$jR_ve@4x1=Vd;7d@l0#oT&e(
zfOqBGsq42fx8yOY2Z(iPotXGKn}1hX!*V_5#<tt57ChebMfBaTi4R>)aeVV#x$OWi
zW5%U@Z71`tW*zjh)A%;|&D0yL4b$FF+M%D4yQ4q!N4kDd<Ygh#XMaEPo;<iq<MM(7
zx!Vs4SL9C6+<CNkW%rfeRv%PyjFdnA7Z83E?(Ao!^vkVE{i)zd8_P+PD%#8SRnN{k
zcJ}FK#r5LT<3IMkS@rOU@L&HXm(v0=44j+X`~Ke&-Rqa#l{7=%L15(~#W;a2u|G=0
zvnnP}UwA_4>w>=yf?TV9KFplFS32-x%`4gKVqs^>!VTr0FK^nqZDH@a_P>ALwW^o=
z*|uQm+ppQ~pN%vozdQ8zWLzCzmR;AQ6=FK3%l2Hg;PWq7@g((Yax<Ipqa*!`CSJLJ
zl#x5aZ<(6ToleISE8DgtoHr=C>)xVvWWy5H`wx0mr{DO^oG(#Q-q6NV^fD&?hT4R~
z>rZZJ+I*t<qv_N;Oj~13A9(IL{5~$Qgi}{Mcj3HvX=AC(uvJzbUow5)ciQ-+@T{G4
z+OA(-)AOD~n{?#M301R#7j7*-dz<0b^=aA57>o+bBWot6-_eb~_|R;Xm;lepi-m<u
zMzRNcn$0c+Uul|>5;j{yrqX?9{Quq=k0uo^Set)*-6r2nKLzDy?ri^}vv1v+t<!dY
z=0D3=pEqOA!R6m|iWxK}-v64VBA7j;a98BPo!aZv<t43Ux?GlW2!xAoduDI@K*_Ir
z>BX&!Y_=9`xR_k>?P{Huu!B(1r+52Im9MKj__aAZ^itPciF2I09(@sByUix`<mJ|%
z^IX5)w)wiTdArH?nJ=oOj*2WTd_QyJorz+yP02R%`)#cszLjn$e^Do($(DcK=zmk?
zZ13`$|Cnwis2=uPQ{u(6xrLEWboa5m&_~*zA2ZcP1=;mH+V<?h*90-owm{XUzV!9|
ztrbf9b!(O0?lATG?#eqM>|J;A(PNRU|9{-<nSEJf<@}>5l8Y`S_*#kY>&z5;)A3eA
z<K?EeYaX3lzx-7om;1uy+F6auH%EqSKK}JupU>HYu6ysB{F!;KbcR9EU)f$|k;Php
z`?sF&;P|~T!}asmxJ~-@CH42+TV;ylrgB%V-x9nrzvjihNqUOmOIgLrBY1^5MHF@2
z3=?k`F72w#S@(-2eG6CRFPG+6cSXl{YCUHXG~U<0UbN)kio*-@&bgNz+UT&I@!y^n
zo0CObQr)@_2=u()!d$ZcjI@T?-Gn(8ntAx!jIWw>$YpexxW4iV5bWY<yzH-2!s^t{
zaH+32PI<DJ$MW`y+aG4u1tgVp@7mj?b*LvuizP+y_+?rC2rZ2U-qioET8v9;<kUlF
z-ar5O*`a=ehZfCVFBg1CJ+<iezQv1|7^%n3N%8(RLtbUOUCN#wr>6ZLi=?WTq)&5Q
zv9jVWtCA?kYlZuMS1Ro%irJ=bniCcKrQvmy<(-4~4u9eQo&UXc(d?zs<ud2C+3<Z@
zdM;z?>Zh0Wwt5?WpYSV5P2q?CpXRJ}-upkKm8D+ayM67kQj;aA9IATPSNat6?1=gI
z$JgrB&6G8TFZRy*I{m(VSW5TYqZ0&s*QGlO{p4H}+h*xB*TLq6=rOIUUd0UCWQDqU
z8TvNL+<DrQ+nZe~fBb{Qe)WR2=8sZ>|2MBU%zPaBbj`&rrYqS?ERQ!Ag-n>Dw)&ZP
z)&6g9t5$N0D!mL%UHG_IAcB`Kw(p4zx6tR%N(b?Rb2F_|YQw)RyLKk+>b(QsuAO_v
z71jQ@AmsJd5WQ!<x&^monZmPfJMWK6<dIcdn`KloBlp>+%84gu*K=PNyHs;{(QN;O
zXr<G)dpG?uEPE;aPFP*L@tsYHPWWAs^Qx|swu>6XdwqI6{pJHcr=A;IryMU>wkvh>
zcJa6F7rtqIcRLu~nyYy9*;NP432h6+xr;T=e4LXL9N;L?eEq^pxtCQ!`=T>*olkSj
zaIt(<c(yj>j^NxywVrh+Z+5OPF5r(~%Qi6BI88A*h;93Hzl<Fpt~%WJkJXyd<<{Yv
z`jYvl_Ky4+!Upwsrg6p1DxJDxQu<zwdk<6%W0WoVOU~5vbcM|M;5c!8A!~Jg`2QJS
zJ@RI~50&>w`?iSX_0*~<4Ssi%qz=dEGvB`T%uBcQ!wl6!7em+Hiu5wwn#)=?CFbNy
zmfYU@M|rn$FA98IqM@`@fyeQm+)JhT_nJIw9Utzwkg-<uz14&{Z=&xWS;w?x_Oifp
zO<}r6mo7j0ggHomW*gs+;<dN6{d>2pI4||?@anXsrS0;{-Au0i0wvOU3w61!_AH%c
z^3i~0@mGzDx(&N8f6=d8<#%V>arH2V{(o%`kIHNpyu)$qg2cn;ZZDIf^IrYgQ+_73
zu1M^5K+qha)sFF{=b|RqX&i5yw9@u#>X}=vpBLT;+O#))<wdr`rL)tm=JkilHGbTd
zsATkL4gXGA^?sX6vm*Mhf8He|ls{SCmDPEtZ_%+CU7v5?b3AQz`dV>S^RI?Q8y|iD
z>DwlK#ExlIU$E!2$7ffWAN>^nF>cQ>v$q-I)3`1FmuEc=;yRH$`SH)tM*S~yxh_A+
zTK1vDLdsmy%A9eM2j_x>gE^@=dJ)fp7a1PlykFEebG{qLZ~d;f`ZZg{BX|0|H~D$#
zQ`bJF-yC<Y>HUa}xV`PkF{2*6jhcHa8Hy&`al~F(sLsON%U;&T>0Y+}$b%C$Q3p&`
z7EJ#BW|DWma=86Q{+j|vBnrMywmIYyEz17(-+7lKXFqGK4+@>}c13Vq^M{`0|J7q2
ztxQ|Q;cuCet+Yw0ob3Sj3u}eVzx}wkXg(`u?-TqxCvVe@oqx-1mfVqXx?Z6q_j-5i
zDh}RbT<#C=Mr)Tw8D2i7zp!Jc@24O4QiHQUt>6Af|Ek!*JEm-R3RrUc#O@mH`gp)=
z?%}+EHx*wv7l*0FTlK!Xw(0n#)05k8%}tr9-nPHTXI~VDxo~r(>i^^0vh-KI{T5t!
z&@;;I@7wiFZ?e@n7uhBR9*wlS{`_gK*u3!D-yNR4-umOmr%vak5`I!=qT|2pd(x|(
zE1qC_IO|r`8Lumj^B(O;`SjG}=}UR9y(tE{U$z_7db|)}`NYI_egCIvI_1k>l%8b?
zayTR<eLjArj*_hWPK|daYj(Mpz5Um?Na)^r@0l#mUUR(PYx$K`zv}4p$KONJzFtY_
zYU7>0;P=l@Z~i1H#kIFS_Ip{-cgUl1gX59%m*xVGmrn6X`11a0?{i(@(C(*P*NUoR
z7YQ%6xYgA7sN^np_Fdg8jG;OEzMNC6^fRjD%4L(AD3f$cT_ts9Ja>3-#A}a<J(V9F
z-*q*;=ke^-G+o)vsP&_+|A5o6`ysl=N-cP-oJ04_2$)yRxX9#so#UtZT2huFg(*6>
zn{_As3+CUuLqpE!b?Vn%?upeqG@9mo_m=vmev9#%B<qvUPkC;dJvpsjb&YqMUQY6F
z%av~8zM{3E1`FRLt@Y9KG}d0YR6Xk3Nv11ql}hZ}RvuT(vSM3S&Z6IHHEqu8EnBbk
zT*)Xh$P<0w+H0*O5EJb8<Ah$N#O~1gi}^ylUw7nglv;Lfv8|(3_{Y^|O>LJxF?lU@
z`=+5gDL3p$ul>=tKV!}^H)%NPPA+}wz2L9BK$OTwo(^@%k8dL68&o}Z^t)U+l60Nj
z%6jpEh!@MfHX8~HUa8rzlVQ?hhI3V~ZxkJkwcdICK|s?EmPLK<T{XY)EKlUwwC1_h
z>}c(yZ?^V4Zq3NP=CI>G%f&=a*9WZURh~vp?hWQzvXD*6Y|h3NTaNOxEb92n{VR5d
z^U~sTeOfQOt5W@+Ub%E#){Aq!efEzsj-A_H`ib!U_g-Bx*ZGQ%hWqL4TkiLKj)wh9
zITbFh|62BS)?KG3F`Tug9}mw6<2665*=Fs<tMM<#ZSR9ek2^&tRv%J2;^k?=DW$*Q
z(2k<m>ivcJOFnnnuVsCgemmEEJ!^J=_Zxvt)8>nA&X^cJ_l|Cs>I!zd$XaFZf^+-r
zx)ViM_bmR#BeMGY<=mG3XVFY+JvThh(K@vJQdZd_&p+EVc3Wy@`Uke>D9f$eQ|tIo
z#eHw=!V~89)=xL($S<4hoy@<<Tw?y^>a5SszcwT;s^0bTT=&|OI;&z&uL*Qv^<92O
zURgr_tiX}(igzaOKE9l{JgsEC&E#|1%br=N`S>$0OivYNN~?-Im%DS{yIkpWuVZC}
zIInGP{%g`-dZOf&=Tpl!_t@v>@442<ZM4Aqdx!BUKURh0lq>5N{dsM|@OhJn`rMNY
zqN=WUo=sQq{oFHW`g`7wN3zOmj#OWo^4|GU!KGgz$GmQx+<Nk2ppE%mi@(i(r`9k$
zFm~8#zGDj4diOtGr>8h*>|Yw1(QehEYGpLjx%;aZ$5HiDPt>z}uJ8KSGCQ8_X?w=R
zdu>x6PSQI0|9p6_-8@r1lc4XrO7-|Nsx9}|c`-V^KPec{v~k+OpA}Ibk1NJhCA?|e
z(4nAl{?pCWEnn6qPmu3De0@)X>{7!^VZ8q~ofm#`{i#giQ?4YoVm1H7-}Z4w{<*B4
zY-6z8ROHk==Q$TQ<nrZYg?+so##wVs_W#e>o=-Nun8OgR@04Nj@a`0ribK1(-3wO!
zHdH%#*L0=Dvt(t{w7k^}6+LIzwc6P(Pm>c(_><<~9=YeI-!~h{^Cp7VZ7b}U9)4%&
zxwKVmqr1tajHdU3jenSAnHuLXiAhRb6NzRjk9ob<NXOu<*Xn20?IBMdgyitPnsvm?
zd(Y>J$0~9+*C{=6`K-rq@YdoFfk^@#CM8v8HTSEg8?Rf$`bg@#cXFxlk+@zFzgCtl
z6(u}pZclMBDku%m*ydPWU9i#esBT!1UY2j0{qZOzNyV2d92i+WW=vYXZidv`hC6zt
zg~|rg?;R08KPS%TXW*Y0)@kB@#WWpWT7NFR^7_k5QK1dlWtm@Y#u>gZai3(U`p5Rp
zC*GWAS7KK3+PmG<5B|mXS*!8zG_||Jv5U9s$M*j6*qhs(xk^JWX36m&=e*FrRSUd(
zH4i<W%Mh1W!8`BZ+gZx2x4BfmAJ2Jq$jW)f4dKQ&pC9hnF!|1&MW1H5EX+LHms2C&
zw0)1v6sHcKzDK**7v+C)KfU?@Th{XF)9h_0Yy5b--zUjhMQ3Gi1;ehoy|+HAi8z)1
z=HF~+dN}^;q{-$dc1_uRDDlOuh$_?R*0nm@*Lptt|7Xstn1;32ZY^!y82Hlp&w@3Z
z{@g0wcqsOgR6+lZ<mk7z8KnbHvE{dVd^P6TXz+=-HHm*!{-V{3q^|4lC=TMdXXYK-
zCw1pzN$@O{E8BN<)d`hxzUk<c?=AP6{d2C^N$L1o_bjI`vDkgD-qXBh$@ROOnv4mp
z>9hKeP5L1|i7CU&gG*+^_Z18U*^Ay7$X(0*%osK!`)!Z&uHN+@xsziH?(UAMGjZ?Q
zYO{jF>cO}524_CLPE@@bDB!i<&Lia5arULY6F+-=3QfrNm=wEOA^o1I%~$V~1DlUF
zOKt9KDcJt9TJwiesc&D}f`2UYr|q5jLLk0eY*(q4Y3GsMOj8x-Og^Z@_scp(P5wm5
z>o!T|O&^{-T6Av`&tF#qy=OXFXS6QJ+?QcgUjKbof#ZMGi(kJS=D#Fmw*Gm$$-<ub
z*PYj|7rNcG>sfWuyaa8P#2dHN&OQ=1zC9_Mw}xA0|HTEnKZ$N$(#-tujIB@Z&0iYF
zw`K*MI;DQ#Ot6dgk|RwYy_lz5@ccCKf`t1d;{|-7@7kxEa3+TxsYnceSG35Rb-Goe
z!0fOk+EvdQ8fK^c|5Se5zj|h{tmFgEH+Nd~CiX<m=x%4~ay#+jMk4DG&EkpiD;YSw
zrv5&vY1}GS`(?#MzPAcN{2#=0C#=1wn*2EM?tT&dxf#Zl<qK~2JIL>lRSr}7+jsKA
z^ZT=cuUOAeVtR1KU;Tlz^sDl|iUWRIiXKm2xNH8m3nmw5woN^)dwqSa+=4$Rnim-e
z%$2)X;1F=lY3l9FJE?}#Hrc7xNB?gBw)I@Zre;P@r<Gx$(VAWN6K3!<6}vQBa<ycn
zmKRPJY%u+hxh-lAZ|5A{yC#QP81e$&U21mR!74S2fq~)u+y8R2l#*kdHD0`Qo1i&m
zUD?IXI3w4dbzNbv7i^gS|24xCqnW=`{nOt)T>Ms}Vd<n89v_{o%vp232r%CN5Wk~x
z*P-|Pn)L;K|1Lfa4iNDxQL*THs5*PngWbkoZmGH+W;nKBm3G|{hnsmmizlfF=6p5M
z^%b5yQU2W~Q@$E)o_o%mXWgD0T~X*DJ#XWS&+ILnl`lVDW;-Tz<W<@`;j-WF{(n1o
zHbE}z&ayxL?R}h1U%z;*<LZdE@%by}bR$SZv080KPj&8}j*7qT-9j7pM)~=R^hW=W
zZ*s4^eD3s=_iM|(e7?29=&5*O2#2^}N$uv0y)2qHJ8v&Jte-1C&uHS*Q`s{XtuBq{
z?4Q5FGHCVUqlfLEo6A<W1`7UfWcA_5P7S;x+L6yXPgmiN_)(sXtnsVv@8Y*TTB+Z<
zc$-h6s7m^CK~23N*;CT%KfK<!i1V=Qf}(F693S<#r41iyzYCY&>*G?v`{W=?v}(uJ
zo(~2FPb8Kd+#e$C`|T6c3dW=QV#j$VxU?G|WLERtuIb6M(PL7R!-s7)yF2%-IeMT%
zRHEyhU#o`76V3YUrfA8+A2Z)Sn4PzG@6GUwuOEoVT<14>c<!fmB&%a{)E0BE#+EtZ
zya(sq{*e$h(`L%fd5nB5TeE*~_d374uD*8x&)i<gEpdzaoG#wYns`b6-j$QL%70i*
zUV4#%<H-KqFTP0j+TM}mTW0Y4iOCCN*3}|Q{HD~-UbSaO-Rk*v#lk!PX6Pv89eL-q
zeD1{QTMd&mpSCzM%1^w;?>y^>TAh^Vf8H{I>&-e1zxQe{a<sMow{Nzy|IdA0+JCE~
zKAEb0XxVFWaK$ORuW=6@5*A!-Z1!uY@R0s_EZfiT4&&jzv{j{BxK*-QB8oh}@K0-1
zdgiif#*Gv57r(s<u~eI?Vd5`-kafcq$7Eq2R}nK&w{ug|1$SjF-EyJsao?qXTh~VJ
z{P<I-zN&orv-iUH<RlllJo9Z_`Rm3x!P&u*lP`MTEd4AfTrGbqI`T<zOyA9)8)gO@
zzM3#=;+`x1A3n^kXgVW*W7C^=I}KWR7*>n2W;=dmvujRe@A~GtT7xU$h?%OVf7OlG
zveR{5N!xn|Pqcg;XgR@N|K6;l`d7bZuU;AxDC){SL%TO8IkknMGLQRrvHo#!(Y+6{
zJM{Og3)tNio>v)s+i7LOrJQGR^{1oCowdGY<~=q4Te)fLbMeaauD#pBi^R-MEh#nk
z?=aAoN?@?Bd1D|gHD!y?2enx*VrH=!EA*HY>}XKyD`E^@x*~$VForwe%8~EA>EU%u
zEGzfi=+E%#-FyDSi5~V{ADw>f3yHfW5a^zFmUnkX;-*@Wa{K@4%CT?RdLrfTtejlW
zG%2KV^}aW~FSg{wJFfWWxt+CCEn@kk{yXtoTUfKxl)@x<b(g>A?Duy+d%M-N%Vht-
zY98LOmB%F9j@n7IsjvI3{EzE$o95$>d<%UN*A#jtIqSG<@lW*aUoU;?-#xYM=i81u
zJ#`9=$<7Mf(pBEWuDbh69@inc?LIlvdM*9GJy$xB9`x!q&yR^Wwk(U#mD)Ii;nacD
z%A0dnCVcJ<a+FC)`?}|}@I8ZT;r~<by|8CG#`RV2N!6pzAK!7yi@bTa=t1aQ_bUdi
z4hh+Qf{T-7r&ahonHws8;nSUv7JF4?A>k#n@4w@fe8_fGa6$k7&(l<|U2iZ}y_yj7
zM~3~R>#Bbj_VT@Y+R*i6xm2?F!fQ24#Cs*!3$mnZ^bb_*aa!?v4vT`&gMtLp$ne*x
z%cjobTeaxZ%Fg0whB7tA&0(3+5o=d&Zd%Q@r1N8f{{n|ya~J!UF5N8lY5V2PKRa~f
zljl!umT}t6^;&UfkMh&$1zA3p2`{E!e{+#t*f7%lhMvwzw!KSEv>sFGEUH}gOE*!W
z^Zmz&^@)>nxSl*(UbipO{PNPTF;~mKKe(p0D=X#w!^c5Mu4f~rN`zX?5PRu4zx;rO
z>YSVp!5l4*UKF(^zbQ-m_}nqIY5v5AlGge<oVR{Q3;o``r)8FE@En^}2R1pGxowH^
z>TsX^;0Lp~dh$J9qssqMJvlKq8h*$=IdjDK%>KZ{tUZ}}+MT@o<+Fcpt=fEYSKM^X
z6|?{5x4%8Lu({;m62m!GO^w{TN47qdTJV82>1^M}4Q2LgVy~H&$$lw3a_#imtFeAv
zlB`#&3?2S;>{aYydsdt3+F%*tIN4NLPpmaaQu5#oPxtz$<7b$6N**fX@qNiu`g8xz
zCtG(Mndx)>+qY2pxo*prAG-U?ce<_2GkxowDSW}FedeFs%cE{mT=9(an*F`DuVVju
zI}e=aFmd$l+$M9llX0S&_{LhNS2<@3r+<CUvHp9l%p2as7u8q4Xs;;#d4?mpajxjC
zo99;Of93KBmX**i@R{`?gRS%Y#s%fmQx?1z-uQrxd6l-k%&r4jeYrQ-<}azgb7KFu
zSJr+EQC&<@M=HP1ocLk!DiHzqou9cAe@bPC|35F$8hGPX<i{MlSGOMI?Blrq_|?jN
z*Cr|1Zd=xMTIpxQY)S5i#h*W1e3pM|UU}*R9d9=qSGzRH4pEVn3nb=u>~5QHBkZ|k
z`Ge%DZ#{2V8Pj8~&HJl4rTN9>i+XFtA7olZznH(ckoTRwc|fORKg*0y`!`JApfy`k
z?L5QPpI2@^W8L>uFLuu@7j=vI|I%)r;=lFt-1&v?Io|p4t<+w<a#>UL?;n2)lUOD`
zRVeq^#-n2LsLJ$hosDG3Prh9Xdh_xc1m}2nvfMWOxW<i<A#G`kI@{i=!*j1PJTqcA
z$W{~)@h;!o__@3q%kgD>3i0v^Z)$eB?hijCx}kbuw5j?HhUl*x7Zgw3)L8!WaqpgG
z8d|qCPJh)5^_N`9dr)$9>g4DkZ(G}lo6%twVpVK`A)3EdiqAQ+Ou2H!q2ktw8{TFZ
zPcKb-eDa`o^~3{qc5@i^mi5opoo1~5VCIdxc}vdO&UU!hSp4>Wyug~%GJCd&S1-Kz
z!ud(I?~*+|{ZltcWFE}z+dThC`C;SD1y4B_zNp(;`+o9MW%&b^i`_lM^Z#inSaCnI
zcyRvE^u+&`Z)T_;+w<kf?u+Lq`c5qje0<^3xkP5wYdbxTrWyP=#PoW0-k;S69d`8B
z9@a6s)f3uVDt)Ve-_5p?y(*hnT$%Sc=o(i}^Ie|1fA02YX;=QTcV6$iDgExZ&c~f+
zDodx&-MX_~f#XMblS1-asp~tNr9W}DopKgE^6Jl?ipqs1A;JEKMB2-9?K<5j@Yud}
zuZ(`RX0Jfy?Od}PQ?EORl{UTVR(*HJxybY0Nw0hVijVD<`uT*JN9>XOsZ}=7G20ia
zR?D2rs<=04Ud;EjiobQ+JfE0!&rTEO3hfg(pAhyg;Qo&21l1caR_10@+%GS0wyM11
z^RnT{o2L!;jPmDZt}Wg(Ti8I6b3uF3!(E-`D!D!zcy0VV|MVU^<#Qr8<i+YA+-}F4
s5^EiAFLSkC8<O$xq(XpX`40i%FSDPs8OMC(RueSO{kEylyy1s10IGny(f|Me
literal 0
HcmV?d00001
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_eth_pkt_backpressure_control.ocp b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_eth_pkt_backpressure_control.ocp
new file mode 100644
index 0000000000000000000000000000000000000000..e93c7d040546eac14217ab721f4e503cabfec9da
GIT binary patch
literal 1112
zcmeAco}<skz`{`0pCTyFZ)<agLI2s~|DP|$F1J}fgSpQ#|6Px#_=dI3iThZ%9QNK^
zzweXlyuUB9{tB+z!(t<{&e`wRdmfJ>t#1p>IqV;)?%(A(tL#nUg}Ikj7hQegu;O8U
z>LD>x+i2xuS0B%8TJksfgpQYR<FTfR$BV_EoVj;SEW^)lswnUI36^u8hqP4ppSq|s
z>+eq)sYJEHChuMuHKvf%)sho8ttl`)ydYkL<1MS|PT{-Ldfv>c_}6{Rlv!Tq71yDR
z<I;EcGcw&yIkR+&OJ?Hn4XbDFjhn?5`D5{Q|BDrx&mzj@PtU9WVp-d(wAd<6Eu}6t
zC-&BhZ^1g!32c|;uXCvhKJt98_B8b4x9Z@C2_M=7HmG{siGJeQ%Q2yE$<4%d8qvun
z?BAY0Z`S^!dqDq-@%jV2-pdYL+K}-&l>M@-sGatjCCer9G~-_MIjIJ3)KAg8$9%f?
zq|w!n)zX^ln@#<%?o@hsPwCy$+<y;wl<Rainae#YDA|5i@wQNCjN-KVpXcs#u39+h
zz-i4ryBKvIoL^sX@UHI1^FOq<a&CTBdTe$RUoo3L>y4c={^(4!*|u|~!Qa_s-|HOA
zHV5gyJv^`I-ex(AEB_7#xuzVg{CU5=^o^}a!hs#@6u3gTx8D_gQR2D8Z`p7A_0dHK
zKQDOsBv^?pRLrsVc4JKWhJV{nTbOb^oUwdsP1l`o+h+%a%$TY6<u+d_-{DOgt5pt(
z1cYdmm%e?*Ecr4@Hq!H-|NNIFO4~mD?bqmu_;dM{?sk{_D3Nfp8G`8-@?6s1FMIIv
zmp<3O1xb8X|1}EOo4%|+|JPx)?aPXv6+2Je+o{9I^vdD&@^cHL!iD+XrahPSFycAB
zY2u%=EA~9iV|o)fSN@vrvU|4$iZ^IE`L-E9z8v;EyWvTk===XBKknyDVK2O5Ion@n
zKeNk{wBI=;JFYR?MzpC$p6e{VwYJfHTHC*OY_ldS->^|xx3|PV{E+0HugCai#`o-8
z+q2*7`qG{8SAWb)Dv?cD7iZ+Ny-;Ybvh?FgeXClcIS&c^jQHe!`&@+4vGnL_!Kkh;
zm+SAXRG3pJUHn00LYstCq57kHT@Uu(S-Ad?i{7Pz<!rwD#dta8`q_8#W|Rtqh0Ijk
zI^9h?=SyHePcEN&vbOwW?k*)+wloK>l=BI_iPIlTtv?<&JJfu4x_px2>ksq)1-O3<
z*<;3#Q1z|N{@|7u>mSaU>m#k}E_PSr+1dQ(E7C3n@!B2q)#sZgTpe5aKSy&CFGJj6
zHWiga3pBc#i@x4HvTyF~C0`%=n)~XWUYvdWEobeQC$`7F-F0S-y|gxIWrV`k*`W>0
zGsNwB%`>kG=eNJv_~h*Nmk!bMl@<p@&yYCtW8RASlO;Ipn7=puT`A|h=|5}9ien4k
zCCh)fyTM?3k;J>Tzm}imZ<XM5-q)ieD_y^?*LQNlyM0Fj{WDzeaV@Uh)DtUo-E-<j
l9#hB3ukvReX1w>?^o{!5#?M({YQnjtZe2BZ*q8082LO9jC|Cdh
literal 0
HcmV?d00001
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_eth_pkt_backpressure_control.v b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_eth_pkt_backpressure_control.v
new file mode 100644
index 0000000000000000000000000000000000000000..61444374d854c7a85ee7cb7ffbafab916d408688
GIT binary patch
literal 13640
zcmeAco}<skz`{`0pCTyFZ)<agLI2s~|DP|$F1J}fgSpQ#|6Px#_=dI3iThZ%9QNK^
zzweXlyuUB9{tB+z!(t<{&e`wRdmfJ>t#1p>IqV;)?%(A(tL#nUg}Ikj7hQegu;O8U
z>LD>x+i2xuS0B%8TJksfgpQYR<FTfR$BV_EoVj;SEW^)lswnUI36^u8hqP4ppSq|s
z>+eq)sYJEHChuMuHKvf%)sho8ttl`)ydYkL<1MS|PT{-Ldfv>c*!zUhW&WdCA2*5|
zVEo-Gxca)!cc(|TCu*;2>|Y(n%6p%A>$Ew=&9>V@<k+IVoe*)_s{hY$wX!oKt6yjj
z`@C6E*5ay<8828pWRU-NZ0@pvU}=~5#@s8qPt%`W_kQwe>YZ6H)@fxPn91S1YTXfa
zV<EqdyO;f&_C{5YX+@2F(-IYn<GVb~nC>5V$5A(V|CP7v^?omt-^p#Xf@509Wdmt_
z7KwcmwbhrG?vpOqTvK>UxRGi41i4>%{#Q4iiQ*Bo`|lSiaad79IHVvw;^&8h+jail
zwqGnTMcUQw;Au`C+w{e6XZ`tibi%Q;KIOXm*;x-1HBWG-{Sw@^!;+V40{2R`*wbPG
zF(;k1oEy}hocpR2tp4B8ctXU)-7$=EY?pJkiSHBDlXv{z@XF?Jkz$gRwRYcXmZwJ(
zrxhm~l+Bu$pa0fLrO9;%!_k@B?`HJbd|7#|eh*j1Hw~4eN14>_etZ40R&m>$H>pB(
zDQ#;07VKwu7suE9{hx8G`SA|6qFrV;uT4nkG^~1VCF^FzFOpT%y=y1$jLPzJ(laHP
zt|u}dSdy#zyzZm#GU>SI7rFUVO%itBxMMM8&(^o8LR*@{Y;U?<>R9xBmr|I_S*-<P
zd-gU2E4J)E|H(5=R!OAmhTs1ShOhP%)cPkRPxNZ^m=?(0P#5v|evZOK9f>o((fiC?
zEL@h_cgeJ!z5cTzU7;dYFFUnN`am1M(Bc2nj`&X8B*q|h@~`Rc;@wlyPvpLN(cg1)
zRg&70tB>v7)+>veRn^zd+f;JXGm}koo8arY_a9B&CG$6UD$jrByqw4{UB}H*CM(Tu
z(f;u3uoG8Cy!anEb%A4Trux#kcg}qI!}nxiWqr)l+?UHXeqGjom`U%y3^#vr--A7(
zhtmX>DnB#w*VK~|6G*tE8K5YjV0v87CiI|&)mMiX+Zqmc*QqAd3yA;N@JS%*k+RvA
zYyTQMKHt_m)YKE>?YosVb@!QxuM#eptu38DYt11Ulfqxl3hS?2GfPkPnBw3TuC?TZ
z&DL9Tt5;+uKbZe*+0L5HS6QCESSc&^=DWBJOM;|iV~04CiN^HLJN|CBRa+Tfd+Me|
zy~LlS-ql@a_Nu0x&SOlES#!JJtVUqJRh*GSzrKa;ysnM)55COPz3{=iWaT8I2gfIB
zS5)oXD_B+bUr#)a&9~s52}l1LhSF!9odHD)TprAv_eU>t^5ag0L!LJ|g|Ad|c^?dY
ze5EdViIXt@o1YJL^p}}@K3-OJ_(XuhLRAUoEq`Ust@_6*<*3yvZc?9HHql_~q-ohJ
z+U6a8boJkvvfx(*i^Sv?|G%Eq#CccchRZ~WrG7q@FPC1J^K0L~3kN)I+!y#z*7>nX
zefc+&8*DE3H5ao@<+5{?o64);u3j|nw@_s3$IKJioX_RW8$I^es8420KfV8y<};CF
z@vEaca;F~TFFM+&s<%sI{_zhb&D(yoGVHsf{_eGjtd-c2I~hAID>?orG5r@_6Dhj4
zK!#&=RHst^EaCL?>spO3KcBIv?aW)<C!&Hc9hn(=H2FfgT<o1*8M@tBw!kF$Z)r4d
z)c-lwGv^+kI;;G<P=2+w){~M=jox|}-5rfYXS`p-?Z^E~*K194@5PXS)U}KzY7Bi_
zR=ul~ed3@|Wqs00c5bw$lW1$pjEPQGm-)+;OmFR7u;S~h%J&|*!4Wzc56v8o3G-cj
za>CE0-1@7#=)B9T9<I+i)BF3&%S8uEONBq@dOTtaw%EJ+{a;Vk4zY~8Q6Bq_vzUcW
z{IG0};oFO*-!H$O)TU7I`)_Esz{Eq(Z2!0|SkBGBn`LokDR;2@oBH>=mb7$s3Tj<g
zs*$vCRp5PIx4qt-jYfywuRGTJG=I_w<2f1iDuME6Z%jTm_4SuTO@WkdXT{AK(@s=q
zp1XW+YtURHm!;8ss|(WeB)-gd@xG%GG4n&o#5oJfR_=Q)nDu$RqVtUjg7-tC>XV*M
z5SXYLAnD4l{(ei$|GO>gL;AZMi?x?I1aZE6!V<UiLS)EaogIfSz6lcAyX|trjk0$$
z*jH^aReDx1%_zrC>#NG`=?~Mym}h!if4e!L;Bwhb&TDUaewvh;JaA&`>R6tVvu)zz
z>`fuOn~mnJo33<=>B5ujono%-fB2thet5!WwM<#S?dy!XtT|4zRq7L8XH@U%JyiF2
z&(Wl7QQ}jbum4^e9#VPwSw`?DE!9S0UY~x+n|f|n@0A{xKFJ-L8f;ioS!u+>sF-%<
z?sivk9lg$L+NqU}yiI9Yv6I<u$o_nHckhAiWv9+$eE%^;H?86R!?ZO?-zIQAO{i5h
zUfX{Dc|mSUM)t-8k%e9h4sSDN$kbcF{?Cx>MQ>_YK~2l|phvqG+f7%Cw@u!B_jKsz
zok87mkMln&-=(b1<i#BEY4Nhqmv1L*+`_|Q@g&UZzTdoUH}~C4ecIZx=Pm2`Q<`q#
zLc6|ax=r7-+jf;n{;iTp50X9J?)<Q(tHf8~lE;eM@h>W#@CIb|Z24}e=bz?bb^E(a
z!#xW-la#er|Er#L+o-L6_haEJ9do@2Qm2;Qo<Fth-owDi)@3K}Ux+DJzNumoVs^4B
zQhm3y{`qO%0kTUX*B6~xF(uJ=N5I0r^1;`xefJh{=D&TuxutJ%$LnmK(zSQ4&)V60
zD?Lu;%}wKDGhQ)dYaMiEsSY=d{gvOA!lksYMfToP#boK%U2f|w>saeuf~&7v9CzHL
zY&GYO!p`(c=i2ki_oJj6i)Mx>ACWWqWt+7lCDlRe{gcK|LYM71wQAcK-c7m0wP)hX
zXEE_A)5|0R)#khG?w_lD{nGUI<lbKe?i)NST6$LN?)-M#PUcGds|yn(ErVm6PgJSi
z`F1GYZlm?Lb!zMm$9c-!8ZW&ndFyRCF+uGY@7x&vqlcDXb7(t0b6t0fxWy6a<|or$
zhTObWfAwsgVnlW5+yjEncXlLw_F9r9yI{u|rkg9X-?apvso!|==($;EcOCwFcGL0j
z|G!taPnYlHTF`Z0?_O)=^4=^4mTC5Jw&z}Dop+n(z`Ww!&A^T8Ta^>u_g1?*?_;0a
zsC;^+>znkSJNEu<Yh;r1J#oElPyHSx?`JDj4=;>edVAkhCg+38uFc`Fa-H)vy3PIi
z`HPX0v)rrimX}ZTUikHoX{21we>4B{;V=2}AAS(keaF3G!K%sP;_P?&m)zmH+WlN}
z567IFPHQ-3#eBMAAKMun)Ly{Ee$DSQ+q;<Si)O4cYMcKj^6`tBs5xB$Ed8>E|0B9%
zo4%(TtE(Pz7PWqNB>bCi*O3jM7>cBP{YBO+wJw@ns;a~Dl+%@K)x~db@AesFTr)c~
z<x&B&abFoDgLz5){yg(a!>jwtpM6cgyZq8}#noD;CvV;USu{HI*x%*d(~VU>c+cN_
zr+rqC<;{<7-ZK}^+N;O?RAs+(W`r&O^lf>YzaN^ycAaChrEI>0&2876*^yJ`&0}W}
zWT{f$R-iLs%c6H)3G(~e63bU8Yfo2aH`y9~{=U_W?Dabz>$&ayKTE*=$+N4P#pM?4
zuhIo__*$PGw>+S-M<Cbg^^C)(F6hoMK73Q*?{t=?sGZk;#vc}J=GgZ~>vxkxocqML
zjf^>28e-vBz8^JJ%KNc1U`D_~jWT7vX3LM0X6<wO!_3lH;G(+f&Enbfj?Mha8LQ*}
z=pYlXhM<@J%GER33^RKjL@VvSoKBz7*|Rxl%i&+obwjUd#WC$awj<*1j_jvSi{|oO
z>eCD9^EaFxa=Rn2%yio|o%$;&H#Ru07cV-=$Jq0H%R<L>Au>PM0~r@D)jqbCOY@LZ
z-oCFkR~s9m_->WG-#zn#8@q_7#F59B9|gx>nP_$3^UaFyEUSZbZ=G#Z*n8^DV%<5%
z5@v+H;drma|Gsl(Cs%xRSJt79$-e^savbH-oV?oJsX$2C^G7w~CrPsjk@6J}S~f;L
zp8jDv<LV{Mp;ntTO4B6%@vMBg>cu^wIlexE+7fqmTkkIp`Fl24Z>^UcPhRw{>peyq
z%(_#r%<VW_zQruu|Ez1}hPu8J0!J2=L`c8rSTN1KX~qeKWyiK3wlGiLy}L|_EoSr1
znO^m~uW_vjD%AV&B2~*kPDJ`c_pAD|e)p2(6T?Hz(o4jfvajCQ*iv@#>jr(7jhCMN
zG@fVT#?!t^Q0&a<C-Y(%JWKa!TD@5J;*Y<K$K043RaYikb_T_COg4DPF*m0yq5qwj
z<XO?~jVZTuPFcLxhzS!vr+ca8FN^2%s*T0zQ9nv<PyBAWZPMN#ov?muMK6b~Z^PKG
zHhc&cd~)Kwc&p0$Iens;=VTm2I3MN2+_Dlq6SDFJgYN7no^c&=*##-{_KU4p86|D@
zO*i0y_61Ep8MX&!Y!A+zAY-Cw@w9#EvADpQkEW}$<X@20-IS&IobO{L%L9Xioo}u$
z{QOtwD1Sfy+^InqFD$=Mw4d#~rcEwu#oL-_!KO7&3bf|$Yq>ge^LN!PqAXg@ll%Sd
z2J>?2-4hNJI(l%?|NXw-6yKbU`54c$w&##Uu!6%|p-Vd&@6FY|rzzZ(vZiPAB%Qgo
zOKvuvh&=Xha@VJmFFoyT{FgkbFF5i|_(k}Se&tYw1HYKIAMS3o{3mI}p&E0&WRl)-
zwF?ZEPa>5y7ki%jS$L~~DbGsdjh7C)r)05YeDgl`7l|)_JlWxDvE#~}0-qM|(#bNJ
zf43*gyYA%oT^CZ5^z(w)+31au2jn^*7N@qFPxX90*FWb8=kkAye;R+JJ(~Rg&&uND
zhDnPJ_nlby`=kGFrT_in4?a6LZAk20$jS2V%KHuM-vy_|1j#>Pyycaw%J-yA$+@RI
zJg$yU^-%28y#j7xudenhPZZ;d*|GJy-p5&a@$RcX_0Rio`rs$C38Bx!Gu*73vhLMw
zkC3=hCBeS9etXrKZyeKB`G&JDI%$`cI@jf;mtUvy7p26cc>*dNuP<6M?>g!4`fj`S
z*^NsA8Jd?I%y&I&<bCdG@1>n<rj<;*(w23zG9;NPkmoa(;mv1!y`^7VbZyqGI90g7
zS=q<dBIMX^o;N0^Hu=o1HDCEf@{CiOS@!&wO<@-p>KR>IUNOFW-(w`+;D0x*_p3&K
z*&Tb=z=e4osak(K1cgmvx_wJt1l80&b=zH{6%n5=Ibp3?`oV(=i+O4_r|ryYE!)v1
z$~HCjgkP!4JjbfS&g&^(5-sX;K79T8eQs2&z{a-1?&DLr!)MDJ43pk`Zd1&Jn>+l<
zKXI-Tvn}J}o2}*alY4*2jqlfe8{ETV=PzH%^UP+gy#V{uyv@sgA73xYEiYK;bx=)f
zVx#!JxI<1ig$~Tx^t%4b!spC;Zy!A^dDA>q?nCM8_Uhx8HebHp?!t6rVzMOjuQMj|
zXWWlHd}+;Ym)7kKf={0QZ!rFq6RIjbMLxHG;kD@;r7u=EOyfBIvnk*Yi*n0~Z(7R(
z&p9oh$l}u@;^{Eu>4L;36OY_8%738!itVoUfzA42JZ5JV#f#nry?NMH%O%d>aP(>Z
zTC0zf(%L5MJ0){qwm_Y7fy28e|LoKx_SR{Zwz|HFuRmz}Y))QV=nO5sbn(j@w>N}+
zSkq8Ez0q^));t}X;*-r<{26JIF6*PF&0Qw>sdMt`1oPt?e^->39i1qw({iFswqe!t
zx;?Kx{wtWy8JgMm&6KC}{tP=#>&y3>CWd@161}4FjE!~jnca#tkt=E*#66Mz%x3>!
z>-m<A7q}960`j}gx&=SBIylMl>ARza3SqN*XGuKivUJm&|0+zTX7kD`ZcKSA)=1fO
zi*;JEM>k5SE|OtPoqN6`rBLFvY*&8ghM&^UI*a3%Pi*~N>3cppCHbxd+xqkNUB}*@
z`TcH{LRF@~`KcF$rfDv(Z!(FQ&DpTn^a#toyv6lAywxjBWWA2gdUd6yi+SSJ`TdeF
zQiWyr$Ezs*Ubo3O*N?^D^Tg~E^>-dj`!=Jpw4yocrOmRH>-L!~S#Zd=M=oq}IgiBI
zH&$IMZt2MVVp@{lt+e;|tKTcy^wzOASBETa*NBhrOnv#Zu_|NU^$tGS_*EVHg;U>O
zni$~D{zCA{Z<e{y&mV1?p7C7#o7tZ4-7!DDluU>{V6^E;<!<JPSnky8>Rk>QwbL4y
zzgn3HcK=l9@e+D;i}{k8TF{q=C!hGQkEx98-qk1nBzZl5*}4r^+NSTD@E|+x&WB4c
zj`%OozuX|F8k6+<bkUp7)@=HJlhi%`h|kJxZsDp>kj}lyR_yESE$V65lhe?kB2=WD
zFT5$U$G|XirIf~-;E0?*<_RC#@|Ue=`0BrBafpCT*^1Dmml>AaPU|jJdmqX1oaIfq
z#R1&|KZ>;c+O6d0_F5$T3!K3C=vB0h!ukc-#V0u<({?BuPRvfyUvapvPWfkH8|#EN
z4^NNd?)QBBGL^5aw%b3&!_2lira|Xds!-2%(--S*-Jd3N`Em3i%eA{73f#HX^30><
zuu8+D6?uFCbEMzNmz_*7@hV+!B|C-DYretecl8BTBAjd83T=6_=EbEvk1jj#+S`G}
zarv=(ESz5zf0Z+QYh6$$;3zw(rO5kK@v8$*y<P<0xcttbi_t{ge-YQpnp~|a8S@F*
zzICRb^iIy^lxOk$&+2g8?9t!%*?*OP_%Cj(D89eFlk53Du|t7Dd!H(u^}1kTGHqY!
z_cOj1GtO)<@MXF1dP3LEb27%+4bM-kH@{Poo_@@0)3xQ1dXFkKbnn?FDgO1EnHF;^
zB>a-<)Rpol-doCDxcg3a`4WTL+rhimPZo>_eJ`8d7`5b`ou6jyk5_v|e{J*Xy>;t=
z$5tjqqp8(@jAXwX{8IiDeB$@j))*$9IYI6MRx8&;v9JldN=q-7(LA;9O=DqNQeVdb
z{XZ`k{P6u%Fwr7ckWVPYCtBLXc$<*Q{@2W1jeg=+x&Jr^=&Nu3vD4#q$vVZi5(dYg
zEIse`!zgynvsaVm__64^u6A~kNc@{~WzW<N;-9sHHW_99yejVA;m5LY--n|gCr`P2
zS2Q_$`_b#df;w^!7n-HFtrJb>%`z6vWeb{}p_2OJ$&153*K8>G=WcHI`lW);!np8D
zto^Uj3u|sayq~FdV`+X=*}ua391Qm2`zCr^sBb#S#m0W)+rLM<KYm<%QzU|4>O!EZ
z$N$N{bU5^`-%6==`4qlHy<29w>if2xa>ajM*Xd3&KHm1^Chzn585`Fyi1jXh);jH`
zUGR$s0%tc!ZJ)Ky!|(m={6BNc-rIb=Ipdr1x^sWl-B8=N%Cf<Klao#F+0G2soqX$W
zx8|P-crF_EV2{7ep~sBA99|hS6&yWMuPj{XUUcimH@72p2?xIa{}?mNsAXz};D?iW
zyN`$|A2M3=p<u_ZSQ(Lk&wo~%%G$&lnNFVic>m+noVPI=Q?`9ssyb;|rn7|g5sS$U
zyxabl={g7;YkIC3W412;V(R8)LBbR7q{yrn`tR5zvdL`ze4+Bi=apuqem2;#Mxin_
zN!8LaTijQ0TEU;EEwv~8RCh=%zjSix13n)UjpdbdS1vwXb<lWqnY;2lw>2LVk}j(}
z5eQkL%6wpF<Tka)(+9G|byd9EzTbcIVCsf+{*{-_nzk5y{~vX1`hpuf7yi8D`iW76
z`QXO+Ut*nYB%>br-DnD&wssr)kM!TNXJZ<o4=O$~YmYhA+3l;h$MFA)hAIxeXyb+9
zpC=v?4cyLl@39J3=<}luQ4wY9>hiyyv{>~2{b7-4E{pPOo7$xu&Be+rUp3G9>%L8H
zillcz+u|3R+ZIh(XVMj}#J<$#!LC-GtGZMEPRU6XJGgIs@zVZ7{WnxgZ$3yp_rfzh
zG$^-yB14<p{`(Og3#6JBcG~~oFrUtF^KCcFo(nz&SARUMY;)0ExON#!#)<4=vx^Pu
zR_wcUxuklzoyeyL8@nELN*nH;$FgIiS9Oi%PVq-=!ZSnqU;a648Rq(PyTQb5O`Y@f
zgJRF`_I^IUSm)CrspObLLR=DM@7Y}UPI6tp=R!@AU5(T9JH<jlvx8zyoYxDj`5@<*
zrh0tdz3Q2Utg{Vosr9{nKI44FJD;}!0gqbLeR(s#2x`W~@8Q@Y^yhefbR@G^8*6>n
z^F;^e6u&>5_$knP!nsXS52FlzFMFSQ|M8@+eow+8e2<D&Z%*QII`A>8Ytt!<OA(g}
zc-QZ?R{fQH_Wb#;z8ft+*0m)54l>=ImiL+c(ZQegpASxRY%Mi8&bd6CgZ)fY-KD=-
zeCPG!7ytDw{_CM~BK?$!W`xYn`afkw=MKDmHzUpUM%%62rqjQqCwYXQHPcV#@3Jqf
zie_#4AUI9uvErGY7gOyY6o#2g*sKbyGu3Yq-v8;>zP$7bT^6s&r<jV5KDRuj5@i%_
zdyUD?W754jmV&-hcX4)a3;Q^q;rCImEBOK^SY++4C;3h<WcZuf@aCUv@V#Ugb&c!X
ztG;qPIcvvoGk--xLT&H{kB~{>(-u5YfB$9GC*d!=HyK~KY}@?yAe&u~)fs6!J}pM3
zq7=quChy;@a^hGm{%y@Hbtjo}ol{+9NA*t#o?0B75UtBHxrT90is}x_M;W0e@9&2f
z-JfgY_c7%E?eNQDlb2tV(O&wSJ7f;)Gj`2b*@T(jwEcL_M+j{?y5#j6EtiFb#>>A~
zmM;FlUh`~rw{+yw_J`cx7<A6K+2^JIOYVO<xqfkH!_TL?qrXc{-?i$_tF@mq?4~Z0
zmSxzOWx0w;R{r*l?+aBlT6vA)RPwUSnob&Dv)oq2e(1xyFLJp?^YcVAqs$L~+3<Rs
zTl~M-hLt;>%=;|mc4tPzX1yhsLdyAm$Ir365wTr&$NTxt&W1<dPAl416qY|#VDh)S
z-v8wCk5~JN{*dHc=-PB}pWn?U%h`R#5B3<|f2ymu<Hzl(Ew_K02cKo1mz0|?a<)by
zWXain(UR%DrTqyR4&SHFfA8;RTFu~ceVyjJk1hUFj=obkQ<(Jptjq2Psr{2J?i(H2
zCmqHssI*8d_1=j!!nf*d*A*!%zB6T6Fvq^c<%DMSh0l@^r%wfRzu)&)Zw1rsDR+A;
z6=P!rJEY!AnxEl`KOAB0S6BG2{l}uP)!PpTe9B<y*l1X_$9~-vhDHB$Sc|L69Nu&|
z`UeRfz2}&`O}h5bt(cuDk5Y}7sc64{FVxBOPB(IOn|Jj7!r(V&?Yz0F432pOe&5X5
z7sm0Xw@Cj>n9AC$laudEvP-X@;`aOo`#E3HQ^)6~WQ#1xxUV_)%F+CIL*q*mL*Beg
zyv262=gDb4d(Y@2^@_P&7RQ9WHqNzCXzuG+-&res;KkS9bLS~3+dq0&XJ?@D<%Fm0
ze8udOJGcuD@7Q5^_o8~wCP&eZ_R#f{jE|`5Us*b-N8q~K;dzQpemgHMtrlOp?vLBI
z86G7&zpxx=7k$aODvH_KLixJM)XN^HjSTl?`Lr@WwBm_7cwte|qRnSK%GqKLz8A02
zy8ARGeaGKhmmHk@n)z>9zVVLRx8OLV#ex;Du55B(+O_G}fxWjbW@<k7p0V=B)iu1!
zd^I$9PTM~b485#c`g>7f$*IFr8T@kfesKF~{(18_ySr{~!t<BmJ6}(aZ<N3J?A>gR
z@9v^2QyrZ%bdTNM{XvEKwa=TUG1e|DuaaeE*{?TT-l>1`>B`q)N4DClN7g1iJ0e}U
zHKD}v_PcW(8WW@L#ESk@X$v;_y0$j<r0U<ZI!9_YA7K*NSH5(W=%2Z_YL0ZK@*9~N
z{|&mj`r?6!H&t^VspS6nIs5q*hU{ap{qje;4lC(hxLEXNjz!L!N5_uL3Hf@xd&;3>
z2lsR`9Lc`8%vi>rW0gUKSyi-P;l$UQd=1j>^ax*M?^b(h$To@Za`CnfhZ!4QtS(+4
zUa0?JZ~5|%6SU4}PW8Rv?z!QFH0x{~hRDlDmz&t~TujW*7rkFC))(WG{i#{a^0*$)
zBi9o%K0gywkDnB>&&X7*IZ%a%*{MFd_{g7p!x?-bJhwbvUgUIVFnV*{UX6A06RZAf
zUJ1==-<KpF32kVuJGNfQxG=ryt5?!`pG|YFt@|H6_h3O=%(kE2+3W{yU+?cbAl~S6
zx!`;~>$dCS*Ah7|B-gmPAFaJ+JV!WD{`R3oM_oQh_~jTGIQxZ9pSAwxs&BEY_BnTL
zOLV;{`|gnc8LljqDx0g!AAi3%cjwq1qv%P^n~#(mM#x@Zy_6yp81;QmV-M3+4Ml6i
zKW^XL|NGc~-#*{s^RF#DzgU(WyZn3a>n#0m2UbgPL_GBAPG(9eEKjjLYgCf^PAPNd
zZzb(Boz;7-3dMXLoswSpIwslCRsXDoIA_X%yAvlEckb~#obBv<-pOcAY{u@>DOZc*
zOi%k{Em|Sfw_%O&p$D?!=FNWs1l_xz<s9!1{P%k6y%~%G^A&sU2Q#hO;uU|mX^nJ~
zzhdjWbBiq;-rh7#t1p|%dA;MZr9q~;$MlO<(o?q>?tgyniBfUmTto9D+2aQv&$#^P
z?(^IgyfGJaOV3?Zc=e!zd$&;_Gt0Rx3Qj7UKbJiIs`%$=-%G3c4@`Ar4}=-S-|cqk
zTo8UEnQ=>+&bPNKf3vXWuUyJ*wOi2Wiyr5zQ}<tTGR7?^4cn^t>#qhYKl7dT=uPaM
zE+@7zrBo-^gfTtq*}7Tx@B2+n`?pO_l{)l$g4<S~`hETe(Jf~>MOIaXKV=hcv-f+<
zzH4#yMcoro?BYx8!cMzSo$x-k<Sj?d&vz3a{b3Cg%;ejBKkkbxkC^?2^A7Rtd{TuW
zv)?l$7G{RFUA1R?ouRc|Elt?!Rmx5C=Pi%>7+Q_gq-uiYYa7~91<eKW_gGI~khF&R
zc7CMtyR|`U6z{*_dwwxZA;8nY`DadG?Io`oLnA+)Qh_--)q>pj&l%@Tnf~j;N2RnB
zzm`u;Cpz}tKlkgkELZTu1yfI-V|c-us^-idp!nuU?1DL0&c<YBMWs$=?s+!(Wm{nR
z=krfro&9ML@?PvZ%d>LpqY6tl&ZzeFzrOEiz$fmhSIze2=_I--F5lp$dMVoBmz9#4
zpMA`pIHSTqTLm+5JHMyaAqO5GSj_jn*m%~ynG)U$=l@sA?AQOkPI!Bc`pFo@$?ctI
zPn<m5bm!n*uk+J6ax~ak8Bg8$d%=S#VsVPdq5suK7nnpmG*<pFKjmk_i?EWwgIn~{
zuX=CvKWq}SR-R`r|CI8QQ?jS${BUgWHdc6;UFYY!e!+~km}{^8FZ6Q!Y_u@bW=5fW
zu!{_@&uRgWePLmH|E@b<xs>Vkjk{S-ZnpoPduugE-j}LnevhYCHe@VKudbEZ^ti6-
zh+lSA`cZZ!4^@NKkcL*FsA~2Q*6+sAoYgyzzVo%VoD=q5)@66eZ*?u!vlFLZ{NX*v
zZT2;v1sore^jd3d9ycBkn<961&+duYZ}r!)tg#Nfl=Ry;OQZhv%Qe@8l2ZSBeo+rQ
zS{iv|<*O$z^Jhy=ZZuM{pX>c)k(us8bI~)0Cw{1ZvvO`&y5RebF0B)NY%N4XULEh>
z|KOIvZuxDCe~aZ<g`Zb)^!~%ombYI!J!yiO>a?#nYpxwU^5<yFe$jxLrMo-sFHLkx
z`^|g5@6<%OO;&Xrzxrz{X8)QkrnmY{+^yQzhr6`-<Sc7zmTk(M6_|d3?f6vb>4o=}
zdwu19J8@~mUnkCWKgFcQQ=6_F`tc%8jO+8%iHov@Cx3Aj@Cv9rxXP}M`$Wo;k9jh0
zMEA2SOrPsH`&^68-MpK7((7bg#9p2D4g8x?_wn+(GvPehVhbdF?UWuU3Rj!N@p0{+
zwZF8m?Y#Bh%Lh9yica2M8uj(_Re|g4lDBdTDyMMFowxs_wC<mP`90AhTU8QozFqCF
zvtj2nxw_6p{0pYOG40%0+VHH_M`d!pjogyHw_#NpyMktE-`$zGae3<V?<@NL^>Cg{
zI{f2`qj1)&`~IfQ+nTDjHTC~}$8eFQqJKxszh7rGb?R$Q#Qfcz+`rR0T)avq@kd_9
z)lDW#_bXjG+EZ7$<?}tKW0L2mAJ0!+7%(OM)OOo)ohii=mbkxawpA;;AE3(f^=r?P
z@B0rvlezOc!)(KBVZEn^4(#AqC}UU6{5$ZQ=Hhv~uO59+R#<u_K`U(w|B2bpHzm}3
zG4W?y+uu9k@#ZUTGat2lyvLfbwXWkx%hB0~UuEq4{5;{`y~pu4%T`XfGtKovVeW~$
zJhnRSzkd6D&NK-%FI*%T^7yu?z{}G!_Lw~gXL~wv&ohs$(bstDZ*FCOm-p%JuJoSi
zmetoDE456x-d5hX;_ceGZ*AfVt{uJfq`_vt&P1EHE7Xrq%-HSZG^I_ayUd^|V$<}K
zvN>*V>ev3?{`tIHhoIixFE(#$8(f~;cNe@ewW~qsugaCj0WrA;<DM!fYd0NnVqfSP
z_FxvrJTt3_-A|j3z2-U6+5Yg!$E&C1&oYXZyk;%Wn>cGyU9em9s%b)t+e39aa!eln
zjAgx(_sl>+bmg9>0*?g_b?)E)yL>`k)kCM2OY1g$d-5lTzaVwmxtzB3GwX#qIQZvJ
ziKv;*xpHOJ0@=<|zO2-&NA?pMOkSn7`x##PR(D!=ea?dU`!DwH)jc43)Z(BvZ~G#q
zF9Ba4{LyHTd2TVmEyis3!DnkiBZ`?fbY8f*=c}=u!RG#-{0}zjCdRCbb)T-2cBpGj
z`_UQGj$FvsSW)(GX1G9SNO_}6?;p2}tFsRu$hfewR{QX+MHyQo?byCv+WS$v+y01K
zreEI9zTfsgR80JjJQnXNOZNPAhFj$2L?dxAxm~BOE^=h|d95Yazbt9$inookgQU0*
z@xI&rQFS|S#DT|I_oI_vs&`uWGhJNgQu<^Y&)SB=|03-d$}aeNB(2xjLBHBrJzDbR
zrWbm<;&yQ#^nLs};DXQz(bUDOKmXq-#Z<O3>4L>kJ2%G_lbZ~Z9$H)x-~Mx=>QuKA
zEAF|R*b_cwb>x1#9}}gO!cW`8IqljNeeV#<%yZWde%ti+&+1#RTJ{%+&$$0d^y#cv
zm3@kLY9>w<;_zL#Xs)|xgJR32c+S1DXC<y=@o}8_>KT*%#V}>b3EO5@;}$Phr!ShC
zir*^!TD5mQTi)a$sl@U@Pj^dPXifL4{zvb&_iVZAk<RfoVB_khg^c#1|8thj&FkJ8
z(SF{IC9n4KWY^agaW+R2^Pf1X{5*V8J<P=STzoY9_gs0CGcK!5I6PGR?wB7t<x;Wb
z&^9Zpm!&MBEVfDsdcV^J4_?meZvQ>?z+xuZ3H9j}PMgJ^ZTDT1)Y`Qq^2~9?R%srq
zZ*rO`D-|XlT6k9W!>;fDSmrfN`ze%T>RMTGBUwq%GraPY^jGbczFX-}dV;F*o`juy
zTo>Q?bn$|-Q4IIvPZn4ll=0~8o#MKTQ^t_b$MnaASIHBCA4X|Ji>^z)aOTs50A@E<
zo98!6ceA{<dNPIeQbgg*>X_{Z)$~k+Bi~q-D$TPfD7ba)$-bY)DHY3do~)V^_xHEn
z`*kn4*qQoO`+uJfH97kARsOEN3~}k3Yobr)_3U}zqQu|dbRg!*4UM;!NlVi9RQ?fE
zU#GD8K>N~zZdzM4f^wO&GM30bd|GFC_PB;wo8ZQue|~Ik2)pCP6m{t7y*UDBzFACv
zk#kDok(^u8Wxa`xrp;vmWs(|a+qIg_IAtzq?3>+GF8?uWDTDHw+@QtFx<wMZiazhG
z5Ec$pYMjb#Ab)<tS?Rs32g>YIVy0Yjc6q=0qPOzJWtNl6?&NK9o+)->m1k+ai|NK)
z7p6Bq-PG&cH^1by>ZPUeT{HK)T>7W_sQFWx=icB%hbu9R+QmOk9`oH@5OXj3g#5Rv
z@+BpU-+sM!^y$s4vZV6EKW8tPVBn(oQLfNr6=(RKkKBsCwQuP-&us0Vy7abhS+wP%
z-C`Z_>|3AN92AmI{^!|$yv3>avD3Bevs*gl;**UFXYNUnlfQqrGoavw#^ZCT=6&x=
zjGomoJ?m`Sp<-C6ns;i=wz)hO4o+*=KkL#zt7(yyaPqZP(yWHOLs9<^-D5rVGI`d`
z7j7%^HZV3bhU*_m&-lgC8O>OF@kf*Xt<CStIp^M%wf0{0&HIG*8?lG^MT}qf?-W*@
zBfP(*w~o*J`R)@3Y|qVncIMRW2lpy=q`nkAUy{oA?z6z|j!uo$7te@^TvX}4rJZ|F
zWuf<@&X+$VvZ7Ca&E8zGtKy@i-{$wKXSeI^nQ7d*^vSoXF8S1MF-G0)qSMCxzfP^#
zXvV#*<(u%w$?MPQ-w-l%XG!I0HSM>Xa&=XtoyDZ6`%Evtl*aw+{m<lWb8d3s58rpM
zu7qC<mG<qA->o&*V^Y_tg2w*1(_hXQg!;O-S%seBYt-=m(Jviy_}!9~SzCUe@!pWN
zpNl{7WPM&_<Jyb~-CkwWx27j7+S$PrY4iQ=rRhf`gSNcjxwP^I&uZP?`S$k9UJCr3
zBVdxd@!gSYg%d3FLpI!9v~P3ks!b_x?ejl;xibIsz0La-J}=mFarw^HzX7w7lMdR7
z`bJ-3nQ6|$T0c{6%G9Ju-j8-iM=O2RJZ~4w*xz*P%BHr3Ic_W+{cC<rd9bkc(0wJ=
zTE<D6-tzA%G3md^czolPor;_uhgR0kF?#eRJZkYruY#}2Q~zpu9W3j}WVW4toaJPb
zTic2`QXd*jB9}dUaq7CA#$s2i6&;I|o<(y`*&eFra7Jh<cl{CPPZsK@w_4x)bfxMC
zOJ{E4tzSI*pDo(rD*IYrH@~_6{4L)T65=<vO}LwDznDdJhx>y%ufy@tHIt_ErEkbu
zd9Gdh;gUJWEf-y3Pi&tcn!}^hzIa<kZC>5Ynb!h;=CGGc;C^%GXS8(S_U$sOd)PKg
z7Ji;*cE3FE*rSM}#kb!x`c1ZRdj9`&_MH$PuBM;fwGPhBdtVf*&B;Bof9pc)BMFa|
znXF9g>ODDk-A1Do_Y=GeKE3OdSk~q|P5Hicc&Lo^;iDVZ-HZQrvA?=|(bVj;6YTl-
zJfiBE)4VJ-rnX;M7Q5{DYW;WKncZAlx5lT;lzYGF#?zPyKO$cG9&)s{dgym$o%PX;
z8msPan4lrk{n7rVR!LLLth)x8Z@0>EuGV`lc}r>qyX!UHB}QU5EcLUq5A4!f*6r}C
zc729@+SH=2%Yvn}!k$cCIc?L;`VT8^?3LPiu5{aH?>l*(fvb7g*|=k)vQwXm_Z<3f
z%M-rua`gP{P{FSCs*ye3!9N5A-2&S79c<tEF5~QB5g*?6=nV`Gb1Lt7@4dD%^oY4n
z$+I`I{_Xjjiu{5fY+T_#JJzMEcg@_FDVM|RD;`YW@4Jho?08t;>l6F-=Lmhdx?eCP
zul%oubLQ;YrR<gO^{p=d+$^bSuQ^rf&Q!~Ynuw3Qj@NDo%4POHdS|Ql@aIoMslZ8l
zre|D#K7ZCP_8KR<w66U=#}6Eg{~B~KH8@*py8rYWy32E3Ya3TNuNN{@cv)7~u%ujn
z?W{!!Udkuqt_JOw@lKiWrD|u74oiIh#kw<k3*B|oLo<)bPVHqsdrpnR%Sid`i5XE`
zeyxi?8`uB;=(>8^veurEOuhAOlj`4`+9059&)Ox-lISK|(Y<1F{WOD&lnrfZDs8{C
z|Mfq=_w`)7*rQK%%MNGkI9Q)2A2ZuTiQ8Uky`gIu=iH>9)f!v8cfPCRdiZ+b8s}NA
z$v^+5_iOZI^=>Kf{Hj-WmEqsJ&FVY6nYR{yx%%Rxu2o3TSF6RLQy=S{)@C&H6S$Bh
z{gTU+b)%&fhd@?Ap4~%hNipF-+o^xw$9b)go#gPjs<4h{<*c)-v(C?pufHzB+MYIr
zyXt?%i=Guye>oKI?T=h=YoEsB#p^D{Z8Y0x@o!qE&&phjC!4d_<~_TfH^*x4!~nNf
z{{ISN3LTjeeD!$G-A-d;n&7eXoi@kzIe~wEI4VaMm*=jXTRO%3;pH0}jGs-}FJ6-J
z;I`79cRqQMb3~pQE0yiO?Ikmd*=o&-o)xzvz0_D1KUv1NGD>s%$$+}Ge8*#iYKk-`
zU(fK%ZOh)j;80QaHZk41hCGQZ=O4wDuetT0ERKEuov*iLzI|E{ASdEoe#<-e?#wr(
zeH}bP-)}{(NUr73Q;PX^c5zPRiBz+R*}La#e75|k<P433$GdJN2rrHfahz3kIQL24
zGNHz!cb48`JbZLn!SiVxOV=;muu|bff5#KG>ddZc2i9HM-o4_BR{dtrTs!A!`>w;A
zl^?9pJ3gg#?&XBoxy1@Lo8xj^K1y=@*0{pIJY^U6-G}RU-k7*<h2n$@cLW}_FJ(II
z7kH@0w~_yK&yUwv{>-Te+Nz`&vV2o&gyh=x8CEOr9+UQ0pMQ0iz$flG0$w_0zUPfN
z8cf@jw}`bhn>w8+=W4Lbc@q=+Q1$xz9ZU*hKH>MZIwvOly&n5!>eS#<3sUx^RqhZI
z>G<)$;@;Bp`*qpZ7xNulc{e;wtjql0y9AYs6Ijw#S};gD{(bT+``^3AM*|J#<Zq}h
z7gO6<k#O(Ov_o@q@AeADc+Poaru}@+g7E&gUP)o8HglJ~R_xs>EGsQi${aEA^sK6u
ze_ZF4BK{xwXJ!3v&a5Mmzs=;IT)cIGAyPxjNjr&S;=-y68v;*CuXS}gthDKg%8d_A
z4!e?0FYH;U7L%CtN#t8u*zV`|-`FVnefVIVw_QPXV!FYTyYEBOo-=VA+4a)O=jNJ6
zFOwGU;FDodT3K~Q@=@%;sUB~63&YFO7VN&u9O<A|`#tEu%GA<VdJ_UqUh&p9y71_d
z!IV!vlGlunhTc2v#yc%PS#s*fA77@oXWl=);N7-;GbSZ}vd9ttA8qjY<z9Jf%T@1^
z?i$^d6jsXS%Xib(v+ZMlA}*@Gw)*wa>p!ZuI;l3Cwn@oec4GD2?cu*XJJqFhZ^h{3
zzI|ygGt2Rl!8N^aQ(tpy$z8s2<jZwOpPIm2h5O!y(?0~R+jXPVW#fLMgu@G8uPH0d
z;(hYBwQtS;S7-7j?3O>Z{<hV`P@TuOtG{00x&3<1Z13EoYrn84@@5<fi*is@UF4bh
zd!nWAjw=-g1(qqTE^+P6p_URie$D)0_w3%{(8Ak2o40qUuF^C1xz*33s&2|#kiPxU
z3oG6O-~1!b7`bZv$Tqn7I<9ZqE1roQVG}nyXYDch-=}weLdDbMh+jufFEPsP`TnT%
z<@@w$IZGPFx954x6POY7v#Z|Ib3vMH+zORR{Vv<XMY?M@wEf|c&=Naq*?-k{?ZLFQ
z+9z*1PCC+X{%h`4?+Kf<RvqfTbLMyE)KjKU!xfvWAF%e!6fK$k-PCQS&4Ko!E1cF*
z3R>Un_P<$PpR#Vtx87&xr=Hy0bz4BnB0rC3*|`aS!`?hDI=44>Q=)ymLFV72WMkeh
zofjQyCO<iT(VF$^Yu}*oS*OE(92MiNpLP4zbB91Zm8;ceJR4On+8K2h&To%aF0;0~
zuwZW$pW;?7)iu|TB%K!cRG}r$E;Z5XWV3~vb7+-o%bX|gC-BR+9+ov{lJzP6`|Z|R
zqdbT8bCr_~dHFx}y6zYKG)3t}+P9foH*Gp(zJAiyl)I<T+VXj6-w^9jdZ#?g`O>N0
zoFw1G3yHrB`X<l4++eLbGke{Rn=w6y6F9YIZS9SISiWEL>=gM2`=9NL;8QzV>SSHf
zXde*5+uU1ME}GTm6%o%U^G58?$E{J-w%c5m7Np$S%Mx<AiAnLyj;O7ZZs-dg$?Qty
z?hToJQMh!wBrDh9NnDoi9ZXibACP-)*!AQX-{cw-{#zwyg?_Dgw0+)E<Hgf2NC<pg
z`}gdQNnAJP-;pcaJa2BG^(tLQ-wU=pZueHoW!C9SJ<?N{H$9{NZDGVumdl$r{90MQ
zN#(0#^=GEr4oe=Z+<0RU;FbN<%1JXkRs4y5TdmBAmq)qwh|gIh5PaVBEhi7p+4m>3
zeB^88X1`n3@rnCsWN!BBk0ocW)W+$_{dd{nW~5}A^(%GPox1D|KGvtoJ%mj+ryKrz
zP?CCN#%bY0lW$!+GUbt4o0Uk77jsmZ+y>|L;#;i&(-+3C(hTn2UzPn?K(AX&D`DG=
z^q6BS3f#9$NlD;Om(P1~`TYOsPA=EpIBj<53Az4pPPJI8#g3R)UFy$uW97_F&++qF
zxbA$r!nqA*51u#hIWzDEy!hZ~ds~9(#qPyTt#3kgye(zI`PwFK6Z`ga?)FsYdz->q
zb7Q6U&aM)!_h(#qef}jG?)xWXHW|-$@d;ZxVRq#`_1I0ZZX5KqU#qKRE!Gz0@TlLS
z`o=o_s3*&Fu4@(%Ju|)vB<vM8R{FUzetGxd$}=yFY-TL1cdgIA;=A7JN5t-_kC;ML
zRM;ZIw!~?bMfg40Hrs59TouFdxzTg_xEG|{Gk9EjEOdgurn0h#_tyR$6@R}~8ov5>
zsQ;FN%WJECi>rJpXSU|dUn$dGW7V`<;OnvTC(CYV1R7+p{5!O2rPs^Js?0a_|Jq(V
zf8gWOxVGF)GJ78hUn?{??=!h#d6xNXBhCCZrL9wT?SH2%)xW|1)rBqlDm{6kCvY`h
n<jWImZe$d9eSgYe>XZ*1B38zVGj2EDzhZDjVb>iNjtBDr%wmi@
literal 0
HcmV?d00001
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_eth_xgmii_termination.ocp b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_eth_xgmii_termination.ocp
new file mode 100644
index 0000000000000000000000000000000000000000..0cf45d549b7e7cb53c46a9eafb01b64dad78ceaa
GIT binary patch
literal 1072
zcmeAco}<skz`{`0pCTyFZ)<agLI2s~|DP|$F1J}fgSpQ#|6Px#_=dI3iThZ%9QNK^
zzweXlyuUB9{tB+z!(t<{&e`wRdmfJ>t#1p>IqV;)?%(w@b%&V566S^-^OI#<C*SZ0
zUUQ}*jXCy<!p`z<F}L)5rZl$A_csnK^0fEVPxCxmwSH@%(q5~V90JaFL>L~l>0h4t
zZL`#7-Va5uRGe*&R3x5I(!RAcT5f~ezk`cYr>xHL{K_uLRM3CoU-vOnW_g`gT!%7_
zOW)nk$aFj9%+f6`nTf|Yte&|yZWdeQkHy#hFIH$iizt^rJ+J<YWo@t0Vyn0qN&b&7
zvVSbH=(wSOK~?=$!L>JiE*m88mEL51?Xzss+?;DFyLYa8_Eqgv-W5&x{~qi4jT=r}
zSY_4yys;%ySJ>>C*_O4ZQkHs7O%1bs>h8K?&N}&xpU=;GR#5r7JLt}N(;G!69{+p!
z=+>d5S7t~aZ|nKo`l9&h<x7gJ8qy5M?=GF0=fb~wV{@ao5vTU<S-Luxor20H&D}P4
z-fI)zmQX>bcmLxU*55uloB4aq+4X08`}nJ$Ys?cYIKB0O`Hw5=-)fm%-1w)ZIjrcN
z$a-w|gU@mMZ9eJ#-25-Gb`gUt_ZqfG0$nL8iy!4R_Ww$-lu~qV&kVlxj%S6Xx=H`#
z6PeGt#LKu2*P1;1zua1E$DQ2uIgK2>tsL9T)vx921}xrh5xOWt%V%RA*Qck=ZaFN5
zi}IaY_1+n-zTafqqI{b9b#M0U9Sfgu3QhX@>f5%=zfZTcAHD6z8@o!hS!0jE+zn5k
z-_yO)H7mJs`c$r-%#V-T%j?(wb(vPOtl!$#MSOeto@~}HtqL=npPpM#z4PZL`xSQ&
zeY$P!df~!Fv$p6uRbB7<2B}^<U#9EL@7dQoTP{d$E!$f?-`{`wr%C)<ec;?phghdq
zs(<}=zi@vVCslUkoR-hNFp<bwQO~fom*&p4ta|LJskr|4tF7mfF06cHGO5N+GxH{k
zMe+3h%I()ICV!Ov&u>xq;jQzf$u+-Uemv^pANAm7$*eC6W`4P-BOS&5UVEX7)@>e{
zhOBA&nnnMTr{37p@MddL)$3Ib*VtUnXICD{muF>RTY4g6@%H|dr_;5WX5G8Ja$n|4
ziP{BXeOqsHwVF;j+!~(We|d5$|BoB~i@5eqK3;H#t6|Dyy&0@8AI&?Z*l@3En&+wP
zEn@3~qc7{^8Qt!ksHE4kwT;hKKQ>Ctv3_@McK`W#a#fM~GS^mfFVp(H%iH48PS0<Q
z;d0!bt<7vMzf%rqoV{`A#@Y>%=4_VCan1d`vQH=X=-i*2#lK<o^YXuyF?AEq3g$F9
z&716={9EGt8pYhL#{_IyH!l3R)pVcy?Mok(lh^vK-tgj>d3p71{a06&;w~F~^m~7y
v{>zrnl3sInAMd)@^yyEEs|M?Cw!)vW+-I(8pE7&by(P_drhCoxNuHtrS_vNO
literal 0
HcmV?d00001
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_eth_xgmii_termination.v b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_eth_xgmii_termination.v
new file mode 100644
index 0000000000000000000000000000000000000000..6f0c0887199d75154924dc3ad877455b00a8dc6d
GIT binary patch
literal 18952
zcmeAco}<skz`{`0pCTyFZ)<agLI2s~|DP|$F1J}fgSpQ#|6Px#_=dI3iThZ%9QNK^
zzweXlyuUB9{tB+z!(t<{&e`wRdmfJ>t#1p>IqV;)?%(w@b%&V566S^-^OI#<C*SZ0
zUUQ}*jXCy<!p`z<F}L)5rZl$A_csnK^0fEVPxCxmwSH@%(q5~V90JaFL>L~l>0h4t
zZL`#7-Va5uRGe*&R3x5I(!RAcT5f~ezk`cYr>xHL{K_uLRM3B7?-NFs`HyCO+$eH@
z@pr4>>gzt=ogUeqsJ*VSe{~!y?|tU2)8-U6+inYyV~hHBLd0pS{y)Rj%Fc|eexW_=
z^JYa^i>p3nykPZ^LH^&dxyu5ArCs71bFb(=O@DUX`^l%NcV@j<r<HkNCWrH?bw|{V
zh5R<|UiNR=8&y4~6*cxvOH?e5@A5Qbx_{suN8RN8SKhAI`@KwlC%4fGj%gv64W#v1
zB=$|zR$pGaPr6`pP2nx!MyBZ#<bLJ(U)^{nibv4yzh9)pVMPt$kb?AxpC1lx*ZF(f
zezCw5X;-_0r#X3S(-*&;_2=Kw3CGg<l<V$iXFX8VJi(pzOK{r`OJ1%C+$-5)Pm2Y_
zoOIT5Zcux2?yFL;`hQ2`2@w-_$1uvVUC!AizE4z7-tm9KE1Sbbib+z|+I_28o*qq{
zR-9~5Hfv&j{#z%NCf6MdM`v!oo6%?UW#zT{JzN>zG*pfrWm3EQ?e)uA#cgxmqzcug
zw5j=9u%F>w9AESIf5xrm$2-`HcA4G0HX)(Yu<E&$teX|TNLEqzuARIyD$CDF&y--g
zp2&P)Nv`hmx{togq~o4n<mOW~N!Wekj>VKcTi>P%ZD|g(z3FzTW6}3rN?|f*wHAo&
z+1n7T*s}lpC(krlC6TThe*Z5RzS>hz>z|N3(W}v8S|E2rUBu)2ISLbXB+mFo?=y3;
za9L{KCDV5H`p=4Vg^F0c?9?*p18w|5hyPDI;yZDZ7=zTwzoxs3cTY(_k^AOFf6viX
zNoq^3KDKvTuPka-RbM-AQ^`%wOg7DJg0JV^e>8QM%-`UtJpY;Vaw5NU9XCsvtTekt
z`@^rpPFxxB;(z4S1&+0u>PzR|IrHTY-;;%v^)XX(UoPADby@#mCcXbM-2BOX5B7*2
zP7_$F{LIK-Q%_1vAmNf`fTDnc>2W=q(1RLQUmad-YdG9pr<zbNApT>+CxNI(%4S=x
z{cG&_d|U5OQ%{Vy?^f2--Df7gO1NOQwsiiiHHTzO3V%5(tiN*2EIrj@ii2CY){+x8
zTW`s&UXhvnVE(sdJ8L#yWqJByrL5SS@8UKr36heH9pX$T8q+`T_^XjC^=!Qd1Mi$U
z@&XU%DqlR_{qK2_OZsd{7ER`}(malqDf3sDFMM6je9)o)MUuaMia|x>nGGUOU7I-O
z#%$cQggb~mHvdCj-0Xx+;t%I7F1KE(uVSctKit2yrsS6X{Jw2F%aobtRL1Ssow>19
z)*#it^ZB%tytSU)snNF*CvTYddu`4mV}bO4jO(NKObTVluq!z*SNX}aceT+?g5g~?
zPvXtxm=>*Fdc{|5iNglJxp~H7;Ya-i-6l0So4G_udB_@T{#?t>$(Y|1b5Hbrx9~&u
z|I5GJyq%qV<<5i~=d5hFrI(k_h;pd7l&NQC`-g>LTlpE|2E~bs9cF(2{9k_4Dos6!
zP+7^dOb6pMIZSjzuLK=XUYlEcD^H?HrvJkNV=h~!=4nrZ*EjoXE|FdHCu!#6h$Hu(
zlxqu^n@>F`?DEln^VL;mvs*VmJi6lB<3$%;A7yJN^q7Batn*a%s%U&%!TBNMqffu#
zn=Qw5?0&sIWpGaU@yb}Acc(wSI=L!+L7$Br`?1oF_*GI_7k8U4l3wg~dFNxb%Mx#L
za!wwooUr&!z~1%#9qSo5!+a%H$8Bs`GGTdwe3r>gP8I9O<qs#Me>YZiG+yjHJ7i9A
zp9{~Cjn6x0oZeTR*nj24x7T-Ua@!uZ%kJ^GvO)J`aD>e{AL$v5S(pE`o)132<dvuH
z#c)CPyiT$6sfp)rFKnN-?m>*UyUqKM8(W<JbQKut?3a*ZP^jFleX#3srCaP{M~h_#
z|4z91&Ht~-EAOYe`cCUu=h?{V^SrR+56HU_p}}x4)niwB??UCN%iPOunqTmEvx0dR
zbNl)2@_uagI&-f-wE2|#Akys$SA9c*(U;x&g*SZ*neH?7l${LGoSYKJC;DXRznJ4W
zr75#2C!f98xADmO$0zktYc4LbeAL4eDD-Z9xBlx-P22vM%Ca8~_Ift)x2mRFvw7QB
zj_D#boS6%snf(dP+aU1$yv6**s~N8)-~9JGMRD_YWpR7qcX_NeYpsrRq;hSI^Ss)y
zCt8@-;aJU@`?()^t9QtC6lKI4UE5~ed4-{P>BZ>9b7r1be0^=Z&k=#jTc_rBFmZ*}
zF4?;v#Cx*lzeE+k-05|qlfQq7yl(iAyT(+;>6^1)h0pDf$~iG**&<m-_`X(#Rddfh
z5UduH_By6Eyf^QZkA7$4ag!>=i(6%4qvkfHSR0w>G4Ax&>b#P0D?{?$;yb=-*XQ}}
z-N^f}K2+=R|Dbu1Tn2aL7vzO(_ckfMyZXSB3-^<Mcx$aXo2j&Z;vYx<Re$IE+}QfL
zBUJRsd1uo-s?)D&SP5U<B<y9K@%41cab9ts|8B9@-p<t2`F3Fmw^g~wAA_Rb3ijvk
zIX?MP?)E();Mv(p2ikmCZI$nIWcmCRd>zv}@#wrArTtF)-=0r-yH(+ync(!Cq*uze
z-W5qZU!9rna>49@^D_OF8KuJOZ+|iIIPJzd`KooO^|@nL?PvWisPy%lR_j^S#9mgh
zXZEbd1=EjK>G3{SW|5xpHKAm2#^-&z>Z<=5gwA-Gov&kjR_6-)=7R~`?Kcd~Pl?p6
zlYZy-y`$&xb~(QVF)w!<_Q;<7PGGa}()HU`U0QzFKIeD9*<H03^Ihwswf2@RX8P-1
zsO#)<_eBp!pulCOz=MzS%$rPF9(5mHe>pdIv9qD9<-^TpzU(|{)26L*)H%wudWj+X
zuY)VDooxB}^~Hg;#jW}?*Q$niZP{8KQ_A$ne>N+tlJS<>X@WEQczmxPYEAY%UH-?+
zYJFwgJH^B-^Ci&-VopC$aGX}$5isqiTuQg_g!Ml+yxEqy<Ur_`a_O?m0XMp%FUwBe
z`C_%-=9@Qonja)CiwjC9{dHn#%(P2p4uSRjGS&Kq;oL{V8FzQfvCp`;p8c;9C;!5?
z)hv7F|6oWsYi5v;8GG#68JB<A{r95W-|ke|;kW#=2BX-t?Z+1V^mkbLqSVvw`S19z
zCr!>VHR-Dw``0~G)ADir?%y1CHKNr{`%#x}<&RjInBps4A8x66-~8?HdhdeJXg0^G
zrba;<B+cj6i=`Rff4jDIv&`q|T~DpIODw;BKOx(uE7$#+=9bgn{R-?GxcpR?g_uTa
zEN{K{NAKj;{aVMYcV4w$aW=uwDm(9sj@22DXFo+wn6PU8-u_s^R6lb;a?>l(DAisy
zx8F~%@6Hi9w_a^g=-R&@|CN7gk9??md=6h`*<97s1&S60DN^~@Bqx9J{?Wa8+ot>!
zLGiY^dk=>sNKT&WATZs3=dV((HM`=}WS?^=Z`RQc-+!vpzOz5cwdxS73g@$H#}2c5
zNbXrxc82HQjq>DU=HJfEK5n&7dg;lHE|u#WchCIGQn63Z+^Xbb`bOvEZ};ziwEL~S
zN4c=E?pjs}%YsS#4*rqK44V%G<!*9Hc;#1m!f8$K+u5cSuUk44{L7u*2$l%8usDVl
zmOR?Z=l<M5D&eA=Oqb!x3Ykyh?u~&5J}ti)oLc|7rlFw!dcKR<3AN@sR(}(sA2-g|
zd~httFDNoo^0l6OAG7|aB<3=$uY5AE>+ANMxR{_@xjAw5G<}`Yn^)z;3WG2G@cp04
zb$H=Z;o^@>KTTBK_{7XlX{QxNM<4r8l%ToufTG3qm8$Dq@+JyQd265*$g=$o#}OXQ
zbG!B46*f7%6Z$f_=Wu-OiBnx!*Y>8Y&g9wJt9LeWom!3Y!IH9Suj_Zd&D*>;X8QlC
z_Cr^F>a(|&A3YnJyjyo#(plBDExLb>ytR_7xF(;oN_SSpgrLVq-*E_8zK^``J@u7=
z(}o)}=XqB@jCZ+HZKIa;jZfLBY__CS-bS7YFFqu^7c7=uCS$6Ro?5Yl)y0MDQw;YP
zhvgdYS=~M~Of+wNJLk|n2lms&fB(!&soZmY=C4n0T8(#IJAaw?$IS_|K75|%xo`5v
zy9KU#I#CMx`JoR*TsF=9yCF#4{#8bZcjA)&ekDIby=otCzC72E^Sbr9!Y;>~+DkL1
zt}LDB8^8bFy#o^tbZ(sUWXs*G;H~8%uDYD%GY-6!>61UV=S5$2-l`l2H+G*t+&AM)
zf*ezKlsXD+;J*8^q~)S4qs~{eRTr9OalHBT=zGpIH|xD~|4u!>>H8^}nx(%PO#~`m
zy!z>I`DM<%m0r1)*|Wdaw0>6h{VDKqW<}J&<~!_6s%l4eR+rsR-g~q;W?y@x3;$_}
zJWiXo)rUf^`~UdDDtRnkD0AVZzX5am#NP1#)hM@UT|BFJ*L(K%Un?4m1@Aq56R+j@
z*s$d4l$)1c3$!zaYF_*i^-xr;*LP><+9^EMlR1xQ9Wi(j@O|TRPtWfrKbLK0Ti#+U
z`Df>+_UmOmI`NwVgg!4Yh&T~;YPPJn=icLL&M|fkf7}_3em_2v`?o?xGi1Uombr7E
z7>9P9N}pn95TyUgz{Xp9-z)Wq&XSPp^C#}PrvK#B<R{<KneO%Fx|gz6Fa^0C`FSZn
z^Z3NA!75^lot);c%`%?Fv!3O7)$uGoiMY!)pW2VuuAklMBX;g8b0ver>B}WHjq8uu
z%C+8`=3O-9cfTWZ_R39SWeZJ0PYHTFSMTrf^*pvqqN#e$;SFn#-&|`IlW5jp$|4om
z?&>P$GU55wQtc&PI~g9zB&X;WR>bK(ef#t3V#bg6&t&{p-m}YdgZDvAJKh$S1v?v$
zJ<{k^$v6M_ljVZ=gK1te><O^}6`$`qU;h0`ye!Uk$L3j|_Iyw%5zC)`H?q}x@nXNT
zu2nnOoj6tpg<U&zhV#!W_wp4?JRcJ@R==3e)GRo6#p!IrHNJOMPF-d<UKg6Pv@2r%
zjpQ`xFAftKBQ=cH*2V|CR%_(H^{m}^=4s_A+vfZ}be2Ql@z;o!`_t{c{r`2I4ypPU
zZE`eb!<Rk#nhVuyH`M!DOzu5v(-h(LZbfB6f!l+5vlv#&_WN&<v!A7XXz$^N+ioS_
zH28n6lJ(MJ%Sm4^ygXD9SC_7PSoFq+C#yUT{9!4ddm_M~wJ3Gh`!p@LW4y<@(#0EX
zB~PvTFU)l4K{BhE0>7Ner1v?u)~Z-PPks5?J@ZmbeognD*$e@PzZs_=aVy^-a(>O6
z@Wi-JKg}lVcUU+-E3c4`x0|xh@AwO&EeAWY_)ajjs?P8E#Q%*?Tw&cDoq3+hTv`XT
zTpv|Ln`Uy}bU46y-PQ4H{&CU0F)FMAo6<C{*k3z!?E5DRiHZ%`Ee~S-JL>lRTzqDh
zaAe=&gplMT#ha3|d}b`~<6Qjy8`CmHi}^nvvgZBR`|0@XPdiyVCa}1iJCn>{e|S>z
zn!`Dl_U>eknm#errmjQz)r_L&d0$hXY2Rsm72L6Xn{}DL)BPA;2L-kFZ#pj&`K+FG
z+IQNNVBS^F!;80d_KVAZxZeHkV9ybq`_t{RN>_byT2LIZ*H8TLadx)F({)4&-`<d!
z^!+vOkG(5@#%riezkPU9NB#SNrKhD|POF&fo&D0|d+E~B;OVEgnQ#48R4~)ZJ^NZ}
zY58@_eQ7q;%8VT!Rw#)oANA#axaqgU8fG0e*REyylNuH`dWdL5ee^7R^{zI(X-?6$
zSLbfco$UAbDu>eqjoHig+T5JB?2_~@*6Ic4<L6tiE&aOc*qgl{^6$Dm=~YX;+{V;Z
zI$d3MwJZBqKjY3RSNRSeJM3O=m3Q|2vigYoycdcL|4*FdfA*2(vsW_p+nhhJJiW$S
zEt~vS#%1UA$9Jb*+t`*X?Y(<f@<*2au8BsoU+}ko_nSS<?7({64O11jn*RMW*)rwl
zL8IV;$u<#rdjDrH`(&#-QNiTUy3*y>a`v}Ida1}fh%_y$f6ej5cjpB*{>z;+wp*00
zHf^4|`u_8mww{tXvSu?yU;q7bZ02)absHZ3$w!)ZD>J;D`z|1|_S7oj%yW)g-YSH&
z-(+)o79+XDYRU#f!OkP;R|^YRKKV;-+##tX|54%V9fp~c?2a=|%hyO}++JiH5_+|D
zI@^aL#)x2U*VmJG8!c6^$h|sYOKH%1`{LZg*J1>WzqaqJ`B}5r<jfw$C40DEcE3u{
zu3i!r9jyO>MV@t|#>suouPPV2|6cDH{XhR<^ene!@@oaHmfql-#h-rrv+GvVUI#Ch
zrwxS<T5g!ln(L7=O@5Ulck`R=YgK;e*6!(-m%N~37ici^kK&e~ps&ndnR59iKWwvm
z^V3iKd}Ma`l_SB+vPFJtW@MfBaZP($-{$$k=;Q(GqT*u{mACGi|8`c0RE)#jgMkJr
zPfbGCY+u&tH>WQ0$MH3VCyv@Mw^+}e*7G+-#4>m0{N@Y4x-FlCEl`}zknr!d{eh~3
z9zvV{EmFEWC0UlmEmPNf3#(OG=~Dk7L&eF#1za1XpM3aUQ0X`QT)_8^3kT0mys=SM
zX8*30_9~C|9kKQM5znyLZ*E*l*wRPL&L^%s-u!G+R@raU%M&cUOSR=}GlfeTl?$RT
z&p3K<Mc<bfvvdOI{%@C>P_uGYWw^t+usgY*SM*6_mCh0JE#Z~tvI<xiviu<X$^`Qy
z<zrfXM-p%9z5jMy_gTAtj7Qp++ukANef-<M$TlCD+M&3i!AHNI@7ak|P21OxZo1mD
zGwP}TUdpBw^|bY3i{;7A{-;w6WQDp`ZkuQAt<iS-PgPFZ(T?*=<BEkN?k5x<tZ>`;
z`ISpvY}<~HjBdy0$j&L&`Dw7(>pg2KyLr#dK;{Jrht~W&$@HwKZ`b6=q$rN-F;e%L
zX6(3~T2!qkW`8>%=P=jYnhR;w3>*)bzMJu@tcqQ8J$#dK;{>hk$}1(GaEggOu+h&l
zoagd5kzwn9@gu+0B?J-=>6EeRyua9|CO`FlFlWc!x96_UxUj5N-(OhZ7jwoc*~P*Q
z_ddHRGcCP5S6Z_@DoY{P`}}9kY~QJ|PdhxTZ!gSGmyqsaF&5bwDb-^X$!>f+<MYm4
z1|Lm%{x8|{GB9n?IVs8Bh6T+|`$R6b-f6gE?`Xefs_3W3ot>v{9N4qP`}&$i?uD1c
z&iPNs3VQx(-<$Rlcb)&%QjfT&^-osU|8;0uc(n6N@tH=Y39+vhFU=IZeNH&S`|I|K
zyXk)~9Jp9?&u|~F{gMY}yB2L)%@JMTIc4V76?|D-wf3<a%7P~xo4M)_r!wajO=e?_
z$d%$b<v|)+k8_pXw(Qz3Rx*Kwjo)L&AK}UGp3ZP|_ZQ>|e$IV#!=6dsW)~d)aOK0=
zd$l<WD?VsWXLq!I)U)rj@7K~#cc0X5kvwQ@;FBrkuUry-jp_P#?mdiadkf6lE}TnW
zkuTftzW;%7X-V(8=k3qddp79TI33>h>l=Ii?Er^7!4uJQ=k3@ddDfsuU`<-NL}Gx+
z$^x;L^ViHSO!~F`=JJbyUBP?f4{hs;e^6Ma`Ta+KST+ko-~SS(txky<pXC4TWnJ+y
zBX-+l&v)jWosTVN+*<m1|HXXUtvzaL;#F54nLnQMQ+K^%&h3;pZa3YY98h~Dds>f2
znxRc$;`I>w$Im769=|p3t!PUN6irRIbD6>4rTym*(Uv1yyNYgaPs*7bmi^q}eb9wQ
z&#ybC*yanLjoc@Z?y&Xnt@~<A)^4%X<f@%3pH}lG(;~yhG3}oa!})%<mh*xKE^=3P
z1+naZnpyqv=iQyp)?~RHT_07>^lQbW=gRx`gfbUD&R(fGpZTd=)7ISrLC3rE?nK<2
zt0M4`=h$SC-47$bZ{)lExvuCA-?=l#r^+2tQGU8?y6U%s!G&eKF8T4n50<5-izxp6
zwO4G_hxh}%?0fQCQ{_UxWs51=u}AIMxu@pDELFQ{7V=$nZoBvD#u#?%x-Cv_lY1k3
zSoB`o!-B`#(wm>X=9?NP@Pc{aI_1Xo+R5{;GMs2$e(Om}^jp?QHU8QyWjCHQxjw$<
zyYRQse=+BZyjwLUSMwuI`1#o!>(P*tV0ft;+-cAvd3}!B>g^SGwry4J-Q*?d_kQ`T
zhKu`;UA>b1G<9kF?hy0NRNhky&i=T%CUK=q+KI%%eXF{?on9I+cc!d);I`q`gkU8X
zgUjLn)f49^J1=f>tbg~Scw&8xDCZYTp6r=!fhUjVXsxJpQYo`osHLX5GT*t~qeSXu
zXWgU_;rdkzPKTZAv~YjE@cTZOaQ}IKOaw}9{=Bq&vS-8GU3+z8SsfS6;NzaSBY+`d
zO46lw^9$~%uh23uKbM@bNbISl<bvnlf;}RSUC6cA_Ql|*8(*>N#n<=rolQ=Ch|yH`
zjat1xWUE}hO^n@v)iaycD9KEFvcEarqyM~fu<Xr+9u16tGd2r2hZXhdvQ2b2_)y%o
zaEsxILW4`!-7lGJ$nZ}pd4K22&*^qKOD0}unx81kr?`N{irXNuJT6>CEb*H9{>wqT
z-!gsQZQz}@QGMq*&0mw>?%lNgSkc1UaR!_lj-7ht)T4M}_Pw@y>qH8EhrL(Nn!HQ(
z#n&xP788Hz=NdV?z4=}lrdq10<{eZK)tmR#W~Q#j>3yAh%^d#g9yZ=-Qgcb;<gZk1
z13%mQ+h)95Ki7NNsYjb9d^-4U)9m{@6#bZ&zj(1Us!O$3?N#MO3)SfG=B4j=+ZxZl
zd*E{8sOIu}N2FUS+a|wtUwyXd*yBgu=iaZI*xT(q<;|Cpjjon_76E-bR$DDNYRc7C
z8|^TmL`y_9y<zj;Wtp+9QZ@We%A4Y+81A&#)AOU{!k<@sU9~s68lJRXe6WA}{#{A=
z^;7=-T=4UF-2qLO=}Y2Mitn$OIe~fK!8Uu(nuPC06`5A-f1PTgXN7!O?x?outLZ&Q
z^Hje26)`ynmgeti2!FTW&SYoV9Il8<HOiiwUlyNH-?t<8S1PNL^@rY*D|bEU3aDXu
z-;%LKq-6f&wgoD=Q$=H$LVaRfetvxT<wC{HF!}Ro2bGF1N1yUYf3?O_re%@kp0LEG
zt#8Z9F7y_i^WNFr_%mB9<o4SuS=uudepRGKZ2r=n?kPS0-YdrbxcHYU4f#fg>bEO@
znx9blGW@M?pPjnE0vkpt)s@_`Il0p2F%DfE(tdnmwH@V;t_w~2Q)<4F&)_oqJFSML
z#sbV5VuCW(UKJj#*F6(kmiJohEO_$EA?*tPTC+R0=IypgQO2tz?pG<NBxhOLvM<}*
z>(X)If9o?pMH>b;Eg?Ri)90K;V+&OKzGm-zbly#m<No#e0*;}T(`H93{coAQ=7Ua#
z<0{z|hm*GN4xO;)_GV`F759}MtlQqJJum9yat{CSRSfII74L7Jmb2^W=KbnU%(ITX
zW?lKpz`iWUkJTqYpiX(#-UZV;?}e`J`<Xa-&p!6-+_&crJ6S9cKXshNt|a=(jFNl$
z)}L0zeX0%oT0V8=`k7~SZWYJv%i>!3qV&q5?;Eu%xnnQuvDMwb++lH>L!ilNZ=3z5
zAA26v_{`qFWAa9|T<y{`TQm22Sk<QgKYy&_p@rwOgFc<olVhU2^*^mT%W`i^!*@-o
zRSXwpH@~0XlqZps!Z%}gj*ieKCTY8C2WEZP$m+f;@Z6m)P4?r)?<Jc&9J*@m2d!J?
z!Is2VFL!KZ{Vlmo&vKLJ7B+Zw+-XZ$diQ3c@yn~J@28$-XV+2n|6l)hPW0M&GbbOj
zK0g0N$0q;q=TRoV6xZC>d*p9*>qK?ue$C_NmzHo%nsFt}u}7|DQ`ej6>_SInHg<oO
z*EqWO(lb@VzUfi(o)>fm`nxT*-udI1x25H^X$~ddtefLYG^)MBmbnE<+!kD%HsOfG
z1H~&h9+m#DYWG)Mn4QDQ8809g(s1q1mMHxnFZqR*|6^wo`+Ib;ZJk5h|FWB}=M+zN
zI{C~^k@euo{0_-CqFsKIzRrlqS(WE?XVZyOT1OA%XP$eR>zAe~ctzIU^<~+j`ECwh
z_}<)Zb&E5t{l<Ia-<m6H&$q8rob<r`o3CbvXh>>|{{5|s9%)Q-nI~%Yf8iy`so^g}
zWqZVrb<6+vu(1?XcYGYs8GHNkyb6X&t<RM{$Ch_W?2cA^=fBo%X_NG(S09<}!?&ih
zHNW^;dtR1(&NU7tR(9@%4b%N)t3NZ=G;b|w%I}-;u=+~&_NZj<d%QdU=bx$Vnz~)`
zqt5eh_wGghU0Ug$?;b08>g?7#M+{gaF2zje|M<4!b%B}eftO4ny!?j`Mg^^ZU3bcA
zkN8{X<=1s2HdU3bU+}Upp|-d)?*7VY<sbZn|HgmabW+Y#gk?*{j<QuxmE)3rUt!6=
z$~W&Mb3sW6ci76gYeKj)T}2%%Svc3IapkJd`6D0|KE>emU0#y{vDOvcZU<HB;%5nl
zADF$hg4gxijfJXee@fL;@*git^x}DF&T!?(mNuELrT~RRJ?(8qsj0PWS&6N)LOz%Y
z>76t`FlF8D2rCaRuGmYyy!uBXUUfX5aGGU-Psn4B4q;_|w*B>C3ET%B+&+}yJ6-Ov
z@(QQJUBas*yzDPJ)H@!n3gWo%x}nv>;p^7UN#4h<{h2M$_E=CYCgYpF_~f&!$tAar
z$`mZk)f5e%I9p<R;7spVe>y9VNJ?5TgeAJ{JUHv}{7B|wPxBWqSy-%5Bhj$WC;VyP
z$0J=;M*9madPSdXOO0*5a&D%2^2O(8F8?>1#dB)<xuV+hI>`y!;|`fDy&@-J+N^j*
z!8yRlh|6rkqZK_3{&#=hsheULwDH=MU)68jBXSp3OnQ8`w?Ok{s_>;umbl>9U@6|K
zQ|(+ln^IJ#R4p?RP2*a!GR!xvjbTTPD9g|G*{d|q{nIGf)OgW&zN3MOQSZ^<ce01y
zuPxnh$5rF$TsP~edq3hDWMc2!I&n0JLs$Rvx%XSuc1iNRFE}-4GIQn~-g7*!UY!kK
z5PYCIv+Zc*p#yQ7GntRMO*(x*T2J`k*8ZEpb&A(d&n?)<$!FVj*KI<h5XZdx>pI`e
zy>sE1WYXo&+gD6nxWslpfA{SQ!`X)|^&cGcxGpX;HzupGSn<l&{|1hp%wL3i4@G<M
z=RLS~Jkcob^7L9uxml+VD@wCO>GMubEU((Pd6~EH=fu~4_X*z8f4Ba7v@_$0%G95S
zbk+-O`X|Lvw)$CiZTMf6cmbJ^@~l~GXZ9$D2W7MOtp6sg`^fCkxxXJA1g40cdpg1M
zXPfbzOB-x=#y2n7_2ZcQja#`z@51?~D*P2(ZRK#S;Mg4L8|P*)T%Kul=;7=4i)>;a
zNT)pDTzBTdvv=>~GDD)evoFl|y1-?i{afMep<K~<PkjrvZh!Z0b$cEo+nc`;HoP}2
z<!6;JEww527WLY)!ENuSPxcM65rPp{S6)`RA8NmD`GngCy%)8;IJb<ap?22wD@y8%
zc4U;~t$h*s^j2TR>J7eMO7~n~Jev4nCF`7$#n)b3`@2)dYW;`sRqoYi=d3k;5F_Sq
z-@@$a9c-L3Z=3!bqc!|@f9Aw%Pp@<4Y+bOf&t&_~Z%tAClcMVWFW)^kdN<oHmRAWz
zUYuvv&)M1RW_C|mRgJIViE0g>8AFQUi88a2Vy(VQx3pS&*X#`_Uc5az>A~S-g|G*V
zIcE3GUkR}+Tf;k{Nz3;&=QEubxt+Ve&se?7e}c-wPdPPD?ntt@#qA6@^FFy<lijiK
zLRrL}h(9}{UOsuyzsSqy>(S{e&sVHqWL&!3py}`LfL%TPCjQ6Q34ZOL%{E)Vcx8W(
zHt)Nr4OK2o(syDa(#?PHYC0W$aro&0u9Cd6OD`;*p6i~pFd;phqyA|>s|wSq>LZJ9
zRX<lsQ<E~d7VY`3c9o~xqX@_7(<=-UIL;>Q4c@y|KJM<Gf3@o#GtPZHm*pPUui6{t
zmqQ{n`=)#oJg43KaKY6q-h&tQ-<EK`XRbFApRw|0i`bQ;w}dZAD;(Om#h~P_$d}^%
z2D??(b1B+!Cb}uxX&TtJ{;`lNTeZX}?v>Q<o3~d*cwU{&`+D2@@_DN5A4C35+c76$
z)vD!95mmY@Z#oy%2i>R)iSxY7C8;$zL-Y%8Z`jA5E}tJd9_>v@`;~Ava-%DwH)knJ
zys!6}_{`6j1ZE}NuG=v;Y_7VRs@vBm;VgphSUpd%E#Iv#x$d^b)tDcV&nB3uJY|oa
z8yz>_X%$o5{j<xzxk#It%elXad6gehzeze~&!6-aQ|J7?dNsMK-e=|VUk(!{E_{1v
zo2sh!9_IJE-p2*8KlXRXYE;|OR>yQ`?yTj;<`>;!11s0I2mGFS_i(?KBqyuZ`L)$D
zwo=RPzx6v(DWcP>y}{+(4=<r)HBY4v9U?j>m9}Onf4R!t+IRA*tLU8B${sHJvh`cf
zKT9}!LBVwW@l~0N9N!-O@$a@@`GVFxCPL<Aifg+5>4ded6FfHE>+JJIlMlKGPm^`i
z|6$cqc&{=b$l!#d-H+>SORJ(+a7hF!$gEO%8YS1Hb9Bo0ryFd%-j^TnURd8OWGeOB
zdyP^4E7wi0_snYG=6)IaC;mvlqt=;M4%&Jw(_LFH>bm`>+O_gYHyI=r$1Dm{YxOnJ
zTl27{>&XK1goG+Dy|j4;z2-|vEGhpO_`mpA$rUdDrMsRf#Q&J}Lvj1fg6ymYYnzwX
zRzInjFZ`3`lhh%<Ejmkj`Bt2qD_5w*!>rS16_cJnrSjNA>EHeyDz!XIM13PfjOIr#
zd*fH9vf@jW1WOO6nZ${N)26Ob2fsgiwR@SV*9<>Pxdi7Vne02e4;`EE`NZyRk58X@
z5VuvX<>tfk4%uBDoK9M46D^ilszo2lU^#lAq((q&y<A)_zsK!u_v5o83}Q7luety9
z$B(Noj8}-iTb=Ef+q<GJT%q(txWfGYxC&u!&2!?L_1e<z-!$G@w)P7D`zN27uOzo@
zuisGcvVQ+<|Bbq9?{UpKbU}B!Sn6kc>9EJs|5-3{7<c{Ms`~w9^kv?@>nlV}<VAR&
zW?tIA<CN+2YXYucFIqZY`<rlYx24M62O>@r%;W{F*Z2H&DOxe*jiP$A-W8!XVP6J5
zh2^P}et2_iT{j`pthH;g=4zguY#Ms&B@Fg-JiJnxyFdH8nx@&Ohf4pi2hED#EyR3e
zM)etv-7=+{{rR$PZYs@G;o1M8cX5W<+$hd7@21Ym%4TZ&y!)hi@ec3Xx@kUd<222U
zjvIaSeRIY>PV(4On|UF|=P$lXVA6Bd>|eC`!s%siPUJ6gV`jIOKOJK5@Wbx>RaR`l
z?b0WB^Nf!giC*6+R&Zy%gyZ!ib*nsf@H4H+Gfyj*`?Qu-V_vx9RBx8IrVq>o^2H=s
z*C|i${koTXqv4yt=PIj$GJ|KbE!-;f%3yv(L&$Q~OA)JASn9HeOcjtbmgs-U8h_&B
z;i)%#ybey?z4yqeHe=3^kF9HbPKgSn<??%<m^fphZ|a6A3Y(_=xH#jf*ufL0=Es-*
znpD5Rbb6sdM(LKrPZK6Q>=O2G{_LY5AfjR8^h~qM@cqAq2W%NzucZ4ut#dpn@G<_>
zngAEJML(+kIL4?tdrMrmH{$4@Wtb}U@v*RM`d9aTWo!83p14c#@h-_;Yw=vDH$2IA
zTg*Y-&<iZbH75%O&fI%2{z#(LyP0~jb6Vmv66U4cn_hqXz=llT9|yI~kF7RMKX6uB
zApX;#6A5gE`K~USJCDDMT-LHG|GBl$#+0pGw>S1|eEMU`_p4lQIK=15a%?`5-ynM_
z$gi*3<(sOoa^r!$>%Bkv$+|k5CLK2OeD=gTqCscB!Jh5rPgk+G&XkGb`gbBjc=opS
zHk&7|ytq4cy-?qk1gVw!q8~&2Iil_eX!uxvQs1?)GUJl_OIOd$@~6MBb)MTD`u^3$
zc7Y$<7f(n!?c37Ad?w27sL?&{_|qoo){?VY_Fjyew)dUz=E(*TwLS;RCpS*Fb5+@V
zpwB__=>Hur=DwI`zu@o9Ur+kk)fXp;`2R4w&%@d`{nO(z6<)SeyLW%seTzjjA|amZ
zmgD>{2TE8^D}>C*eX1Ab6Z&s?a{Y@$@pnuqzs{9<Y3SwgI8ENdeDP1eDAz4B!D%kO
z`gIA*Ope>6_}<cb$McPYSNFoL>uoD`YODOnzfskwDI_N)Qhms4Nxt<FW1r4qSA{*s
zrdQX^@O?H_fZwQRw_#D;`LB;Jz7nz3+x5rC@4+AbWv`?=1J~X5K0V7#B$P=rd1lu<
zxttuIGwdvi+b)GxC|g{xsD7$))%dHXwTxK5ikMDo`;C<<&JSA^W@R;=+pfg8X1j=W
z(S;7_tEU2<pOHxKxTCjn-Hf;2-@DCD?0sv;C)xF+`s<MkozFZ(WRo=9Tdz86eYvvr
za!Yr@lgWRtuVK+KYMeAVn(GMPg0AAlX{^iqt)=x+zbI7hW3{<A$LF}i=G<gIH|Mg`
zArs3J<8FTuDimY)`R2Z2-x4;{nuWCn%<U;_e@Ahpu6n?``*(bELXN!-;|BS;oe$Y>
zi7w|qATZZ;>HlTx_mw3x&o7z4o&N3JLfPB9A88+7z3J}No`TJHUwa>LV_TE)eC?kD
zqUx(!I&wmP`o4SBcY1U4Q|=X4Jx$LoQ$1h!>*UT;aei-EnwRvS(Y+dS{bP&A)@@67
z@-nVs-66m5O`6hmWpyX@sSG~yt{1LMaO4*_XeX-3ns6*6*wgRW_bB#P;jgAyzqixa
zwa!tWi7z(5_m8$rMjZc}qf;s!IM0~Bh|b^R_g%c;o7;<bOU%4C*0(=P=C=0#K2cf6
z_71mqsG|Fnqq^pq!SAgd`wjHguQ~R1;*rI>7y=pP@0iXySH08j_1T$%J|^?y&C^A?
z3)|OQZ2Px%3RmDsiz^%(zVdF$FFCIj<o=h5>xzedK*!a^#m&i%Wn6xi&1Q)b&sbt|
zea(tr&!45Rqqb#hVv}`H{p!jeZ=&0tvdx}%Z^q{p=dT+byusM;Y{RRAk|Jx&7X@~2
zinZAO;jYzh&C+|)Ynb()zvEwG*!VhX-(A1`8;Uj*XBd3E{I#AvL~A?OO5<oIGruf#
zEABVN$#!epJ12LZP3E1neUI(V)7N}vm!0o2Zjd?c8en*M=kD{Ly-(a&ZE=aS*phkD
zX|Kz2UjHknOIqw&oqt%cVpr`+6Q7q(7X?fnO)Cy`GZ9H^i&`%Fc}DBTzaJwm_XW>+
z$Zm9DwN3K1hSxuz&NoO2x@x2>-J|N|>GVm_v+7RHi`U$LtPSQxyiE-?QtJ+v&AD2&
zyEHMVXtAZ$6z&%@@7gAu4&e3HbD7-Mcx~Auow-w{T#MJ_cwySA`P_S=+ZVqxZ!h&c
z)+y%gnzS*%CUa}=0g>t3%l0fRu&L<Xr<A_hzxcwf=p@;O^2y8J?Vf1Z!o660)+5ua
zOxBf)=S{e}?eoQgY>Dc|Pr25roy8sk_rq&>_BV;e7PoH7XZ{e^G$p8Ci}{O{>i=UG
z*cREiKG0N&+0eS^h|Dg#xo@P6mHG2+GN<1Q{cCg8?#uP#kA;&y)xBFUnlt57j-t`G
z^AcCxjEesJxM|b+Q^@`I|J1CY=M#$NZaM$s?A^|~iu5Rfy?Mo97wqePZkD#Gb&8sn
zx^HsG@k?#zj`#gnzbWXxy{bU=>#@~0mP+iD^i-N~e(LiZt}Gu}GG?WfI7}#6H-YW_
z`HrRcc7<yPZr0X_(KI=gu5=*NVLO-6=EUui+nQX`RxC)FHuFkq!1@bU%vSVRy}lTn
zly5lQV#T^C7dC3Wo>kD^tSb|JzrrKX+@|W5!uN9D&C8aYG_>mL6_k+H?zX=C$;ZOd
zBCybLm5cZ0&5uqAE$ZZ7?lgb@(Vor8pU<Vuc$pkOKkIe-oHmwu52D|dL>KW2N?Pt=
zx$Lq%@j>0J#(z2%aR+pK<^LQ%pb+=;Tk68RqST9S(~~4Vm9w?)SU98fi}3#6>~|!8
z+0S~L6t#MJY+Lamm9^8Rx!f#FIcxoG`aPW!OZy%(F&8Wltupu7!%+Xg;a1Qqh36fs
z<2qy*Jty7#mg6>=?`itUd&xXyelg3sQiAp{&E7S=nfFtk+>egURWJF&o;;0}Jm}H*
z|02)7ug^}ZR+*n_e5*Na!2{_fx1Y?`e8(qv#7*#h*vi#gH!Dxt@^anku4kO4KjuD|
ztrhQ{D1Z9n=lUZYrq0Z{cYmzbP8XPRK>bR_?Q=eXtW(9mea~4eu;FF<5BC|jel3{!
z;%LmasD|7#)2?!UbC})Y8^-;xTWm_stbM{wnrpX(GXI;f=(E3Du+S_0OCFd1WPNv1
zJM9#HD)whpgmNKsq1K_fL9;fWdV4kE!F!1<!jC_jOS>C}zKDtm|2OLcFSldtvABch
zo}}(wy?9gf<^8JiZpX_-&%fz=SNu79mcZBOeLr1Q|0we47O!*k<q(wOWnVven&HGB
z-qFT}Pm^=c+}>ebUNz^#sl3qBe>3;j_yo+que-DP%Y?TdGjv|13*Fo=_Q2s#zgN30
z`&xzgDeE3=-BfY4__52=kT(Wy`DJtWZMxubv%qfuu8)6o7Vpv8Bc-D%QrsMOwtl15
z4xawEzP~2Q=q&vt$^ZD4NuW;ar)QJIEShuI&%5#Oq~T6U&eOM!)~RZ%i}&7H=PNa@
z@9*97eJ!ohJbQP32)I+V&hScu=;pe=_ujp7d=R(YHh&p!)SlzDKAYdjFR{Mh<zU-%
z&A950`jq^f{%W73r)~BBV`s$3%==@a&F883mm^u<f~TIr_U-DU@4ih|-08Jsma0<y
zv-4|iyC{7QzBsEVfH&+Zi|OC@QEv}BoccT|pv&X*^}<)H)<1f<p@(<tCB<6}DGVLY
zP8#nz9qwK9^5>Gp%eoV5%NSO;Zr=ODcU|*c**81u%+I<W&fQ?uVD0;|qw@oQYNEsX
zXS0fy?`w(lnsY>4Zi<%qtobV(miZQ4j^UZ~`b6}GUw60dJbRMMjaA^i%6-2CFQHp&
z=l-~{tK-v2)n&Fu#x4_=PWXC<DKW6{SIfUOPra-o0*-pL@Cl~zWtW_-+2#A}=}VCd
z?%KzW6dAj|5pdsZ%$pvjQuJG)XS&8}osESWHGH4)yzQK3aW6fb$uaM;<dOToFFLUP
z+%V&*cu;EE@%bw+E2i>#=wJD)bAC~T`>dc}(+box>$cx(J<!;=W?{obJ9B}h&rUhq
zIoSW@-a+~1qlb@fDB2qw^PhcAaK<E|@4aOU+Yh`cW|xfGccJmT<Wbk$Uatj>hb&e!
zu2{ZW;NRXYvf<ayE|H2YJNUn$Q}@re?Q)w<E`0s}G*+tXd5qx6W0#Btq}3Nzne%tO
z=DIM)oKNdrZM^J?bxWqL-8w~6l>h!p1&?(VZHJAnMlHLz)-=()N+UNXg&{cLX2;6}
z>AbwUiy;xaWgd1doh90IDsO9XL&i?6X)b>z70mha^-IM0b)K6$FMM2?X}Z87V}{V4
zIrS``I?g(*H1^r(pxAOJadqg9C%aB+DzbfZ?n!dvn!M0Q=hf59W2HByhFCM0rK~?>
zGV$fh@RaKH)6D&HvcIpqu=}0IEx~mE8%1h+YppN1Y4TNSY<>`=dDUX}{BJ&4rkexR
zf<K*}BLA{r>ekk7)+4sR9@K^j?rRHRzG8KO>Gw+uDUEGRY(MK>PDrp;Vf%e_qvS5(
zBQu*9*)J+n;ybA|t<NQZQ?NbElWEhdhMimGga3+zCa3)qm$+KxB%9n9XZdMsoy$4-
zDT)Fjmk(R2KZ!Xo@2{9c_RAF?SBd9vPtBB+nENbqxorFj=^%~112YPKJ9c@^|H7ap
zKB@W5=9x+tZ@BfERNqv2RH^&y`>~gS-piJlzH{e(^5uu%o0DJf-w=Cvc&qgFP6oaU
z+r=i{-w?rI(xbkc;q<(F+m=55eYRIVsqFC09eGu+JtjPBT;0@c*n7%d_mKFBnaNSx
zyOYwkFJkPD-TZj>!-fw%M&^Ehr><QR?>>K>?a|_Ma!foz&vrj<TH+XxvGvtPE!M4*
zy$mY--DmEaH90Dg@gjR*--@&IC+MAhbf7f*ckr2%dhrNe5izIplT=+!n$NZi68?CK
zDfh&_!l|yd0#fHUU62YDzU?Wt?ChLV^9=jH>Qq+!(es>EeeH#PQS6Me8$B&oeRj>&
zyWGgoF;(8+<PACV^s*B(1AeEx+0l6Q?6XYMDnVa!^@JCihN2bg+nl?mN(Xc7n*Lbe
zEcb<Zq8B3M_W#ZK^2ROb9FL%?e``<{Q=<frBWKGm&z&ij=jtv`DVnKrf~hHGnYoab
zc4?4~O#9?t4H|y$Gg$(DeX*bXc4wMW>9)z7e>Ij16?hunzql?$#&+`2q<I2;uiOoG
z>=YK6&s%vch~Y;<LqX^)rfVAgR^QhCIx1&&E_d@*zeoY^n3+GmHnnb%o^T|}BWESY
z>IoixE?gl74rg<FUN8J!t~=pJz_&gR77_La%fjsy;$7`)<~-fCbB_3a-2>-;iKW%7
zEp}#6@;-a)h;Z1Ga38zSzuNuF+_NG$@79L>KlN&^!N2<pL%Ca29?0p~XBjP-(7Hsh
zu-WwCôXN#mPnex27>GPF}&pEBPRF|#!t=RHV#-dJb-O5d=Ru2>;LWCD+Jz`bK
zROx+k>B;`n6AYQ&oIBGfW3QC9;77`wD@zw^T-SPhww~YL^TpBf56wPL_3Jy{sy--N
zdL@CK<IHr^YrZ1qW~8~xosyaVn(v^}H|FV%_g_s^U|FxE&%nCDMEbhsW~JF@#hzL%
z$lF{pcgc(=Hyq?A{4I=OYn}5UQ@-eZ#<lt1J)E|_-nG}D{FF3r&W-bhTRON*$_+l<
zICm$3rDi|#1|vVsrw_JWUCMCHJ?U=t?R$rf{{E_7YaXO#Fj3^R@607z)4u+&Ix6IH
z{PvNW|0U|4s{Us+r>+f+6PLRA*CTMbo5~3*Yoi&0Th|@hmhs(u+Tl!Ig($I4%bN}^
zc>Bmw{WiCaW`p+H3#Bn;xA-<1Uea8C@zAE(|E%(@82q<+yfrU8EPErv#@@ki+lLYX
zU0#)khZsH^EqWj(Qn4vuV|#4)x^oxT=e&)1wJ!O5i9pZ%+P5<}bIz?>$0U~-9oDz~
zaK3r;_g8cB?>tz4ga1z+Yoq4++%N12Tur)n1#64=O<nD_{Jk2X9)I+Dim=0-e|H(u
zMYp_J9L096(OODnO7Q$AeHCi!R2|>F`xd2m)NkXf_19I@dl(tT=Y3txn{daef72Fj
zdFB^C1f>1-k{4cl`#bE(E+Nh*ojK<p%}r8W7y9zHrm~@J+Kh^b)m`mh=d!G>a%K_t
z{(t+>&S?tSBA;$@Z+6&!@TgPx&L&e+oga_RCYz^Ae~XAzzk4X)&7qe&bT=0T^FBzD
zS;VEh$-e2g+x$g_^?Ne<Ynxi4U%q!faH#&JnNikD%Y}&?X-i(8+qB*E0NdSlG65lS
z%n$7Zw#K*K+P3+$Qy-7`$);NY3==Jcv>bQ(M#?TbDx2?Bx@cvCiGOcekkRgg57rcF
zbFQ<h{nzF{#lv)FhHvpxvnI<t&*s3SuZ3|Oi%Wg0tPb55^!`}IGhKzZO-OEg!5NWF
zwoA(uWA`?$e(<Gm{e-I`2U^@7Yfh2%I<U`kXOXj{wDSbd5Y10-_Hk}W39$OO{_BoC
zmzflk+fou{f7#H#`d&rh?ya@6<$@izH#vNmdcMN@f05?ebvm}QUajnVx!bbJPU@o2
z(nH($fB9{XOWX6P@<P>Gy$w5>=Pu}a(H7IjaIK^?yKA+0_|Z)#=P^x5y=JE*csF)h
z@a=ep1rOid+qK)fUbA_laL3#$rZ0s~WE9MJsXFn;d`IP*p$8M>r0O0^iKNX5pTZ$l
zIjQ=mP2I&E+f-icXUKe*&)7S8&YL~zJzd}5$XrSYR-dpVd&&GS-)wCSHB`<W^^Uhl
zp0`y?e<A;-B9EUFjMFsr7PTC*{e3%}qntTCvFZ6cTfdc)7FrwMH(dM9DqzQgsj|0A
zs-HbydoHt8XVn7H9qSywnb!XgkqayKzN%(!aa3*I(eB*457~72Jp&alPuW)|kb8d7
zXUA6s%l@@Z)n%;xyMXP0@YPozkA7z?vh$dqcm3dNrcVzwB({rlKfC(he6s7W@7i3S
zgx6eJ`9ECX{)`>W0aHWePuARg75w^h=3(x~8Ftf+&s_>#xO0Wzo)A&ZJ;6KvKWSKf
zbom4Ix^Ss;p}FO;hQH)`Ojm1G<yKDGvi94vj(=Vo*VVbc-zJ`T@aPY|41MXMx#ga-
zg&nh+zc>91WR}@cy;y$JrkJTEoYH&0NV~V_{++}c|8w!Oi!0afeSIM8%Yu_<tJ9PA
zs9Zm$)TOqmvOi$E3zwa#fzR3WZ!t5%KJ3%wu)Q>I=iIbar%uh4@p{m*ruuK&;wO9y
z<qBP$P0cP>ox79I_VV<F)ZM46rmsHJ$uNBZ|EeRtIUZaxM}i%{3F}O|_1j|ZE~~44
zetXK98BABRvNJR+D^?A;yk*tQFKjsiFJ|$`D>UbMPmy??>s7Yl)sJ}VhhkITn1wu^
z(sQy<;z_j5uc_VJ?Q<td@_*U2e%e)qT&F9=a_uuOtJgkK=@j`j$s{78?bZyN^=FiC
z^e?!7N!x1zb98got-bFBcHQG%8MHIvT<#rHez)hkOMfgZoP6Q>{rOf8d_xu=K6mHr
zG3UQU9dEo1+ZFY$bi7l1ta5nTsY0_I#j10hYtA$peOY%cuGZ(dex2m5pO%@fv&!G^
z(`Hfp$zib5ldE%TAA8Y}&3y?weqCfg_xH0>*xFtE-CtMj397oJQTzOD!-na{TUDeF
zBrN#%VST$)%^P`(9<D%(Zw)S2i)NY5`=`X(C88<J_P%Dh{e#d#_w^c$A~v;pvEKw!
z!o`bxm3w6-{rJXUd{<~`_}}f)%!^A+1<Mwi-^wj4>YU#ueTenY<&CTVztx=c@VCNZ
zzk<l>d$I`^PO1j~aDQK+bDQ-p$AWDYa~gMg&t(%y)nO37@H6wb>&+U0>c4v#pZ!kg
z{=DvESeJEb|FeIS&UzXI9sQ-%9&LZ(u&J5d@uMkgJpJ-M_it}}DPXyq^I^o~YjTSg
z9(L*sdZ%%EMq{Av6!ZSeH!gHV2W}2{Gp)U7gTdNn{h9u5`IFy-{Ow)*X_rQbjLK7?
zbF%*q1@`{mTJ=M|UR`ecr|lkjUAj&Q8x|dRu5~?hNIPuFgYQK*l{RQ4aPEK2^NIcc
zoY0_K0iNo!IqqLS!xdAtyYuwcucyz<6h8I0<m1zmkK_a79`Z~y%B%RN<I#}beEfje
zivMrRddh?D3)+4$)nnWtu+prY>vhNT@?fC|nXNyXm_6q>)ip@$(EL)ZxVc<)Zsix1
z!!LGT=Qh$j;y+=fY{%V+4=pY{-PU*7q`-RZQSYlt*<K-~+2Y+kT{pg|?b{}pKZRR_
z%`l&3OK07A)u1M&e9gs;J=<(k*3N%5Mf={u-S<MLoshhq^ZS@=jfK!%_w{#!m3jZ2
zQ{$8R79rcZhEL1mh1S`q>Dy;?PO(Vmn(HJZ_`ucD=kaF-iTt${spW5OxSvfHsTFZg
zpS*q7T~0aiI|0_*3c(FWjJ{s(*mUraMDzZc7afZX>~FHIE$&~}vPiY4>;lKrna)pL
z<PSb6)H9f=+nDyh--Um=Aj`>FGx@!j7QC^0vz+6WXQguu-=vw|hCY67ZrwhAouB^O
z+V^iuQ2dMfb!;E^i0K;|ai~UY{l~<#w9|TPz~j>BuZO>V6TEI;=ljHlVMfkAqe;=p
zr>>r7jN;#y#VJ;NI5Pi_>L2|R^YaZ^EKFqi`8+PIyR_Qiq4nHcmp@xCe$Lr(NqR;M
zcO-+ul&zuxa*N(fy>({hoRuYOe(pT9;M)1qQf^;Y?cbZb(9ddqfOSZ4{IYNNuPCrL
zGnD?cyV_%TKX%iC(|i6+dRHskv+HOh$7ZI+mxBF#pO+pEGAa;I3!bQ5&rsfM&#=Hm
zah3Md<>#4nz9u!TDw%u5?!D8}hfg(nTXO>zxVWyhXnn-I&|%HFBkMPni^N2TWgKap
zI4^eBk$bC77)o996=&XTmMAQ`%_xv>^N+a4%j=CVE=t<Mf3!#BLs{@!FUx?fHu6Uv
z^}k#FN<Z+K5OeXlA1^p$7<nq6xR%d4#8HuxWd4(5_lqrGIAW?e?3O*LzvnbT=)7HD
z9Lw6DlV=-Lxi6|>%t$*r^`DCL5lxTGS<cT6#<0&gapU#xj0ZEHzVDB}`D@bWqIu`#
z&-eRobYs7_W2F$UcIt%i3rqh<`~EBtxg6%YDBOO>(aAqT4{V%on|Jh0R=2Hc&u4qL
zwH7jW{CryXZHchq?pAaSe%_MYb2@vbzVNntnl0b!8**HenB@08zORzmQMFa`&GyuZ
z30(6druPM0{9!A1g{3edQ@BmqxFhDX<@A}1ZC?NP=S=l^d2z`Or6u8Yr_QVq_gj3x
z-DLjdpK;<_Jbp<X_7Q)mtl!owug~<!i|welQh`y<WA20JlUEDvvu+hL5xL#E`!1Wf
zc0f|ESeMqfxshvJw72yCEULOS@#oTgLfMY*ybm1`6Mqx!)A`tC=l$ikzgIlF<M{2)
z%J86tk_)5mALUA^<@+ASzB~7gKEoo<eGYFH%&<PSak{TP^HcV^RMFJ)?oS`}Sx4;V
zzV_sg|KZLSI~keU-BafB%h~UE7w2GGVRKI-=ag{=^W!p$SUvfmy7bR=SF=8_nhDRG
zt@(H2m8{;v?san?y`8hFqo$)g&fKZ^;1Y&JvlUxKcN*UMCzbHH(md~-XL0K>Wp2SK
z{U@hHAH8Q6y=GIZqTu3~#;O7pkyYt-v*Vf?FBKI}H1iPiO?q&-_d%iL3`3=9I$<GF
zJ_l-I3)$AM{;_1r@#ow#?yOI~n%;I_f8R;ji7mk*=l`!@uJ~Ql)ZA3|=6m~z>DT#=
z9$6LJGTH1z1dGJmZFBnmrZ<?scry8IC}ZQCTgi-<FYc65o%#57@2BcdQ@`H%{^go#
zTgN=UIMxrcBJ0KTVy5+8pR#4`<O{(^l=ns??_`nIdCPuf!gWE>Y?JHis=qb2tvu~2
z{FKc<X6d?p*{e<4cWvN%G3Up<T0YsSKTrNiiSoLw@%&O`Mo)8t%dy#N66NnFZU|&B
zW>A=}b#`}s#?L3r^M8vSTpKf6^xU~Kb|1HFJp8is&#buk6k!SZIX4%Vt&pu?56HB0
zUdR6LsJ@o?shzj_ub;VC?`WkhIBBM`mP9Udrc$)t)?BZM*qVaV4bNjj+VXYY=RaQb
zXy1$tSLU&ci7mG{Q5Sk_o@i9aY&}i$V13y=57%oMd~%z%QaAI<1n>A(gU6Q=OmZF1
zUbC%eRrLC}I-?@>R;JMA><OVq7g_z?$NK#wgK0{A^Sg)MIcEEp9*g+p@NmlXf^A_-
zJL3g4Ce<pP)VQ<R;NFF1jr`;6PVPQ|K3ikrY?IeLQ@OuIi}OPGd`_2I$4cX)y^EVu
zF8$CvXZ`QtXES}Dn=_)1=&hZy>BQ!D&Wm^tnSSy0f9N=0_UFFmu77w!`u`YL2A+GL
zcI&MV@8($7&^dSFO>67AnnP3H>{Z*nH6(1M!&X)A?J3u`E6iiBY<^;Dw1sO|cFL`?
z%`Z>7pXBRIN+_AX)3dU2X=?vZmrKdBE?i;XbeQXvlDx^*`s|w`FMPM0+4^s8Mbop(
zUpm!4=o*UK2v`dI?0&m+I;%&NtxYED#4xYL!Al>!5Xkx0-6)Y%{px$pqeo@2S$ld7
zRy^DBTjzXl^^x{m>n{wmZBr|~R;35#?|#71F1qpg*BsmUx{q6(viqK{m)HM(TO;AL
z1Jlx^77iP&+UJvxOFZ86RKU=D((W^<PXw}pAACF3G=XixOK0`@?+o6*p1dyp!L8TZ
ztrCr#qXdJ);vY<^T$QEpYE!(2$A;cQ&5xP~;?3@Ux*D?2B|L21%_jYQiFU``Odlui
z+BL0i(%GnwR}=4?ipc9pPVG6qO+$9RN4dmf<9it*DP6sLE;VUy@w#YyCH1b;p;r%b
z=BnOq(p|rSQ|BAsSzYb3#|om#lna<v261i-*5Gp%x~7<2v}?nXf7^?E7aE4#63ENB
zIQi?0+l4=NYIXPQU6HfJPkWyctEl5?N3)G*FCLFwyo7z5b=(;XomK4{cCAnRmp{qx
z%+`WieIloM+C$<EPg~!8J2zq5wF_LjRlh2Z?b6zj>%y!(shj=fs&jXF`(J5)H-8x9
zs$3i;uw?4VMXw$_d%zhs(df$;InATDp4?7)?wx+??V@|34}L`X-@I9WCh67myE+r)
zH~T$WsC4yXQ^+4SJ=tuPi306w6Yoy4UUiM<*|s?<CtGXykGcN&Dt=n#(n<YIi~`pl
z=H{Pv?|jyiYxF9raqY~o+D5L7Sy^Yoyp@E{1?p)&Wt(R`tJm)2q-h7W_%8UE`Ipb-
zzAE1FYtM1{=b;bJt2NE$>$#$KUhlf}PSMK`_udWPGp$>AQO(}9+vlFj?~!}D`}US?
zy;CmSS}61Jw2}PpC*lu|<m_6zp)buweTVseopag-k8j`5SAFwj*>Sb6bEV$BIkl`c
zPiM{c+^^gMx26?-^au{Jb+4&C7k{qUL`T}cnQPj{<JXEeIInOmK6-NPd-jISv$>c3
zX7h9oe|hT6<DK)8?6|B}WTdp)$z>$GJl(76{!iEDC8r`^JDX(v>Z4~hECt2Gi{$E}
zJiL}9-eufccz?NWL%#LxCvgvL&PL41QqfP(UOhu;tKhB3BeV8=sAXGuAw~IU%Tt~B
zwNkIHDsuMs25hnpSa$0D&8w<Xf271Di|&>7$DCKc&9dlM^2cZ0*Dp*?J?47t_$<F3
z*>!W%)wq;$xH>)0>|a^9ILr3f>%e8cdZ+*EM|Z7vP`o+smf1b`tt)25<*_8@>a`ZH
zSuU~l-n_~Ewl`DTdc*cV-YdD+d_rY-<;%A-+S#U@I-K%;!Uh4i8#x=C*0kBN?D_Rc
zvPVt9dF|c#eWsENOSW#>AaU&QtzW-p3%^);@sYsS6VJ3+m(7T*;5ohdZqd>y6Q*2q
z*?U-ho(NaIZ?g6oC#xS!KEK?wH>oVGSsY#DIN_-C%imScRh*|J%O5nUvS!&JdopnA
zHj!RIhevl5Pj2%3{#Ib^uhi_EJDSmpgQ6m`w<dD2mk5is+lrnq%4LoDxAbEFZZrK3
z_YbbKu3JlVhV#90QE4fUy%?CeehR}m9;t&f{TFRxU6=L7^?~lhj-;GDZrNhylkI-Y
zUmaqg9n=)=w|Zf;wbq`6rv<9=K3{r%wMl>3MeE<kqzYdi=>NURF5vyb%#BQS+fEn>
z-}$0^^3m!x?L6h{MuL_Xw8f99NO&A5yK9!E+r4Z4vmF(yq_rZ--|g<(8<Cu=yemQc
z6<gj^llIW=ry({U-^KG?^!=3bTK($JKjxk5&r4U$`F67YzC_gBv}W}@&!mG*6P#c6
z9$4)iapAbjv3Wwzru~?C^8ZTiDW8j*Etg-}@@8M8tMQgxlj3JvGwimnv{HJrr0l`!
z50?WAYA$V==eBafHiu8Xo=LB_F73{{`{%HsUFBzu{zdLV6#|Za9c{7p&sHzBVleGJ
z-<uFUw`}cZ?zuC>PM@EB*~s^)<gs(R?sKXcG4&*i$J=)JXNYi?FP4}uwRdfl?%o~0
zYk8R4SD$87>|2n3JJ<DR)A~u(*DO9T&U@k~=5)MF^z)zi%eR9T&t?=8x}zVf^*waD
z;jzHQ0tqE565StV|K_FC-o3eg;#}VI`gW?bns$EiNIvW8HDl&I4esqa`}XedD$6;m
zSHYJ3P>_MMBB^NB<{;_I>khcBuaac8U)&YiuzA<fcbj$w^gi>s@G)!|$MUGj@y>>?
zwQe!|f3?x@dsn++RFr1+$6Ki$9LpyM-8f@?==CY78OncG3QL~6%j@ON5d5{zu*pC-
zl|?zxZ&Hv=%6z6f2h_XFA8ZMhx|4dty}fN?ba$TL)X2>Ir{VPrf6YJn%J4vOsYX<(
W_}1fF*SeqhJbk8~N8MqC&Mg37@u{l-
literal 0
HcmV?d00001
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_merlin_arbitrator.sv b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_merlin_arbitrator.sv
new file mode 100644
index 0000000000..ecff346060
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_merlin_arbitrator.sv
@@ -0,0 +1,270 @@
+// (C) 2001-2012 Altera Corporation. All rights reserved.
+// Your use of Altera Corporation's design tools, logic functions and other
+// software and tools, and its AMPP partner logic functions, and any output
+// files any of the foregoing (including device programming or simulation
+// files), and any associated documentation or information are expressly subject
+// to the terms and conditions of the Altera Program License Subscription
+// Agreement, Altera MegaCore Function License Agreement, or other applicable
+// license agreement, including, without limitation, that your use is for the
+// sole purpose of programming logic devices manufactured by Altera and sold by
+// Altera or its authorized distributors. Please refer to the applicable
+// agreement for further details.
+
+
+// (C) 2001-2010 Altera Corporation. All rights reserved.
+// Your use of Altera Corporation's design tools, logic functions and other
+// software and tools, and its AMPP partner logic functions, and any output
+// files any of the foregoing (including device programming or simulation
+// files), and any associated documentation or information are expressly subject
+// to the terms and conditions of the Altera Program License Subscription
+// Agreement, Altera MegaCore Function License Agreement, or other applicable
+// license agreement, including, without limitation, that your use is for the
+// sole purpose of programming logic devices manufactured by Altera and sold by
+// Altera or its authorized distributors. Please refer to the applicable
+// agreement for further details.
+
+
+// $Id: //acds/main/ip/merlin/altera_merlin_std_arbitrator/altera_merlin_std_arbitrator_core.sv#3 $
+// $Revision: #3 $
+// $Date: 2010/07/07 $
+// $Author: jyeap $
+
+/* -----------------------------------------------------------------------
+Round-robin/fixed arbitration implementation.
+
+Q: how do you find the least-significant set-bit in an n-bit binary number, X?
+
+A: M = X & (~X + 1)
+
+Example: X = 101000100
+ 101000100 &
+ 010111011 + 1 =
+
+ 101000100 &
+ 010111100 =
+ -----------
+ 000000100
+
+The method can be generalized to find the first set-bit
+at a bit index no lower than bit-index N, simply by adding
+2**N rather than 1.
+
+
+Q: how does this relate to round-robin arbitration?
+A:
+Let X be the concatenation of all request signals.
+Let the number to be added to X (hereafter called the
+top_priority) initialize to 1, and be assigned from the
+concatenation of the previous saved-grant, left-rotated
+by one position, each time arbitration occurs. The
+concatenation of grants is then M.
+
+Problem: consider this case:
+
+top_priority = 010000
+request = 001001
+~request + top_priority = 000110
+next_grant = 000000 <- no one is granted!
+
+There was no "set bit at a bit index no lower than bit-index 4", so
+the result was 0.
+
+We need to propagate the carry out from (~request + top_priority) to the LSB, so
+that the sum becomes 000111, and next_grant is 000001. This operation could be
+called a "circular add".
+
+A bit of experimentation on the circular add reveals a significant amount of
+delay in exiting and re-entering the carry chain - this will vary with device
+family. Quartus also reports a combinational loop warning. Finally,
+Modelsim 6.3g has trouble with the expression, evaluating it to 'X'. But
+Modelsim _doesn't_ report a combinational loop!)
+
+An alternate solution: concatenate the request vector with itself, and OR
+corresponding bits from the top and bottom halves to determine next_grant.
+
+Example:
+
+top_priority = 010000
+{request, request} = 001001 001001
+{~request, ~request} + top_priority = 110111 000110
+result of & operation = 000001 000000
+next_grant = 000001
+
+Notice that if request = 0, the sum operation will overflow, but we can ignore
+this; the next_grant result is 0 (no one granted), as you might expect.
+In the implementation, the last-granted value must be maintained as
+a non-zero value - best probably simply not to update it when no requests
+occur.
+
+----------------------------------------------------------------------- */
+
+`timescale 1 ns / 1 ns
+
+module altera_merlin_arbitrator
+#(
+ parameter NUM_REQUESTERS = 8,
+ // --------------------------------------
+ // Implemented schemes
+ // "round-robin"
+ // "fixed-priority"
+ // "no-arb"
+ // --------------------------------------
+ parameter SCHEME = "round-robin",
+ parameter PIPELINE = 0
+)
+(
+ input clk,
+ input reset,
+
+ // --------------------------------------
+ // Requests
+ // --------------------------------------
+ input [NUM_REQUESTERS-1:0] request,
+
+ // --------------------------------------
+ // Grants
+ // --------------------------------------
+ output [NUM_REQUESTERS-1:0] grant,
+
+ // --------------------------------------
+ // Control Signals
+ // --------------------------------------
+ input increment_top_priority,
+ input save_top_priority
+);
+
+ // --------------------------------------
+ // Signals
+ // --------------------------------------
+ wire [NUM_REQUESTERS-1:0] top_priority;
+ reg [NUM_REQUESTERS-1:0] top_priority_reg;
+ reg [NUM_REQUESTERS-1:0] last_grant;
+ wire [2*NUM_REQUESTERS-1:0] result;
+
+ // --------------------------------------
+ // Scheme Selection
+ // --------------------------------------
+ generate
+ if (SCHEME == "round-robin" && NUM_REQUESTERS > 1) begin
+ assign top_priority = top_priority_reg;
+ end
+ else begin
+ // Fixed arbitration (or single-requester corner case)
+ assign top_priority = 1'b1;
+ end
+ endgenerate
+
+ // --------------------------------------
+ // Decision Logic
+ // --------------------------------------
+ altera_merlin_arb_adder
+ #(
+ .WIDTH (2 * NUM_REQUESTERS)
+ )
+ adder
+ (
+ .a ({ ~request, ~request }),
+ .b ({{NUM_REQUESTERS{1'b0}}, top_priority}),
+ .sum (result)
+ );
+
+
+ generate if (SCHEME == "no-arb") begin
+
+ // --------------------------------------
+ // No arbitration: just wire request directly to grant
+ // --------------------------------------
+ assign grant = request;
+
+ end else begin
+ // Do the math in double-vector domain
+ wire [2*NUM_REQUESTERS-1:0] grant_double_vector;
+ assign grant_double_vector = {request, request} & result;
+
+ // --------------------------------------
+ // Extract grant from the top and bottom halves
+ // of the double vector.
+ // --------------------------------------
+ assign grant =
+ grant_double_vector[NUM_REQUESTERS - 1 : 0] |
+ grant_double_vector[2 * NUM_REQUESTERS - 1 : NUM_REQUESTERS];
+
+ end
+ endgenerate
+
+ // --------------------------------------
+ // Left-rotate the last grant vector to create top_priority.
+ // --------------------------------------
+ always @(posedge clk or posedge reset) begin
+ if (reset) begin
+ top_priority_reg <= 1'b1;
+ end
+ else begin
+ if (PIPELINE) begin
+ if (increment_top_priority) begin
+ top_priority_reg <= (|request) ? {grant[NUM_REQUESTERS-2:0],
+ grant[NUM_REQUESTERS-1]} : top_priority_reg;
+ end
+ end else begin
+ if (save_top_priority) begin
+ top_priority_reg <= grant;
+ end
+ if (increment_top_priority) begin
+ if (|request)
+ top_priority_reg <= { grant[NUM_REQUESTERS-2:0],
+ grant[NUM_REQUESTERS-1] };
+ else
+ top_priority_reg <= { top_priority_reg[NUM_REQUESTERS-2:0], top_priority_reg[NUM_REQUESTERS-1] };
+ end
+ end
+ end
+ end
+
+endmodule
+
+// ----------------------------------------------
+// Adder for the standard arbitrator
+// ----------------------------------------------
+module altera_merlin_arb_adder
+#(
+ parameter WIDTH = 8
+)
+(
+ input [WIDTH-1:0] a,
+ input [WIDTH-1:0] b,
+
+ output [WIDTH-1:0] sum
+);
+
+ // ----------------------------------------------
+ // Benchmarks indicate that for small widths, the full
+ // adder has higher fmax because synthesis can merge
+ // it with the mux, allowing partial decisions to be
+ // made early.
+ //
+ // The magic number is 4 requesters, which means an
+ // 8 bit adder.
+ // ----------------------------------------------
+ genvar i;
+ generate if (WIDTH <= 8) begin : full_adder
+
+ wire cout[WIDTH-1:0];
+
+ assign sum[0] = (a[0] ^ b[0]);
+ assign cout[0] = (a[0] & b[0]);
+
+ for (i = 1; i < WIDTH; i = i+1) begin : arb
+
+ assign sum[i] = (a[i] ^ b[i]) ^ cout[i-1];
+ assign cout[i] = (a[i] & b[i]) | (cout[i-1] & (a[i] ^ b[i]));
+
+ end
+
+ end else begin : carry_chain
+
+ assign sum = a + b;
+
+ end
+ endgenerate
+
+endmodule
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_merlin_burst_uncompressor.sv b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_merlin_burst_uncompressor.sv
new file mode 100644
index 0000000000..1f2a39f6f3
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_merlin_burst_uncompressor.sv
@@ -0,0 +1,240 @@
+// (C) 2001-2012 Altera Corporation. All rights reserved.
+// Your use of Altera Corporation's design tools, logic functions and other
+// software and tools, and its AMPP partner logic functions, and any output
+// files any of the foregoing (including device programming or simulation
+// files), and any associated documentation or information are expressly subject
+// to the terms and conditions of the Altera Program License Subscription
+// Agreement, Altera MegaCore Function License Agreement, or other applicable
+// license agreement, including, without limitation, that your use is for the
+// sole purpose of programming logic devices manufactured by Altera and sold by
+// Altera or its authorized distributors. Please refer to the applicable
+// agreement for further details.
+
+
+// $Id: //acds/rel/11.1sp2/ip/merlin/altera_merlin_slave_agent/altera_merlin_burst_uncompressor.sv#1 $
+// $Revision: #1 $
+// $Date: 2011/11/10 $
+// $Author: max $
+
+// ------------------------------------------
+// Merlin Burst Uncompressor
+//
+// Compressed read bursts -> uncompressed
+// ------------------------------------------
+
+`timescale 1 ns / 1 ns
+
+module altera_merlin_burst_uncompressor
+#(
+ parameter ADDR_W = 16,
+ parameter BURSTWRAP_W = 3,
+ parameter BYTE_CNT_W = 4,
+ parameter PKT_SYMBOLS = 4
+)
+(
+ input clk,
+ input reset,
+
+ // sink ST signals
+ input sink_startofpacket,
+ input sink_endofpacket,
+ input sink_valid,
+ output sink_ready,
+
+ // sink ST "data"
+ input [ADDR_W - 1: 0] sink_addr,
+ input [BURSTWRAP_W - 1 : 0] sink_burstwrap,
+ input [BYTE_CNT_W - 1 : 0] sink_byte_cnt,
+ input sink_is_compressed,
+
+ // source ST signals
+ output source_startofpacket,
+ output source_endofpacket,
+ output source_valid,
+ input source_ready,
+
+ // source ST "data"
+ output [ADDR_W - 1: 0] source_addr,
+ output [BURSTWRAP_W - 1 : 0] source_burstwrap,
+ output [BYTE_CNT_W - 1 : 0] source_byte_cnt,
+
+ // Note: in the slave agent, the output should always be uncompressed. In
+ // other applications, it may be required to leave-compressed or not. How to
+ // control? Seems like a simple mux - pass-through if no uncompression is
+ // required.
+ output source_is_compressed
+);
+ // num_symbols is PKT_SYMBOLS, appropriately sized.
+ wire [31:0] int_num_symbols = PKT_SYMBOLS;
+ wire [BYTE_CNT_W-1:0] num_symbols = int_num_symbols[BYTE_CNT_W-1:0];
+
+ // def: Burst Compression. In a merlin network, a compressed burst is one
+ // which is transmitted in a single beat. Example: read burst. In
+ // constrast, an uncompressed burst (example: write burst) is transmitted in
+ // one beat per writedata item.
+ //
+ // For compressed bursts which require response packets, burst
+ // uncompression is required. Concrete example: a read burst of size 8
+ // occupies one response-fifo position. When that fifo position reaches the
+ // front of the FIFO, the slave starts providing the required 8 readdatavalid
+ // pulses. The 8 return response beats must be provided in a single packet,
+ // with incrementing address and decrementing byte_cnt fields. Upon receipt
+ // of the final readdata item of the burst, the response FIFO item is
+ // retired.
+ // Burst uncompression logic provides:
+ // a) 2-state FSM (idle, busy)
+ // reset to idle state
+ // transition to busy state for 2nd and subsequent rdv pulses
+ // - a single-cycle burst (aka non-burst read) causes no transition to
+ // busy state.
+ // b) response startofpacket/endofpacket logic. The response FIFO item
+ // will have sop asserted, and may have eop asserted. (In the case of
+ // multiple read bursts transmit in the command fabric in a single packet,
+ // the eop assertion will come in a later FIFO item.) To support packet
+ // conservation, and emit a well-formed packet on the response fabric,
+ // i) response fabric startofpacket is asserted only for the first resp.
+ // beat;
+ // ii) response fabric endofpacket is asserted only for the last resp.
+ // beat.
+ // c) response address field. The response address field contains an
+ // incrementing sequence, such that each readdata item is associated with
+ // its slave-map location. N.b. a) computing the address correctly requires
+ // knowledge of burstwrap behavior b) there may be no clients of the address
+ // field, which makes this field a good target for optimization. See
+ // burst_uncompress_address_counter below.
+ // d) response byte_cnt field. The response byte_cnt field contains a
+ // decrementing sequence, such that each beat of the response contains the
+ // count of bytes to follow. In the case of sub-bursts in a single packet,
+ // the byte_cnt field may decrement down to num_symbols, then back up to
+ // some value, multiple times in the packet.
+
+ reg burst_uncompress_busy;
+ reg [BYTE_CNT_W-1:0] burst_uncompress_byte_counter;
+ wire first_packet_beat;
+ wire last_packet_beat;
+
+ assign first_packet_beat = sink_valid & ~burst_uncompress_busy;
+
+ // First cycle: burst_uncompress_byte_counter isn't ready yet, mux the input to
+ // the output.
+ assign source_byte_cnt =
+ first_packet_beat ? sink_byte_cnt : burst_uncompress_byte_counter;
+ assign source_valid = sink_valid;
+
+ // Last packet beat is set throughout receipt of an uncompressed read burst
+ // from the response FIFO - this forces all the burst uncompression machinery
+ // idle.
+ assign last_packet_beat = ~sink_is_compressed |
+ (
+ burst_uncompress_busy ?
+ (sink_valid & (burst_uncompress_byte_counter == num_symbols)) :
+ sink_valid & (sink_byte_cnt == num_symbols)
+ );
+
+ always @(posedge clk or posedge reset) begin
+ if (reset) begin
+ burst_uncompress_busy <= '0;
+ burst_uncompress_byte_counter <= '0;
+ end
+ else begin
+ if (source_valid & source_ready & sink_valid) begin
+ // No matter what the current state, last_packet_beat leads to
+ // idle.
+ if (last_packet_beat) begin
+ burst_uncompress_busy <= '0;
+ burst_uncompress_byte_counter <= '0;
+ end
+ else begin
+ if (burst_uncompress_busy) begin
+ burst_uncompress_byte_counter <= burst_uncompress_byte_counter ?
+ (burst_uncompress_byte_counter - num_symbols) :
+ (sink_byte_cnt - num_symbols);
+ end
+ else begin // not busy, at least one more beat to go
+ burst_uncompress_byte_counter <= sink_byte_cnt - num_symbols;
+ // To do: should busy go true for numsymbols-size compressed
+ // bursts?
+ burst_uncompress_busy <= '1;
+ end
+ end
+ end
+ end
+ end
+
+ wire [ADDR_W - 1 : 0 ] addr_width_burstwrap;
+ reg [ADDR_W - 1 : 0 ] burst_uncompress_address_base;
+ reg [ADDR_W - 1 : 0] burst_uncompress_address_offset;
+
+ // The input burstwrap value can be used as a mask against address values,
+ // but with one caveat: the address width may be (probably is) wider than
+ // the burstwrap width. The spec says: extend the msb of the burstwrap
+ // value out over the entire address width (but only if the address width
+ // actually is wider than the burstwrap width; otherwise it's a 0-width or
+ // negative range and concatenation multiplier).
+ assign addr_width_burstwrap[BURSTWRAP_W - 1 : 0] = sink_burstwrap;
+ generate
+ if (ADDR_W > BURSTWRAP_W) begin : addr_sign_extend
+ // Sign-extend, just wires:
+ assign addr_width_burstwrap[ADDR_W - 1 : BURSTWRAP_W] =
+ {(ADDR_W - BURSTWRAP_W) {sink_burstwrap[BURSTWRAP_W - 1]}};
+ end
+ endgenerate
+
+ always @(posedge clk or posedge reset) begin
+ if (reset) begin
+ burst_uncompress_address_base <= '0;
+ end
+ else if (first_packet_beat & source_ready) begin
+ burst_uncompress_address_base <= sink_addr & ~addr_width_burstwrap;
+ end
+ end
+
+ wire [ADDR_W - 1 : 0] p1_burst_uncompress_address_offset =
+ (
+ (first_packet_beat ?
+ sink_addr :
+ burst_uncompress_address_offset) + num_symbols
+ ) &
+ addr_width_burstwrap;
+
+ always @(posedge clk or posedge reset) begin
+ if (reset) begin
+ burst_uncompress_address_offset <= '0;
+ end
+ else begin
+ if (source_ready & source_valid) begin
+ burst_uncompress_address_offset <= p1_burst_uncompress_address_offset;
+ // if (first_packet_beat) begin
+ // burst_uncompress_address_offset <=
+ // (sink_addr + num_symbols) & addr_width_burstwrap;
+ // end
+ // else begin
+ // burst_uncompress_address_offset <=
+ // (burst_uncompress_address_offset + num_symbols) & addr_width_burstwrap;
+ // end
+ end
+ end
+ end
+
+ // On the first packet beat, send the input address out unchanged,
+ // while values are computed/registered for 2nd and subsequent beats.
+ assign source_addr = first_packet_beat ? sink_addr :
+ burst_uncompress_address_base | burst_uncompress_address_offset;
+ assign source_burstwrap = sink_burstwrap;
+
+ //-------------------------------------------------------------------
+ // A single (compressed) read burst will have sop/eop in the same beat.
+ // A sequence of read sub-bursts emitted by a burst adapter in response to a
+ // single read burst will have sop on the first sub-burst, eop on the last.
+ // Assert eop only upon (sink_endofpacket & last_packet_beat) to preserve
+ // packet conservation.
+ assign source_startofpacket = sink_startofpacket & ~burst_uncompress_busy;
+ assign source_endofpacket = sink_endofpacket & last_packet_beat;
+ assign sink_ready = source_valid & source_ready & last_packet_beat;
+
+ // This is correct for the slave agent usage, but won't always be true in the
+ // width adapter. To do: add an "please uncompress" input, and use it to
+ // pass-through or modify, and set source_is_compressed accordingly.
+ assign source_is_compressed = 1'b0;
+endmodule
+
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_merlin_master_agent.sv b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_merlin_master_agent.sv
new file mode 100644
index 0000000000..b35b6c7839
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_merlin_master_agent.sv
@@ -0,0 +1,239 @@
+// (C) 2001-2012 Altera Corporation. All rights reserved.
+// Your use of Altera Corporation's design tools, logic functions and other
+// software and tools, and its AMPP partner logic functions, and any output
+// files any of the foregoing (including device programming or simulation
+// files), and any associated documentation or information are expressly subject
+// to the terms and conditions of the Altera Program License Subscription
+// Agreement, Altera MegaCore Function License Agreement, or other applicable
+// license agreement, including, without limitation, that your use is for the
+// sole purpose of programming logic devices manufactured by Altera and sold by
+// Altera or its authorized distributors. Please refer to the applicable
+// agreement for further details.
+
+
+// $Id: //acds/rel/11.1sp2/ip/merlin/altera_merlin_master_agent/altera_merlin_master_agent.sv#1 $
+// $Revision: #1 $
+// $Date: 2011/11/10 $
+// $Author: max $
+
+// --------------------------------------
+// Merlin Master Agent
+//
+// Converts Avalon-MM transactions into
+// Merlin network packets.
+// --------------------------------------
+
+`timescale 1 ns / 1 ns
+
+module altera_merlin_master_agent
+#(
+ // -------------------
+ // Packet Format Parameters
+ // -------------------
+ parameter PKT_BEGIN_BURST = 81,
+ PKT_PROTECTION_H = 80,
+ PKT_PROTECTION_L = 80,
+ PKT_BURSTWRAP_H = 79,
+ PKT_BURSTWRAP_L = 77,
+ PKT_BYTE_CNT_H = 76,
+ PKT_BYTE_CNT_L = 74,
+ PKT_ADDR_H = 73,
+ PKT_ADDR_L = 42,
+ PKT_TRANS_LOCK = 82,
+ PKT_TRANS_COMPRESSED_READ = 41,
+ PKT_TRANS_POSTED = 40,
+ PKT_TRANS_WRITE = 39,
+ PKT_TRANS_READ = 38,
+ PKT_DATA_H = 37,
+ PKT_DATA_L = 6,
+ PKT_BYTEEN_H = 5,
+ PKT_BYTEEN_L = 2,
+ PKT_SRC_ID_H = 1,
+ PKT_SRC_ID_L = 1,
+ PKT_DEST_ID_H = 0,
+ PKT_DEST_ID_L = 0,
+ ST_DATA_W = 83,
+ ST_CHANNEL_W = 1,
+
+ // -------------------
+ // Agent Parameters
+ // -------------------
+ AV_BURSTCOUNT_W = 3,
+ ID = 1,
+ SUPPRESS_0_BYTEEN_RSP = 1,
+ BURSTWRAP_VALUE = 4,
+
+ // -------------------
+ // Derived Parameters
+ // -------------------
+ PKT_BURSTWRAP_W = PKT_BURSTWRAP_H - PKT_BURSTWRAP_L + 1,
+ PKT_BYTE_CNT_W = PKT_BYTE_CNT_H - PKT_BYTE_CNT_L + 1,
+ PKT_ADDR_W = PKT_ADDR_H - PKT_ADDR_L + 1,
+ PKT_DATA_W = PKT_DATA_H - PKT_DATA_L + 1,
+ PKT_BYTEEN_W = PKT_BYTEEN_H - PKT_BYTEEN_L + 1,
+ PKT_SRC_ID_W = PKT_SRC_ID_H - PKT_SRC_ID_L + 1,
+ PKT_DEST_ID_W = PKT_DEST_ID_H - PKT_DEST_ID_L + 1
+)
+(
+ // -------------------
+ // Clock & Reset
+ // -------------------
+ input clk,
+ input reset,
+
+ // -------------------
+ // Avalon-MM Anti-Master
+ // -------------------
+ input [PKT_ADDR_W-1 : 0] av_address,
+ input av_write,
+ input av_read,
+ input [PKT_DATA_W-1 : 0] av_writedata,
+ output reg [PKT_DATA_W-1 : 0] av_readdata,
+ output reg av_waitrequest,
+ output reg av_readdatavalid,
+ input [PKT_BYTEEN_W-1 : 0] av_byteenable,
+ input [AV_BURSTCOUNT_W-1 : 0] av_burstcount,
+ input av_debugaccess,
+ input av_lock,
+
+ // -------------------
+ // Command Source
+ // -------------------
+ output reg cp_valid,
+ output reg [ST_DATA_W-1 : 0] cp_data,
+ output wire cp_startofpacket,
+ output wire cp_endofpacket,
+ input cp_ready,
+
+ // -------------------
+ // Response Sink
+ // -------------------
+ input rp_valid,
+ input [ST_DATA_W-1 : 0] rp_data,
+ input [ST_CHANNEL_W-1 : 0] rp_channel,
+ input rp_startofpacket,
+ input rp_endofpacket,
+ output reg rp_ready
+);
+ // ------------------------------------------------------------
+ // Utility Functions
+ // ------------------------------------------------------------
+ function integer clogb2;
+ input [31:0] value;
+ begin
+ for (clogb2=0; value>0; clogb2=clogb2+1)
+ value = value >> 1;
+ clogb2 = clogb2 - 1;
+ end
+ endfunction // clogb2
+
+ localparam MAX_BURST = 1 << (AV_BURSTCOUNT_W - 1);
+ localparam NUMSYMBOLS = PKT_BYTEEN_W;
+ localparam BURSTING = (MAX_BURST > NUMSYMBOLS);
+ localparam BITS_TO_ZERO = clogb2(NUMSYMBOLS);
+
+ // --------------------------------------
+ // Optimization: compare in words to save bits?
+ // --------------------------------------
+ wire is_burst;
+ assign is_burst = (BURSTING) & (av_burstcount > NUMSYMBOLS);
+
+ // --------------------------------------
+ // Command & Response Construction
+ // --------------------------------------
+ wire [31:0] burstwrap_value_int = BURSTWRAP_VALUE;
+ wire [31:0] id_int = ID;
+
+ // --------------------------------------
+ // Address alignment
+ // --------------------------------------
+ wire [PKT_ADDR_W-1 : 0] av_address_aligned;
+ generate
+ if (NUMSYMBOLS > 1) begin
+ assign av_address_aligned =
+ {av_address[PKT_ADDR_W-1 : BITS_TO_ZERO], {BITS_TO_ZERO {1'b0}}};
+ end
+ else begin
+ assign av_address_aligned = av_address;
+ end
+ endgenerate
+
+ always @* begin
+ cp_data = '0; // Default assignment; override below as needed.
+
+ cp_data[PKT_PROTECTION_H:PKT_PROTECTION_L] = av_debugaccess;
+ cp_data[PKT_BURSTWRAP_H:PKT_BURSTWRAP_L] = burstwrap_value_int[PKT_BURSTWRAP_W-1:0];
+ cp_data[PKT_BYTE_CNT_H :PKT_BYTE_CNT_L ] = av_burstcount;
+ cp_data[PKT_ADDR_H :PKT_ADDR_L ] = av_address_aligned;
+ cp_data[PKT_TRANS_LOCK ] = av_lock;
+ cp_data[PKT_TRANS_COMPRESSED_READ ] = av_read & is_burst;
+ cp_data[PKT_TRANS_READ ] = av_read;
+ cp_data[PKT_TRANS_WRITE ] = av_write;
+ cp_data[PKT_TRANS_POSTED ] = av_write;
+ cp_data[PKT_DATA_H :PKT_DATA_L ] = av_writedata;
+ cp_data[PKT_BYTEEN_H :PKT_BYTEEN_L ] = av_byteenable;
+ cp_data[PKT_SRC_ID_H :PKT_SRC_ID_L ] = id_int[PKT_SRC_ID_W-1:0];
+
+ av_readdata = rp_data[PKT_DATA_H : PKT_DATA_L];
+ end
+
+ // --------------------------------------
+ // Command Control
+ // --------------------------------------
+ always @* begin
+ cp_valid = 0;
+
+ if (av_write || av_read)
+ cp_valid = 1;
+ end
+
+ generate if (BURSTING) begin
+ reg sop_enable;
+
+ always @(posedge clk, posedge reset) begin
+ if (reset) begin
+ sop_enable <= 1'b1;
+ end
+ else begin
+ if (cp_valid && cp_ready) begin
+ sop_enable <= 1'b0;
+ if (cp_endofpacket)
+ sop_enable <= 1'b1;
+ end
+ end
+ end
+
+ assign cp_startofpacket = sop_enable;
+ assign cp_endofpacket = (av_read) | (av_burstcount == NUMSYMBOLS);
+
+ end
+ else begin
+
+ assign cp_startofpacket = 1'b1;
+ assign cp_endofpacket = 1'b1;
+
+ end
+ endgenerate
+
+ // --------------------------------------
+ // Backpressure & Readdatavalid
+ // --------------------------------------
+ always @* begin
+ rp_ready = 1;
+ av_waitrequest = 0;
+ av_readdatavalid = 0;
+
+ av_waitrequest = !cp_ready;
+
+ // --------------------------------------
+ // Currently, responses are _always_ read responses.
+ // --------------------------------------
+ av_readdatavalid = rp_valid;
+
+ if (SUPPRESS_0_BYTEEN_RSP) begin
+ if (rp_data[PKT_BYTEEN_H:PKT_BYTEEN_L] == 0)
+ av_readdatavalid = 0;
+ end
+ end
+
+endmodule
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_merlin_master_translator.sv b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_merlin_master_translator.sv
new file mode 100644
index 0000000000..bdb674529f
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_merlin_master_translator.sv
@@ -0,0 +1,450 @@
+// (C) 2001-2012 Altera Corporation. All rights reserved.
+// Your use of Altera Corporation's design tools, logic functions and other
+// software and tools, and its AMPP partner logic functions, and any output
+// files any of the foregoing (including device programming or simulation
+// files), and any associated documentation or information are expressly subject
+// to the terms and conditions of the Altera Program License Subscription
+// Agreement, Altera MegaCore Function License Agreement, or other applicable
+// license agreement, including, without limitation, that your use is for the
+// sole purpose of programming logic devices manufactured by Altera and sold by
+// Altera or its authorized distributors. Please refer to the applicable
+// agreement for further details.
+
+
+// $Id: //acds/rel/11.1sp2/ip/merlin/altera_merlin_master_translator/altera_merlin_master_translator.sv#1 $
+// $Revision: #1 $
+// $Date: 2011/11/10 $
+// $Author: max $
+
+// --------------------------------------
+// Merlin Master Translator
+//
+// Converts Avalon-MM Master Interfaces into
+// Avalon-MM Universal Master Interfaces
+// --------------------------------------
+
+`timescale 1 ns / 1 ns
+
+
+
+module altera_merlin_master_translator #(
+ parameter
+ AV_ADDRESS_W = 32,
+ AV_DATA_W = 32,
+ AV_BURSTCOUNT_W = 4,
+ AV_BYTEENABLE_W = 4,
+
+ //Optional Port Declarations
+
+ USE_BURSTCOUNT = 1,
+ USE_BEGINBURSTTRANSFER = 0,
+ USE_BEGINTRANSFER = 0,
+ USE_CHIPSELECT = 0,
+ USE_READ = 1,
+ USE_READDATAVALID = 1,
+ USE_WRITE = 1,
+ USE_WAITREQUEST = 1,
+
+ AV_REGISTERINCOMINGSIGNALS = 0,
+ AV_SYMBOLS_PER_WORD = 4,
+ AV_ADDRESS_SYMBOLS = 0,
+ AV_CONSTANT_BURST_BEHAVIOR = 1,
+ AV_BURSTCOUNT_SYMBOLS = 0,
+ AV_LINEWRAPBURSTS = 0,
+ UAV_ADDRESS_W = 38,
+ UAV_BURSTCOUNT_W = 10,
+ UAV_CONSTANT_BURST_BEHAVIOR = 0
+ )(
+ //Universal Avalon Master
+ input wire clk,
+ input wire reset,
+ output reg uav_write,
+ output reg uav_read,
+ output reg [UAV_ADDRESS_W -1 : 0] uav_address,
+ output reg [UAV_BURSTCOUNT_W -1 : 0] uav_burstcount,
+ output wire [AV_BYTEENABLE_W -1 : 0] uav_byteenable,
+ output wire [AV_DATA_W -1 : 0] uav_writedata,
+ output wire uav_lock,
+ output wire uav_debugaccess,
+ output wire uav_clken,
+
+ input wire [ AV_DATA_W -1 : 0] uav_readdata,
+ input wire uav_readdatavalid,
+ input wire uav_waitrequest,
+
+ //Avalon-MM !Master
+ input reg av_write,
+ input reg av_read,
+ input wire [AV_ADDRESS_W -1 : 0] av_address,
+ input wire [AV_BYTEENABLE_W -1 : 0] av_byteenable,
+ input wire [AV_BURSTCOUNT_W -1 : 0] av_burstcount,
+ input wire [AV_DATA_W -1 : 0] av_writedata,
+ input wire av_begintransfer,
+ input wire av_beginbursttransfer,
+ input wire av_lock,
+ input wire av_chipselect,
+ input wire av_debugaccess,
+ input wire av_clken,
+
+ output wire [AV_DATA_W -1 : 0] av_readdata,
+ output wire av_readdatavalid,
+ output reg av_waitrequest
+ );
+
+
+ localparam BITS_PER_WORD = clog2(AV_SYMBOLS_PER_WORD - 1);
+ localparam AV_MAX_SYMBOL_BURST = flog2( pow2(AV_BURSTCOUNT_W - 1) * (AV_BURSTCOUNT_SYMBOLS ? 1 : (AV_SYMBOLS_PER_WORD)) );
+ localparam AV_MAX_SYMBOL_BURST_MINUS_ONE = AV_MAX_SYMBOL_BURST ? AV_MAX_SYMBOL_BURST - 1 : 0 ;
+
+ localparam UAV_BURSTCOUNT_W_OR_32 = UAV_BURSTCOUNT_W > 32 ? 31 : UAV_BURSTCOUNT_W -1;
+ localparam UAV_ADDRESS_W_OR_32 = UAV_ADDRESS_W > 32 ? 31 : UAV_ADDRESS_W -1;
+
+
+ // -1 for burstcount restriction 2^(n-1)
+
+ localparam BITS_PER_WORD_BURSTCOUNT = UAV_BURSTCOUNT_W == 1 ? 0 : BITS_PER_WORD;
+ localparam BITS_PER_WORD_ADDRESS = UAV_ADDRESS_W == 1 ? 0 : BITS_PER_WORD;
+
+ localparam ADDRESS_LOW = AV_ADDRESS_SYMBOLS ? 0 : BITS_PER_WORD_ADDRESS;
+ localparam BURSTCOUNT_LOW = AV_BURSTCOUNT_SYMBOLS ? 0 : BITS_PER_WORD_BURSTCOUNT;
+
+ localparam ADDRESS_HIGH = UAV_ADDRESS_W > AV_ADDRESS_W + ADDRESS_LOW ? AV_ADDRESS_W : UAV_ADDRESS_W - ADDRESS_LOW;
+ localparam BURSTCOUNT_HIGH = UAV_BURSTCOUNT_W > AV_BURSTCOUNT_W + BURSTCOUNT_LOW ? AV_BURSTCOUNT_W : UAV_BURSTCOUNT_W - BURSTCOUNT_LOW;
+
+ function integer flog2;
+ input [31:0] Depth;
+ integer i;
+ begin
+ i = Depth;
+ if ( i <= 0 ) flog2 = 0;
+ else begin
+ for(flog2 = -1; i > 0; flog2 = flog2 + 1)
+ i = i >> 1;
+ end
+ end
+
+ endfunction // flog2
+
+ function integer clog2;
+ input [31:0] Depth;
+ integer i;
+ begin
+ i = Depth;
+ for(clog2 = 0; i > 0; clog2 = clog2 + 1)
+ i = i >> 1;
+ end
+
+ endfunction
+
+ function integer pow2;
+ input [31:0] toShift;
+ begin
+ pow2=1;
+ pow2= pow2 << toShift;
+ end
+ endfunction // pow2
+
+ // -------------------------------------------------
+ // Assign some constants to appropriately-sized signals to
+ // avoid synthesis warnings. This also helps some simulators
+ // with their inferred sensitivity lists.
+ // -------------------------------------------------
+ // Calculate the symbols per word as the power of 2 extended symbols per word
+ wire [31:0] symbols_per_word_int = 2**(clog2(AV_SYMBOLS_PER_WORD[UAV_BURSTCOUNT_W_OR_32 : 0] - 1));
+ wire [UAV_BURSTCOUNT_W_OR_32 : 0] symbols_per_word = symbols_per_word_int[UAV_BURSTCOUNT_W_OR_32 : 0];
+
+
+ reg internal_beginbursttransfer;
+ reg internal_begintransfer;
+ reg [UAV_ADDRESS_W - 1: 0 ] uav_address_pre;
+ reg [UAV_BURSTCOUNT_W - 1 : 0 ] uav_burstcount_pre;
+
+
+
+ reg uav_read_pre;
+ reg uav_write_pre;
+ reg read_accepted;
+
+ //Passthru assignmenst
+
+ assign uav_writedata = av_writedata;
+ assign av_readdata = uav_readdata;
+ assign uav_byteenable = av_byteenable;
+ assign uav_lock = av_lock;
+ assign av_readdatavalid = uav_readdatavalid;
+ assign uav_debugaccess = av_debugaccess;
+ assign uav_clken = av_clken;
+
+ //address + burstcount assignment
+
+ reg [UAV_ADDRESS_W - 1 : 0] address_register;
+ reg [UAV_BURSTCOUNT_W - 1 : 0] burstcount_register;
+
+ always @* begin
+ uav_address=uav_address_pre;
+ uav_burstcount=uav_burstcount_pre;
+
+ if(AV_CONSTANT_BURST_BEHAVIOR && !UAV_CONSTANT_BURST_BEHAVIOR && ~internal_beginbursttransfer) begin
+ uav_address=address_register;
+ uav_burstcount=burstcount_register;
+ end
+ end
+
+ reg first_burst_stalled;
+ reg burst_stalled;
+
+
+ wire[UAV_ADDRESS_W-1:0] combi_burst_addr_reg;
+ wire [UAV_ADDRESS_W-1:0] combi_addr_reg;
+ generate
+ if(AV_LINEWRAPBURSTS && AV_MAX_SYMBOL_BURST!=0) begin
+ if(AV_MAX_SYMBOL_BURST > UAV_ADDRESS_W - 1) begin
+ assign combi_burst_addr_reg = { uav_address_pre[UAV_ADDRESS_W-1:0] + AV_SYMBOLS_PER_WORD[UAV_ADDRESS_W-1:0] };
+ assign combi_addr_reg = { address_register[UAV_ADDRESS_W-1:0] + AV_SYMBOLS_PER_WORD[UAV_ADDRESS_W-1:0] };
+ end
+ else begin
+ assign combi_burst_addr_reg = { uav_address_pre[UAV_ADDRESS_W - 1 : AV_MAX_SYMBOL_BURST], uav_address_pre[AV_MAX_SYMBOL_BURST_MINUS_ONE:0] + AV_SYMBOLS_PER_WORD[AV_MAX_SYMBOL_BURST_MINUS_ONE:0] };
+ assign combi_addr_reg = { address_register[UAV_ADDRESS_W - 1 : AV_MAX_SYMBOL_BURST], address_register[AV_MAX_SYMBOL_BURST_MINUS_ONE:0] + AV_SYMBOLS_PER_WORD[AV_MAX_SYMBOL_BURST_MINUS_ONE:0] };
+ end
+ end
+ else begin
+ assign combi_burst_addr_reg =
+ uav_address_pre + AV_SYMBOLS_PER_WORD[UAV_ADDRESS_W_OR_32:0];
+ assign combi_addr_reg =
+ address_register + AV_SYMBOLS_PER_WORD[UAV_ADDRESS_W_OR_32:0];
+ end
+ endgenerate
+
+ always@(posedge clk, posedge reset) begin
+
+ if(reset) begin
+ address_register <= '0;
+ burstcount_register <= '0;
+ first_burst_stalled <= 1'b0;
+ burst_stalled <= 1'b0;
+ end
+ else begin
+ address_register <= address_register;
+ burstcount_register <= burstcount_register;
+
+ if(internal_beginbursttransfer||first_burst_stalled) begin
+
+ if(av_waitrequest) begin
+ first_burst_stalled <= 1'b1;
+ address_register <= uav_address_pre;
+ burstcount_register <= uav_burstcount_pre;
+ end else begin
+ first_burst_stalled <= 1'b0;
+ address_register <= combi_burst_addr_reg;
+ burstcount_register <= uav_burstcount_pre - symbols_per_word;
+ end
+ end
+
+ else if(internal_begintransfer || burst_stalled) begin
+ if(~av_waitrequest) begin
+ burst_stalled <= 1'b0;
+ address_register <= combi_addr_reg;
+ burstcount_register <= burstcount_register - symbols_per_word;
+ end else
+ burst_stalled<=1'b1;
+ end
+ end
+
+ end
+
+ //Address
+ always @* begin
+ uav_address_pre = '0;
+
+ if(AV_ADDRESS_SYMBOLS)
+ uav_address_pre=av_address[ ( ADDRESS_HIGH ? ADDRESS_HIGH - 1 : 0 ) : 0 ];
+ else begin
+ uav_address_pre[ UAV_ADDRESS_W - 1 : ADDRESS_LOW ] = av_address[( ADDRESS_HIGH ? ADDRESS_HIGH - 1 : 0) : 0 ];
+ end
+ end
+
+ //Burstcount
+ always@* begin
+ uav_burstcount_pre = symbols_per_word; // default to a single transfer
+
+ if(USE_BURSTCOUNT) begin
+ uav_burstcount_pre = '0;
+
+ if(AV_BURSTCOUNT_SYMBOLS)
+ uav_burstcount_pre = av_burstcount[( BURSTCOUNT_HIGH ? BURSTCOUNT_HIGH - 1 : 0 ) :0 ];
+ else begin
+ uav_burstcount_pre[ UAV_BURSTCOUNT_W - 1 : BURSTCOUNT_LOW] = av_burstcount[( BURSTCOUNT_HIGH ? BURSTCOUNT_HIGH - 1 : 0 ) : 0 ];
+ end
+
+ end
+
+ end
+
+
+ //waitrequest translation
+
+ always@(posedge clk, posedge reset) begin
+ if(reset)
+ read_accepted <= 1'b0;
+ else begin
+ read_accepted <= read_accepted;
+
+ if(read_accepted == 1 && uav_readdatavalid == 1) // reset acceptance only when rdv arrives
+ read_accepted <= 1'b0;
+
+ if(read_accepted == 0)
+ read_accepted<=av_waitrequest ? uav_read_pre & ~uav_waitrequest : 1'b0;
+ end
+
+ end
+
+ reg write_accepted = 0;
+ generate if (AV_REGISTERINCOMINGSIGNALS) begin
+ always@(posedge clk, posedge reset) begin
+ if(reset)
+ write_accepted <= 1'b0;
+ else begin
+ write_accepted <=
+ ~av_waitrequest ? 1'b0 :
+ uav_write & ~uav_waitrequest? 1'b1 :
+ write_accepted;
+ end
+ end
+ end endgenerate
+
+ always@* begin
+ av_waitrequest = uav_waitrequest;
+
+ if(USE_READDATAVALID == 0 ) begin
+ av_waitrequest = uav_read_pre ? ~uav_readdatavalid : uav_waitrequest;
+ end
+
+ if (AV_REGISTERINCOMINGSIGNALS) begin
+ av_waitrequest =
+ uav_read_pre ? ~uav_readdatavalid :
+ uav_write_pre ? (internal_begintransfer | uav_waitrequest) & ~write_accepted :
+ 1'b1;
+ end
+
+ if(USE_WAITREQUEST == 0) begin
+ av_waitrequest = 0;
+ end
+ end
+
+ //read/write generation
+ always@* begin
+
+ uav_write = 1'b0;
+ uav_write_pre = 1'b0;
+ uav_read = 1'b0;
+ uav_read_pre = 1'b0;
+
+ if(!USE_CHIPSELECT) begin
+ if (USE_READ) begin
+ uav_read_pre=av_read;
+ end
+
+ if (USE_WRITE) begin
+ uav_write_pre=av_write;
+ end
+ end
+ else begin
+ if(!USE_WRITE && USE_READ) begin
+ uav_read_pre=av_read;
+ uav_write_pre=av_chipselect & ~av_read;
+ end
+ else if(!USE_READ && USE_WRITE) begin
+ uav_write_pre=av_write;
+ uav_read_pre = av_chipselect & ~av_write;
+ end
+ else if (USE_READ && USE_WRITE) begin
+ uav_write_pre=av_write;
+ uav_read_pre=av_read;
+ end
+ end
+
+ if(USE_READDATAVALID == 0)
+ uav_read = uav_read_pre & ~read_accepted;
+ else
+ uav_read = uav_read_pre;
+
+ if(AV_REGISTERINCOMINGSIGNALS == 0)
+ uav_write=uav_write_pre;
+ else
+ uav_write=uav_write_pre & ~write_accepted;
+
+
+ end
+
+ // -------------------
+ // Begintransfer Assigment
+ // -------------------
+
+ reg end_begintransfer;
+
+ always@* begin
+ if(USE_BEGINTRANSFER) begin
+ internal_begintransfer = av_begintransfer;
+ end else begin
+ internal_begintransfer = ( uav_write | uav_read ) & ~end_begintransfer;
+ end
+ end
+
+ always@ ( posedge clk or posedge reset ) begin
+
+ if(reset) begin
+ end_begintransfer <= 1'b0;
+ end
+ else begin
+
+ if(internal_begintransfer == 1 && uav_waitrequest)
+ end_begintransfer <= 1'b1;
+ else if(uav_waitrequest)
+ end_begintransfer <= end_begintransfer;
+ else
+ end_begintransfer <= 1'b0;
+
+ end
+
+ end
+
+ // -------------------
+ // Beginbursttransfer Assigment
+ // -------------------
+
+ reg end_beginbursttransfer;
+ wire last_burst_transfer_pre;
+ wire last_burst_transfer_reg;
+ wire last_burst_transfer;
+
+ // compare values before the mux to shorten critical path; benchmark before changing
+ assign last_burst_transfer_pre = (uav_burstcount_pre == symbols_per_word);
+ assign last_burst_transfer_reg = (burstcount_register == symbols_per_word);
+ assign last_burst_transfer = (internal_beginbursttransfer) ? last_burst_transfer_pre : last_burst_transfer_reg;
+
+ always@* begin
+ if(USE_BEGINBURSTTRANSFER) begin
+ internal_beginbursttransfer = av_beginbursttransfer;
+ end else begin
+ internal_beginbursttransfer = uav_read ? internal_begintransfer : internal_begintransfer && ~end_beginbursttransfer;
+ end
+ end
+
+ always@ ( posedge clk or posedge reset ) begin
+
+ if(reset) begin
+ end_beginbursttransfer <= 1'b0;
+ end
+ else begin
+ end_beginbursttransfer <= end_beginbursttransfer;
+ if( last_burst_transfer && internal_begintransfer || uav_read ) begin
+ end_beginbursttransfer <= 1'b0;
+ end
+ else if(uav_write && internal_begintransfer) begin
+ end_beginbursttransfer <= 1'b1;
+ end
+ end
+
+ end
+
+ endmodule
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_merlin_slave_agent.sv b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_merlin_slave_agent.sv
new file mode 100644
index 0000000000..d12023a975
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_merlin_slave_agent.sv
@@ -0,0 +1,416 @@
+// (C) 2001-2012 Altera Corporation. All rights reserved.
+// Your use of Altera Corporation's design tools, logic functions and other
+// software and tools, and its AMPP partner logic functions, and any output
+// files any of the foregoing (including device programming or simulation
+// files), and any associated documentation or information are expressly subject
+// to the terms and conditions of the Altera Program License Subscription
+// Agreement, Altera MegaCore Function License Agreement, or other applicable
+// license agreement, including, without limitation, that your use is for the
+// sole purpose of programming logic devices manufactured by Altera and sold by
+// Altera or its authorized distributors. Please refer to the applicable
+// agreement for further details.
+
+
+// $Id: //acds/rel/11.1sp2/ip/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent.sv#1 $
+// $Revision: #1 $
+// $Date: 2011/11/10 $
+// $Author: max $
+
+`timescale 1 ns / 1 ns
+
+module altera_merlin_slave_agent
+ #(
+ // Packet parameters
+ parameter PKT_BEGIN_BURST = 81,
+ parameter PKT_DATA_H = 31,
+ parameter PKT_DATA_L = 0,
+ parameter PKT_SYMBOL_W = 8,
+ parameter PKT_BYTEEN_H = 71,
+ parameter PKT_BYTEEN_L = 68,
+ parameter PKT_ADDR_H = 63,
+ parameter PKT_ADDR_L = 32,
+ parameter PKT_TRANS_LOCK = 87,
+ parameter PKT_TRANS_COMPRESSED_READ = 67,
+ parameter PKT_TRANS_POSTED = 66,
+ parameter PKT_TRANS_WRITE = 65,
+ parameter PKT_TRANS_READ = 64,
+ parameter PKT_SRC_ID_H = 74,
+ parameter PKT_SRC_ID_L = 72,
+ parameter PKT_DEST_ID_H = 77,
+ parameter PKT_DEST_ID_L = 75,
+ parameter PKT_BURSTWRAP_H = 85,
+ parameter PKT_BURSTWRAP_L = 82,
+ parameter PKT_BYTE_CNT_H = 81,
+ parameter PKT_BYTE_CNT_L = 78,
+ parameter PKT_PROTECTION_H = 86,
+ parameter PKT_PROTECTION_L = 86,
+ parameter ST_DATA_W = 90,
+ parameter ST_CHANNEL_W = 32,
+// parameter PKT_AXI_RESP_L = 88,
+// parameter PKT_AXI_RESP_H = 89,
+
+
+ // Slave parameters
+ parameter ADDR_W = PKT_ADDR_H - PKT_ADDR_L + 1,
+ parameter AVS_DATA_W = PKT_DATA_H - PKT_DATA_L + 1,
+ parameter AVS_BURSTCOUNT_W = 4,
+ parameter PKT_SYMBOLS = AVS_DATA_W / PKT_SYMBOL_W,
+
+ // Slave agent parameters
+ parameter PREVENT_FIFO_OVERFLOW = 0,
+ parameter SUPPRESS_0_BYTEEN_CMD = 1,
+
+ // Derived slave parameters
+ parameter AVS_BE_W = PKT_BYTEEN_H - PKT_BYTEEN_L + 1,
+
+ // Derived FIFO width
+ parameter FIFO_DATA_W = ST_DATA_W + 1
+ )
+ (
+
+ input clk,
+ input reset,
+
+ // Universal-Avalon anti-slave
+ output [ADDR_W-1:0] m0_address,
+ output [AVS_BURSTCOUNT_W-1:0] m0_burstcount,
+ output [AVS_BE_W-1:0] m0_byteenable,
+ output m0_read,
+ input [AVS_DATA_W-1:0] m0_readdata,
+ input m0_waitrequest,
+ output m0_write,
+ output [AVS_DATA_W-1:0] m0_writedata,
+ input m0_readdatavalid,
+ output m0_debugaccess,
+ output m0_lock,
+
+ // Avalon-ST FIFO interfaces.
+ // Note: there's no need to include the "data" field here, at least for
+ // reads, since readdata is filled in from slave info. To keep life
+ // simple, have a data field, but fill it with 0s.
+ // Av-st response fifo source interface
+ output reg [FIFO_DATA_W-1:0] rf_source_data,
+ output rf_source_valid,
+ output rf_source_startofpacket,
+ output rf_source_endofpacket,
+ input rf_source_ready,
+
+ // Av-st response fifo sink interface
+ input [FIFO_DATA_W-1:0] rf_sink_data,
+ input rf_sink_valid,
+ input rf_sink_startofpacket,
+ input rf_sink_endofpacket,
+ output rf_sink_ready,
+
+ // Av-st readdata fifo src interface
+ output [AVS_DATA_W-1:0] rdata_fifo_src_data,
+ output rdata_fifo_src_valid,
+ input rdata_fifo_src_ready,
+
+ // Av-st readdata fifo sink interface
+ input [AVS_DATA_W-1:0] rdata_fifo_sink_data,
+ input rdata_fifo_sink_valid,
+ output rdata_fifo_sink_ready,
+
+ // Av-st sink command packet interface
+ output cp_ready,
+ input cp_valid,
+ input [ST_DATA_W-1:0] cp_data,
+ input [ST_CHANNEL_W-1:0] cp_channel,
+ input cp_startofpacket,
+ input cp_endofpacket,
+
+ // Av-st source response packet interface
+ input rp_ready,
+ output rp_valid,
+ output reg [ST_DATA_W-1:0] rp_data,
+ output rp_startofpacket,
+ output rp_endofpacket
+);
+
+ function integer clog2;
+ input [31:0] Depth;
+ integer i;
+ begin
+ i = Depth;
+ for(clog2 = 0; i > 0; clog2 = clog2 + 1)
+ i = i >> 1;
+ end
+
+ endfunction // clog2
+
+
+ // ------------------------------------------------
+ // Local Parameters
+ // ------------------------------------------------
+ localparam DATA_W = PKT_DATA_H - PKT_DATA_L + 1;
+ localparam BE_W = PKT_BYTEEN_H - PKT_BYTEEN_L + 1;
+ localparam MID_W = PKT_SRC_ID_H - PKT_SRC_ID_L + 1;
+ localparam SID_W = PKT_DEST_ID_H - PKT_DEST_ID_L + 1;
+ localparam BYTE_CNT_W = PKT_BYTE_CNT_H - PKT_BYTE_CNT_L + 1;
+ localparam BURSTWRAP_W = PKT_BURSTWRAP_H - PKT_BURSTWRAP_L + 1;
+// localparam RESP_W = PKT_AXI_RESP_H - PKT_AXI_RESP_L + 1;
+
+ // ------------------------------------------------
+ // Signals
+ // ------------------------------------------------
+ wire [DATA_W-1:0] cmd_data;
+ wire [BE_W-1:0] cmd_byteen;
+ wire [ADDR_W-1:0] cmd_addr;
+ wire [MID_W-1:0] cmd_mid;
+ wire [SID_W-1:0] cmd_sid;
+ wire cmd_read;
+ wire cmd_write;
+ wire cmd_compressed;
+ wire cmd_posted;
+ wire [BYTE_CNT_W-1:0] cmd_byte_cnt;
+ wire [BURSTWRAP_W-1:0] cmd_burstwrap;
+ wire cmd_debugaccess;
+// wire [RESP_W-1:0] cmd_response;
+
+ wire byteen_asserted;
+ wire read_suppressed;
+ wire generate_response;
+ wire nonposted_write_endofpacket; //llim: to get a condition where it is the end of packet and a write command packet. This is to push command packet into fifo
+
+ // Assign command fields //for axi writes
+ assign cmd_data = cp_data[PKT_DATA_H :PKT_DATA_L ]; //wdata //0 default
+ assign cmd_byteen = cp_data[PKT_BYTEEN_H:PKT_BYTEEN_L]; //wstrb //MISSING
+ assign cmd_addr = cp_data[PKT_ADDR_H :PKT_ADDR_L ]; //awaddr //araddr
+ assign cmd_compressed = cp_data[PKT_TRANS_COMPRESSED_READ]; //always 0 //0
+ assign cmd_posted = cp_data[PKT_TRANS_POSTED]; //alwyas 0 //0
+ assign cmd_write = cp_data[PKT_TRANS_WRITE]; // 1 //0
+ assign cmd_read = cp_data[PKT_TRANS_READ]; // 0 //1
+ assign cmd_mid = cp_data[PKT_SRC_ID_H :PKT_SRC_ID_L]; //take in the mid from transform
+ assign cmd_sid = cp_data[PKT_DEST_ID_H:PKT_DEST_ID_L]; //dump out the sid from the slave
+ assign cmd_byte_cnt = cp_data[PKT_BYTE_CNT_H:PKT_BYTE_CNT_L]; //0 for now //0
+ assign cmd_burstwrap= cp_data[PKT_BURSTWRAP_H:PKT_BURSTWRAP_L]; //MISSING //missing
+ assign cmd_debugaccess = cp_data[PKT_PROTECTION_L]; // awprot bit0 //arprotbit0
+
+ // Local "ready_for_command" signal: deasserted when the agent is unable to accept
+ // another command, e.g. rdv FIFO is full, (local readdata storage is full &&
+ // ~rp_ready), ...
+ // Say, this could depend on the type of command, for example, even if the
+ // rdv FIFO is full, a write request can be accepted. For later.
+
+ wire ready_for_command;
+
+ wire local_lock = cp_valid & cp_data[PKT_TRANS_LOCK];
+ wire local_write = cp_valid & cp_data[PKT_TRANS_WRITE];
+ wire local_read = cp_valid & cp_data[PKT_TRANS_READ];
+ wire local_compressed_read = cp_valid & cp_data[PKT_TRANS_COMPRESSED_READ];
+ assign nonposted_write_endofpacket = local_write & cp_endofpacket & ~cp_data[PKT_TRANS_POSTED];
+ //wire rf_sink_write = rf_sink_valid & rf_sink_data[PKT_TRANS_WRITE]; //llim: need a set of signals from the rf_sink to connect to sink_valid of burst uncompressor
+ //assign rf_nonposted_write_endofpacket = rf_sink_write & rf_sink_endofpacket & ~rf_sink_data[PKT_TRANS_POSTED];
+
+ // num_symbols is PKT_SYMBOLS, appropriately sized.
+ wire [31:0] int_num_symbols = PKT_SYMBOLS;
+ wire [BYTE_CNT_W-1:0] num_symbols = int_num_symbols[BYTE_CNT_W-1:0];
+
+ generate
+ if (PREVENT_FIFO_OVERFLOW) begin : prevent_fifo_overflow
+ //---------------------------------------------------
+ // Backpressure if the slave says to, or if FIFO overflow may occur.
+ //
+ // All commands are backpressured once the FIFO is full
+ // even if they don't need storage. This breaks a long
+ // combinatorial path from the master read/write through
+ // this logic and back to the master via the backpressure
+ // path.
+ //
+ // To avoid a loss of throughput the FIFO will be parameterized
+ // one slot deeper. The extra slot should never be used in normal
+ // operation, but should a slave misbehave and accept one more
+ // read than it should then backpressure will kick in.
+ //
+ // An example: assume a slave with MPRT = 2. It can accept a
+ // command sequence RRWW without backpressuring. If the FIFO is
+ // only 2 deep, we'd backpressure the writes leading to loss of
+ // throughput. If the FIFO is 3 deep, we'll only backpressure when
+ // RRR... which is an illegal condition anyway.
+ //---------------------------------------------------
+ // assign cp_ready = ~m0_waitrequest && ready_for_command;
+ assign cp_ready = (~m0_waitrequest | ~byteen_asserted) && ready_for_command;
+ assign ready_for_command = rf_source_ready;
+ end else begin : no_prevent_fifo_overflow
+ // Backpressure only if the slave says to.
+ assign cp_ready = ~m0_waitrequest | ~byteen_asserted;
+ // Do not suppress the command or the slave will
+ // not be able to waitrequest
+ assign ready_for_command = 1'b1;
+ end
+ endgenerate
+
+ generate if (SUPPRESS_0_BYTEEN_CMD) begin : suppress_0_byteen_cmd
+ assign byteen_asserted = |cmd_byteen;
+ end else begin : no_suppress_0_byteen_cmd
+ assign byteen_asserted = 1'b1;
+ end
+ endgenerate
+
+ //-------------------------------------------------------------------
+ // Extract avalon signals from command packet.
+ //-------------------------------------------------------------------
+ assign m0_address = cmd_addr;
+ assign m0_byteenable = cmd_byteen;
+ assign m0_writedata = cmd_data;
+
+ // Note: no Avalon-MM slave in existence accepts uncompressed read bursts -
+ // this sort of burst exists only in merlin fabric ST packets. What to do
+ // if we see such a burst? All beats in that burst need to be transmitted
+ // to the slave so we have enough space-time for byteenable expression.
+ //
+ // There can be multiple bursts in a packet, but only one beat per burst
+ // in <most> cases. The exception is when we've decided not to insert a
+ // burst adapter for efficiency reasons, in which case this agent is also
+ // responsible for driving burstcount to 1 on each beat of an uncompressed
+ // read burst.
+
+ assign m0_read = ready_for_command & byteen_asserted &
+ (local_compressed_read | local_read);
+
+ generate
+ begin : m0_burstcount_zero_pad
+ // AVS_BURSTCOUNT_W and BYTE_CNT_W may not be equal. Assign m0_burstcount
+ // from a sub-range, or 0-pad, as appropriate.
+ if (AVS_BURSTCOUNT_W > BYTE_CNT_W) begin
+ wire [AVS_BURSTCOUNT_W - BYTE_CNT_W - 1 : 0] zero_pad =
+ {(AVS_BURSTCOUNT_W - BYTE_CNT_W) {1'b0}};
+ assign m0_burstcount = (local_read & ~local_compressed_read) ?
+ {zero_pad, num_symbols} :
+ {zero_pad, cmd_byte_cnt};
+ end
+ else begin : mo_burstcount_no_pad
+ assign m0_burstcount = (local_read & ~local_compressed_read) ?
+ num_symbols[AVS_BURSTCOUNT_W-1:0] :
+ cmd_byte_cnt[AVS_BURSTCOUNT_W-1:0];
+ end
+ end
+ endgenerate
+
+ assign m0_write = ready_for_command & local_write & byteen_asserted;
+ assign m0_lock = ready_for_command & local_lock & (m0_read | m0_write);
+ assign m0_debugaccess = cmd_debugaccess;
+
+ //-------------------------------------------------------------------
+ // Indirection layer for response packet values. Some may always wire
+ // directly from the slave translator; others will no doubt emerge from
+ // various FIFOs.
+ // What to put in resp_data when a write occured? For now, there's simply no
+ // response packet for writes.
+
+ assign rdata_fifo_src_valid = m0_readdatavalid;
+ assign rdata_fifo_src_data = m0_readdata;
+
+ // ------------------------------------------------------------------
+ // Generate a token when read commands are suppressed. The token
+ // is stored in the response FIFO, and will be used to synthesize
+ // a read response.
+
+ // llim: token also used for generating write responses at the end of each packet for nonposted_write
+ //
+ // Note: this token is not generated for suppressed uncompressed read cycles;
+ // the burst uncompression logic at the read side of the response FIFO
+ // generates the correct number of responses.
+ // ------------------------------------------------------------------
+ assign read_suppressed = ((local_read | local_compressed_read) & !byteen_asserted) | nonposted_write_endofpacket;
+
+ // Avalon-ST interfaces to external response fifo:
+ assign rf_source_valid = (local_read | local_compressed_read | nonposted_write_endofpacket) & ready_for_command & cp_ready; //llim: modifying this to allow non-posted write commands to also be stored in the response fifo.
+ assign rf_source_startofpacket = cp_startofpacket;
+ assign rf_source_endofpacket = cp_endofpacket;
+ always @* begin
+ // Default: assign every command packet field to the response FIFO...
+ rf_source_data = {1'b0, cp_data};
+
+ // ... and override select fields as needed.
+ rf_source_data[FIFO_DATA_W-1] = read_suppressed;
+ rf_source_data[PKT_DATA_H :PKT_DATA_L] = {DATA_W {1'b0}};
+ rf_source_data[PKT_BYTEEN_H :PKT_BYTEEN_L] = cmd_byteen;
+ rf_source_data[PKT_ADDR_H :PKT_ADDR_L] = cmd_addr;
+ rf_source_data[PKT_TRANS_COMPRESSED_READ] = cmd_compressed;
+ rf_source_data[PKT_TRANS_POSTED] = cmd_posted;
+ rf_source_data[PKT_TRANS_WRITE] = cmd_write;
+ rf_source_data[PKT_TRANS_READ] = cmd_read;
+ rf_source_data[PKT_SRC_ID_H :PKT_SRC_ID_L] = cmd_mid;
+ rf_source_data[PKT_DEST_ID_H:PKT_DEST_ID_L] = cmd_sid;
+ rf_source_data[PKT_BYTE_CNT_H:PKT_BYTE_CNT_L] = cmd_byte_cnt;
+ rf_source_data[PKT_BURSTWRAP_H:PKT_BURSTWRAP_L] = cmd_burstwrap;
+ rf_source_data[PKT_PROTECTION_H:PKT_PROTECTION_L] = '0;
+ rf_source_data[PKT_PROTECTION_L] = cmd_debugaccess;
+ end
+
+ wire uncompressor_source_valid;
+ assign generate_response = rf_sink_data[FIFO_DATA_W-1];
+ //assign rp_valid = rdata_fifo_sink_valid | (uncompressor_source_valid | generate_response);
+ assign rp_valid = rdata_fifo_sink_valid | uncompressor_source_valid;
+
+ wire [BYTE_CNT_W-1:0] rf_sink_byte_cnt = rf_sink_data[PKT_BYTE_CNT_H:PKT_BYTE_CNT_L];
+ wire rf_sink_compressed = rf_sink_data[PKT_TRANS_COMPRESSED_READ];
+ wire [BURSTWRAP_W-1:0] rf_sink_burstwrap = rf_sink_data[PKT_BURSTWRAP_H:PKT_BURSTWRAP_L];
+ wire [ADDR_W-1:0] rf_sink_addr = rf_sink_data[PKT_ADDR_H:PKT_ADDR_L];
+
+ wire [BYTE_CNT_W-1:0] burst_byte_cnt;
+ wire [BURSTWRAP_W-1:0] rp_burstwrap;
+ wire [ADDR_W-1:0] rp_address;
+ wire rp_is_compressed;
+
+ // ------------------------------------------------------------------
+ // Backpressure the readdata fifo if we're supposed to synthesize a response
+ // llim: also backpressure the rdata fifo when there is a write response
+ // ------------------------------------------------------------------
+ assign rdata_fifo_sink_ready = rdata_fifo_sink_valid & rp_ready & ~(rf_sink_valid & generate_response);
+
+ always @* begin
+ // By default, return all fields...
+ rp_data = rf_sink_data[ST_DATA_W - 1 : 0];
+
+ // ... and override specific fields.
+ rp_data[PKT_DATA_H :PKT_DATA_L] = rdata_fifo_sink_data;
+ // Assignments directly from the response fifo.
+ rp_data[PKT_TRANS_POSTED] = rf_sink_data[PKT_TRANS_POSTED]; // should always be 1
+ rp_data[PKT_TRANS_WRITE] = rf_sink_data[PKT_TRANS_WRITE];
+ rp_data[PKT_SRC_ID_H :PKT_SRC_ID_L] = rf_sink_data[PKT_DEST_ID_H : PKT_DEST_ID_L];
+ rp_data[PKT_DEST_ID_H:PKT_DEST_ID_L] = rf_sink_data[PKT_SRC_ID_H : PKT_SRC_ID_L];
+ rp_data[PKT_BYTEEN_H :PKT_BYTEEN_L] = rf_sink_data[PKT_BYTEEN_H : PKT_BYTEEN_L];
+ rp_data[PKT_PROTECTION_H:PKT_PROTECTION_L] = rf_sink_data[PKT_PROTECTION_H:PKT_PROTECTION_L];
+
+ // Burst uncompressor assignments
+ rp_data[PKT_ADDR_H :PKT_ADDR_L] = rp_address;
+ rp_data[PKT_BURSTWRAP_H:PKT_BURSTWRAP_L] = rp_burstwrap;
+ rp_data[PKT_BYTE_CNT_H:PKT_BYTE_CNT_L] = burst_byte_cnt;
+ rp_data[PKT_TRANS_READ] = rf_sink_data[PKT_TRANS_READ] | rf_sink_data[PKT_TRANS_COMPRESSED_READ];
+ rp_data[PKT_TRANS_COMPRESSED_READ] = rp_is_compressed;
+// rp_data[PKT_AXI_RESP_H:PKT_AXI_RESP_L] = 2'b0; //llim: always return OKAY for avalon non bursting transaction
+ end
+
+ altera_merlin_burst_uncompressor #(
+ .ADDR_W (ADDR_W),
+ .BURSTWRAP_W (BURSTWRAP_W),
+ .BYTE_CNT_W (BYTE_CNT_W),
+ .PKT_SYMBOLS (PKT_SYMBOLS)
+ ) uncompressor
+ (
+ .clk (clk),
+ .reset (reset),
+ .sink_startofpacket (rf_sink_startofpacket),
+ .sink_endofpacket (rf_sink_endofpacket),
+ .sink_valid (rf_sink_valid & (rdata_fifo_sink_valid | generate_response )), //llim
+ .sink_ready (rf_sink_ready),
+ .sink_addr (rf_sink_addr),
+ .sink_burstwrap (rf_sink_burstwrap),
+ .sink_byte_cnt (rf_sink_byte_cnt),
+ .sink_is_compressed (rf_sink_compressed),
+
+ .source_startofpacket (rp_startofpacket),
+ .source_endofpacket (rp_endofpacket),
+ .source_valid (uncompressor_source_valid),
+ .source_ready (rp_ready),
+ .source_addr (rp_address),
+ .source_burstwrap (rp_burstwrap),
+ .source_byte_cnt (burst_byte_cnt),
+ .source_is_compressed (rp_is_compressed)
+ );
+
+endmodule
+
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_merlin_slave_translator.sv b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_merlin_slave_translator.sv
new file mode 100644
index 0000000000..ad91ee2aa2
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_merlin_slave_translator.sv
@@ -0,0 +1,514 @@
+// (C) 2001-2012 Altera Corporation. All rights reserved.
+// Your use of Altera Corporation's design tools, logic functions and other
+// software and tools, and its AMPP partner logic functions, and any output
+// files any of the foregoing (including device programming or simulation
+// files), and any associated documentation or information are expressly subject
+// to the terms and conditions of the Altera Program License Subscription
+// Agreement, Altera MegaCore Function License Agreement, or other applicable
+// license agreement, including, without limitation, that your use is for the
+// sole purpose of programming logic devices manufactured by Altera and sold by
+// Altera or its authorized distributors. Please refer to the applicable
+// agreement for further details.
+
+
+
+// $Id: //acds/rel/11.1sp2/ip/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator.sv#1 $
+// $Revision: #1 $
+// $Date: 2011/11/10 $
+// $Author: max $
+
+// -------------------------------------
+// Merlin Slave Translator
+//
+// Translates Universal Avalon MM Slave
+// to any Avalon MM Slave
+// -------------------------------------
+//
+//Notable Note: 0 AV_READLATENCY is not allowed and will be converted to a 1 cycle readlatency in all cases but one
+//If you declare a slave with fixed read timing requirements, the readlatency of such a slave will be allowed to be zero
+//The key feature here is that no same cycle turnaround data is processed through the fabric.
+
+//import avalon_utilities_pkg::*;
+
+`timescale 1 ns / 1 ns
+
+module altera_merlin_slave_translator
+ #(
+ parameter
+ //Widths
+ AV_ADDRESS_W = 32,
+ AV_DATA_W = 32,
+ AV_BURSTCOUNT_W = 4,
+ AV_BYTEENABLE_W = 4,
+ UAV_BYTEENABLE_W = 4,
+
+ //Read Latency
+ AV_READLATENCY = 1,
+
+ //Timing
+ AV_READ_WAIT_CYCLES = 0,
+ AV_WRITE_WAIT_CYCLES = 0,
+ AV_SETUP_WAIT_CYCLES = 0,
+ AV_DATA_HOLD_CYCLES = 0,
+
+ //Optional Port Declarations
+ USE_READDATAVALID = 1,
+ USE_WAITREQUEST = 1,
+
+ //Variable Addressing
+ AV_SYMBOLS_PER_WORD = 4,
+ AV_ADDRESS_SYMBOLS = 0,
+ AV_BURSTCOUNT_SYMBOLS = 0,
+ BITS_PER_WORD = clog2(AV_SYMBOLS_PER_WORD - 1),
+ UAV_ADDRESS_W = 38,
+ UAV_BURSTCOUNT_W = 10,
+ UAV_DATA_W = 32,
+
+ AV_CONSTANT_BURST_BEHAVIOR = 0,
+ UAV_CONSTANT_BURST_BEHAVIOR = 0,
+ CHIPSELECT_THROUGH_READLATENCY = 0,
+
+ // Tightly-Coupled Options
+ USE_UAV_CLKEN = 0,
+ AV_REQUIRE_UNALIGNED_ADDRESSES = 0
+ )
+ (
+
+ // -------------------
+ // Clock & Reset
+ // -------------------
+ input wire clk,
+ input wire reset,
+
+ // -------------------
+ // Universal Avalon Slave
+ // -------------------
+
+ input wire [UAV_ADDRESS_W - 1 : 0] uav_address,
+ input wire [UAV_DATA_W - 1 : 0] uav_writedata,
+ input wire uav_write,
+ input wire uav_read,
+ input wire [UAV_BURSTCOUNT_W - 1 : 0] uav_burstcount,
+ input wire [UAV_BYTEENABLE_W - 1 : 0] uav_byteenable,
+ input wire uav_lock,
+ input wire uav_debugaccess,
+ input wire uav_clken,
+
+ output logic uav_readdatavalid,
+ output logic uav_waitrequest,
+ output logic[UAV_DATA_W - 1 : 0] uav_readdata,
+
+ // -------------------
+ // Customizable Avalon Master
+ // -------------------
+ output logic [AV_ADDRESS_W - 1 : 0] av_address,
+ output logic [AV_DATA_W - 1 : 0] av_writedata,
+ output logic av_write,
+ output logic av_read,
+ output logic[AV_BURSTCOUNT_W - 1 : 0] av_burstcount,
+ output logic[AV_BYTEENABLE_W - 1 : 0] av_byteenable,
+ output logic[AV_BYTEENABLE_W - 1 : 0] av_writebyteenable,
+ output logic av_begintransfer,
+ output wire av_chipselect,
+ output logic av_beginbursttransfer,
+ output logic av_lock,
+ output wire av_clken,
+ output wire av_debugaccess,
+ output wire av_outputenable,
+
+ input logic [AV_DATA_W - 1 : 0] av_readdata,
+ input logic av_readdatavalid,
+ input logic av_waitrequest
+ );
+
+ function integer clog2;
+ input [31:0] Depth;
+ integer i;
+ begin
+ i = Depth;
+ for(clog2 = 0; i > 0; clog2 = clog2 + 1)
+ i = i >> 1;
+ end
+
+ endfunction
+
+ function integer max;
+ //returns the larger of two passed arguments
+ input [31:0] one;
+ input [31:0] two;
+
+ if(one > two)
+ max=one;
+ else
+ max=two;
+ endfunction // int
+
+ localparam AV_READ_WAIT_INDEXED = (AV_SETUP_WAIT_CYCLES + AV_READ_WAIT_CYCLES);
+ localparam AV_WRITE_WAIT_INDEXED = (AV_SETUP_WAIT_CYCLES + AV_WRITE_WAIT_CYCLES);
+ localparam AV_DATA_HOLD_INDEXED = (AV_WRITE_WAIT_INDEXED + AV_DATA_HOLD_CYCLES);
+ localparam LOG2_OF_LATENCY_SUM = max(clog2(AV_READ_WAIT_INDEXED + 1),clog2(AV_DATA_HOLD_INDEXED + 1));
+ localparam BURSTCOUNT_SHIFT_SELECTOR = AV_BURSTCOUNT_SYMBOLS ? 0 : BITS_PER_WORD;
+ localparam ADDRESS_SHIFT_SELECTOR = AV_ADDRESS_SYMBOLS ? 0 : BITS_PER_WORD;
+
+ localparam ADDRESS_HIGH = ( UAV_ADDRESS_W > AV_ADDRESS_W + ADDRESS_SHIFT_SELECTOR ) ?
+ AV_ADDRESS_W :
+ UAV_ADDRESS_W - ADDRESS_SHIFT_SELECTOR;
+
+ localparam BURSTCOUNT_HIGH = ( UAV_BURSTCOUNT_W > AV_BURSTCOUNT_W + BURSTCOUNT_SHIFT_SELECTOR ) ?
+ AV_BURSTCOUNT_W :
+ UAV_BURSTCOUNT_W - BURSTCOUNT_SHIFT_SELECTOR;
+ localparam BYTEENABLE_ADDRESS_BITS = ( clog2(UAV_BYTEENABLE_W) - 1 ) >= 1 ? clog2(UAV_BYTEENABLE_W) - 1 : 1;
+
+
+ // Calculate the symbols per word as the power of 2 extended symbols per word
+ wire [31 : 0] symbols_per_word_int = 2**(clog2(AV_SYMBOLS_PER_WORD[UAV_BURSTCOUNT_W : 0] - 1));
+ wire [UAV_BURSTCOUNT_W : 0] symbols_per_word = symbols_per_word_int[UAV_BURSTCOUNT_W : 0];
+
+ // +--------------------------------
+ // |Backwards Compatibility Signals
+ // +--------------------------------
+ assign av_clken = (USE_UAV_CLKEN) ? uav_clken : 1'b1;
+ assign av_debugaccess = uav_debugaccess;
+
+ // +-------------------
+ // |Passthru Signals
+ // +-------------------
+
+
+ //-------------------------
+ //Writedata and Byteenable
+ //-------------------------
+
+ always@* begin
+ av_byteenable = '0;
+ av_byteenable = uav_byteenable[AV_BYTEENABLE_W - 1 : 0];
+ end
+
+ always@* begin
+ av_writedata = '0;
+ av_writedata = uav_writedata[AV_DATA_W - 1 : 0];
+ end
+
+ // +-------------------
+ // |Calculated Signals
+ // +-------------------
+
+ logic [UAV_ADDRESS_W - 1 : 0 ] real_uav_address;
+
+ function [BYTEENABLE_ADDRESS_BITS - 1 : 0 ] decode_byteenable;
+ input [UAV_BYTEENABLE_W - 1 : 0 ] byteenable;
+
+ for(int i = 0 ; i < UAV_BYTEENABLE_W; i++ ) begin
+ if(byteenable[i] == 1) begin
+ return i;
+ end
+ end
+
+ return '0;
+
+ endfunction
+
+ reg [AV_BURSTCOUNT_W - 1 : 0] burstcount_reg;
+ reg [AV_ADDRESS_W - 1 : 0] address_reg;
+
+
+ always@(posedge clk, posedge reset) begin
+ if(reset) begin
+ burstcount_reg <= '0;
+ address_reg <= '0;
+ end
+ else begin
+ burstcount_reg <= burstcount_reg;
+ address_reg <= address_reg;
+
+ if(av_beginbursttransfer) begin
+ burstcount_reg <= uav_burstcount [BURSTCOUNT_HIGH - 1 + BURSTCOUNT_SHIFT_SELECTOR : BURSTCOUNT_SHIFT_SELECTOR ];
+ address_reg <= real_uav_address [ADDRESS_HIGH - 1 + ADDRESS_SHIFT_SELECTOR : ADDRESS_SHIFT_SELECTOR ];
+
+ end
+ end
+ end
+
+
+ logic [BYTEENABLE_ADDRESS_BITS-1:0] temp_wire;
+
+ always@* begin
+ if( AV_REQUIRE_UNALIGNED_ADDRESSES == 1) begin
+ temp_wire = decode_byteenable(uav_byteenable);
+
+ real_uav_address = { uav_address[UAV_ADDRESS_W - 1 : BYTEENABLE_ADDRESS_BITS ], temp_wire[BYTEENABLE_ADDRESS_BITS - 1 : 0 ] };
+ end
+ else begin
+ real_uav_address = uav_address;
+ end
+
+ av_address = real_uav_address[ADDRESS_HIGH - 1 + ADDRESS_SHIFT_SELECTOR : ADDRESS_SHIFT_SELECTOR ];
+
+ if( AV_CONSTANT_BURST_BEHAVIOR && !UAV_CONSTANT_BURST_BEHAVIOR && ~av_beginbursttransfer )
+ av_address = address_reg;
+ end
+
+ always@* begin
+ av_burstcount=uav_burstcount[BURSTCOUNT_HIGH - 1 + BURSTCOUNT_SHIFT_SELECTOR : BURSTCOUNT_SHIFT_SELECTOR ];
+
+ if( AV_CONSTANT_BURST_BEHAVIOR && !UAV_CONSTANT_BURST_BEHAVIOR && ~av_beginbursttransfer )
+ av_burstcount = burstcount_reg;
+ end
+
+ always@* begin
+ av_lock = uav_lock;
+ end
+
+ // -------------------
+ // Writebyteenable Assignment
+ // -------------------
+
+always@* begin
+ av_writebyteenable = { (AV_BYTEENABLE_W){uav_write} } & uav_byteenable[AV_BYTEENABLE_W - 1 : 0];
+end
+
+ // -------------------
+ // Waitrequest Assignment
+ // -------------------
+
+ reg av_waitrequest_generated;
+ reg av_waitrequest_generated_read;
+ reg av_waitrequest_generated_write;
+ reg waitrequest_reset_override;
+
+ reg [ ( LOG2_OF_LATENCY_SUM ? LOG2_OF_LATENCY_SUM - 1 : 0 ) : 0 ] wait_latency_counter;
+
+ always@(posedge reset, posedge clk) begin
+
+ if(reset) begin
+ wait_latency_counter <= '0;
+ waitrequest_reset_override <= 1'h1;
+ end
+ else begin
+ waitrequest_reset_override <= 1'h0;
+
+ wait_latency_counter <= '0;
+
+ if( uav_read | uav_write )
+ wait_latency_counter <= wait_latency_counter + 1'h1;
+
+ if( ~uav_waitrequest | waitrequest_reset_override )
+ wait_latency_counter <= '0;
+
+ end
+
+ end
+
+
+ always @* begin
+
+ av_read = uav_read;
+ av_write = uav_write;
+
+ av_waitrequest_generated = 1'h1;
+ av_waitrequest_generated_read = 1'h1;
+ av_waitrequest_generated_write = 1'h1;
+
+ if(LOG2_OF_LATENCY_SUM == 1)
+ av_waitrequest_generated = 0;
+
+ if(LOG2_OF_LATENCY_SUM > 1 && !USE_WAITREQUEST) begin
+ av_read = wait_latency_counter >= AV_SETUP_WAIT_CYCLES && uav_read;
+ av_write = wait_latency_counter >= AV_SETUP_WAIT_CYCLES && uav_write && wait_latency_counter <= AV_WRITE_WAIT_INDEXED;
+
+ av_waitrequest_generated_read = wait_latency_counter != AV_READ_WAIT_INDEXED;
+ av_waitrequest_generated_write = wait_latency_counter != AV_DATA_HOLD_INDEXED;
+
+ if(uav_write)
+ av_waitrequest_generated = av_waitrequest_generated_write;
+ else
+ av_waitrequest_generated = av_waitrequest_generated_read;
+
+ end
+
+ if(USE_WAITREQUEST) begin
+ uav_waitrequest = av_waitrequest;
+ end
+ else begin
+ uav_waitrequest = av_waitrequest_generated | waitrequest_reset_override;
+ end
+
+ end
+
+ // --------------
+ // Readdata Assignment
+ // --------------
+
+ reg[(AV_DATA_W ? AV_DATA_W -1 : 0 ): 0] av_readdata_pre;
+
+ always@(posedge clk, posedge reset) begin
+ if(reset)
+ av_readdata_pre <= 'b0;
+ else
+ av_readdata_pre <= av_readdata;
+ end
+
+ always@* begin
+ uav_readdata = '0;
+
+ if( AV_READLATENCY != 0 || USE_READDATAVALID ) begin
+ uav_readdata = av_readdata;
+ end
+ else begin
+ uav_readdata = av_readdata_pre;
+ end
+ end
+ // -------------------
+ // Readdatavalid Assigment
+ // -------------------
+
+ reg[(AV_READLATENCY>0 ? AV_READLATENCY-1:0) :0] read_latency_shift_reg;
+ reg top_read_latency_shift_reg;
+
+
+
+ always@* begin
+
+ uav_readdatavalid=top_read_latency_shift_reg;
+
+ if(USE_READDATAVALID) begin
+ uav_readdatavalid = av_readdatavalid;
+ end
+
+ end
+
+ always@* begin
+
+ top_read_latency_shift_reg = uav_read & ~uav_waitrequest & ~waitrequest_reset_override;
+
+ if(AV_READLATENCY == 1 || AV_READLATENCY == 0 ) begin
+ top_read_latency_shift_reg=read_latency_shift_reg;
+ end
+
+ if (AV_READLATENCY > 1) begin
+ top_read_latency_shift_reg = read_latency_shift_reg[(AV_READLATENCY ? AV_READLATENCY-1 : 0)];
+ end
+
+ end
+
+ always@(posedge reset, posedge clk) begin
+
+ if (reset) begin
+ read_latency_shift_reg <= '0;
+ end
+ else if (av_clken) begin
+
+ read_latency_shift_reg <= uav_read && ~uav_waitrequest & ~waitrequest_reset_override;
+
+ for (int i=0; i+1 < AV_READLATENCY ; i+=1 ) begin
+ read_latency_shift_reg[i+1] <= read_latency_shift_reg[i];
+ end
+
+ end
+
+ end
+
+ // ------------
+ // Chipselect and OutputEnable
+ // ------------
+
+ reg av_chipselect_pre;
+ wire cs_extension;
+ reg av_outputenable_pre;
+
+
+ assign av_chipselect = (uav_read | uav_write) ? 1'b1 : av_chipselect_pre;
+ assign cs_extension = ( (^ read_latency_shift_reg) & ~top_read_latency_shift_reg ) | ((| read_latency_shift_reg) & ~(^ read_latency_shift_reg));
+
+ assign av_outputenable = uav_read ? 1'b1 : av_outputenable_pre;
+
+ always@(posedge reset, posedge clk) begin
+ if(reset)
+ av_outputenable_pre <= 1'b0;
+ else if( AV_READLATENCY == 0 && AV_READ_WAIT_INDEXED != 0 )
+ av_outputenable_pre <= 0;
+ else
+ av_outputenable_pre <= cs_extension | uav_read;
+ end
+
+ always@(posedge reset, posedge clk) begin
+ if(reset) begin
+ av_chipselect_pre <= 1'b0;
+ end
+ else begin
+ av_chipselect_pre <= 1'b0;
+
+ if(AV_READLATENCY != 0 && CHIPSELECT_THROUGH_READLATENCY == 1) begin
+ //The AV_READLATENCY term is only here to prevent chipselect from remaining asserted while read and write fall.
+ //There is no functional impact as 0 cycle transactions are treated as 1 cycle on the other side of the translator.
+ if(uav_read) begin
+ av_chipselect_pre <= 1'b1;
+ end
+ else if(cs_extension == 1) begin
+ av_chipselect_pre <= 1'b1;
+ end
+
+ end
+ end
+ end
+
+ // -------------------
+ // Begintransfer Assigment
+ // -------------------
+
+ reg end_begintransfer;
+
+ always@* begin
+ av_begintransfer = ( uav_write | uav_read ) & ~end_begintransfer;
+ end
+
+ always@ ( posedge clk or posedge reset ) begin
+
+ if(reset) begin
+ end_begintransfer <= 1'b0;
+ end
+ else begin
+
+ if(av_begintransfer == 1 && uav_waitrequest && ~waitrequest_reset_override)
+ end_begintransfer <= 1'b1;
+ else if(uav_waitrequest)
+ end_begintransfer <= end_begintransfer;
+ else
+ end_begintransfer <= 1'b0;
+
+ end
+
+ end
+
+ // -------------------
+ // Beginbursttransfer Assigment
+ // -------------------
+
+ reg end_beginbursttransfer;
+ reg in_transfer;
+
+
+
+ always@* begin
+ av_beginbursttransfer = uav_read ? av_begintransfer : (av_begintransfer && ~end_beginbursttransfer && ~in_transfer);
+ end
+
+ always@ ( posedge clk or posedge reset ) begin
+ if(reset) begin
+ end_beginbursttransfer <= 1'b0;
+ in_transfer <= 1'b0;
+ end
+ else begin
+
+ end_beginbursttransfer <= uav_write & ( uav_burstcount != symbols_per_word );
+
+ if(uav_write && uav_burstcount == symbols_per_word)
+ in_transfer <=1'b0;
+ else if(uav_write)
+ in_transfer <=1'b1;
+
+ end
+
+ end
+
+endmodule
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_merlin_traffic_limiter.sv b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_merlin_traffic_limiter.sv
new file mode 100644
index 0000000000..61ff14ee2f
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_merlin_traffic_limiter.sv
@@ -0,0 +1,322 @@
+// (C) 2001-2012 Altera Corporation. All rights reserved.
+// Your use of Altera Corporation's design tools, logic functions and other
+// software and tools, and its AMPP partner logic functions, and any output
+// files any of the foregoing (including device programming or simulation
+// files), and any associated documentation or information are expressly subject
+// to the terms and conditions of the Altera Program License Subscription
+// Agreement, Altera MegaCore Function License Agreement, or other applicable
+// license agreement, including, without limitation, that your use is for the
+// sole purpose of programming logic devices manufactured by Altera and sold by
+// Altera or its authorized distributors. Please refer to the applicable
+// agreement for further details.
+
+
+// $Id: //acds/rel/11.1sp2/ip/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter.sv#1 $
+// $Revision: #1 $
+// $Date: 2011/11/10 $
+// $Author: max $
+
+// -----------------------------------------------------
+// Merlin Traffic Limiter
+//
+// Ensures that non-posted transaction responses are returned
+// in order of request. Out-of-order responses can happen
+// when a master does a non-posted transaction on a slave
+// while responses are pending from a different slave.
+// Examples
+// 1) read to any latent slave, followed by a read to a
+// variable-latent slave
+// 2) read to any fixed-latency slave, followed by a read
+// to another fixed-latency slave whose fixed latency is smaller.
+//
+// For now, we'll backpressure to prevent a master from
+// switching slaves until all outstanding read responses have
+// returned. We also have to suppress the read, obviously.
+//
+// Note: folding this into the router may give better fmax,
+// consider after profiling. If folding into router, break
+// into separate components: address router and destid router.
+// This only needs to be in the address router.
+// -----------------------------------------------------
+
+`timescale 1 ns / 1 ns
+// altera message_off 10036
+module altera_merlin_traffic_limiter
+#(
+ parameter PKT_TRANS_POSTED = 1,
+ PKT_DEST_ID_H = 0,
+ PKT_DEST_ID_L = 0,
+ ST_DATA_W = 72,
+ ST_CHANNEL_W = 32,
+ MAX_OUTSTANDING_RESPONSES = 1,
+ PIPELINED = 0,
+ ENFORCE_ORDER = 1,
+ PKT_BYTE_CNT_H = 0,
+ PKT_BYTE_CNT_L = 0,
+ PKT_BYTEEN_H = 0,
+ PKT_BYTEEN_L = 0,
+ // -------------------------------------
+ // internal: allows optimization between this
+ // component and the demux
+ // -------------------------------------
+ VALID_WIDTH = 1
+)
+(
+ // -------------------
+ // Clock & Reset
+ // -------------------
+ input clk,
+ input reset,
+
+ // -------------------
+ // Command
+ // -------------------
+ input cmd_sink_valid,
+ input [ST_DATA_W-1 : 0] cmd_sink_data,
+ input [ST_CHANNEL_W-1 : 0] cmd_sink_channel,
+ input cmd_sink_startofpacket,
+ input cmd_sink_endofpacket,
+ output cmd_sink_ready,
+
+ output reg [VALID_WIDTH-1 : 0] cmd_src_valid,
+ output reg [ST_DATA_W-1 : 0] cmd_src_data,
+ output reg [ST_CHANNEL_W-1 : 0] cmd_src_channel,
+ output reg cmd_src_startofpacket,
+ output reg cmd_src_endofpacket,
+ input cmd_src_ready,
+
+ // -------------------
+ // Response
+ // -------------------
+ input rsp_sink_valid,
+ input [ST_DATA_W-1 : 0] rsp_sink_data,
+ input [ST_CHANNEL_W-1 : 0] rsp_sink_channel,
+ input rsp_sink_startofpacket,
+ input rsp_sink_endofpacket,
+ output reg rsp_sink_ready,
+
+ output reg rsp_src_valid,
+ output reg [ST_DATA_W-1 : 0] rsp_src_data,
+ output reg [ST_CHANNEL_W-1 : 0] rsp_src_channel,
+ output reg rsp_src_startofpacket,
+ output reg rsp_src_endofpacket,
+ input rsp_src_ready
+);
+
+ // -------------------------------------
+ // Local Parameters
+ // -------------------------------------
+ localparam DEST_ID_W = PKT_DEST_ID_H - PKT_DEST_ID_L + 1;
+ localparam COUNTER_W = log2ceil(MAX_OUTSTANDING_RESPONSES + 1);
+ localparam PAYLOAD_W = ST_DATA_W + ST_CHANNEL_W + 3;
+ localparam NUMSYMBOLS = PKT_BYTEEN_H - PKT_BYTEEN_L + 1;
+
+ // -----------------------------------------------------
+ // Input Stage
+ //
+ // Figure out if the destination id has changed
+ // -----------------------------------------------------
+ wire stage1_nonposted_cmd;
+ wire stage1_dest_changed;
+ wire [PAYLOAD_W-1 : 0] stage1_payload;
+ wire [DEST_ID_W-1 : 0] dest_id;
+ reg [DEST_ID_W-1 : 0] last_dest_id;
+ reg [ST_CHANNEL_W-1:0] last_channel;
+ wire suppress;
+ wire save_dest_id;
+
+ assign dest_id = cmd_sink_data[PKT_DEST_ID_H:PKT_DEST_ID_L];
+ assign stage1_nonposted_cmd = (cmd_sink_data[PKT_TRANS_POSTED] == 0);
+
+ // ------------------------------------
+ // Optimization: for the unpipelined case, we can save the destid if
+ // this is an unsuppressed nonposted command. This eliminates
+ // dependence on the backpressure signal.
+ //
+ // Not a problem for the pipelined case.
+ // ------------------------------------
+ generate begin : pipelined_save_dest_id
+ if (PIPELINED)
+ assign save_dest_id = cmd_sink_valid & cmd_sink_ready & stage1_nonposted_cmd;
+ else
+ assign save_dest_id = cmd_sink_valid & ~suppress & stage1_nonposted_cmd;
+ end endgenerate
+
+ always @(posedge clk, posedge reset) begin
+ if (reset) begin
+ last_dest_id <= 0;
+ last_channel <= 0;
+ end
+ else if (save_dest_id) begin
+ last_dest_id <= dest_id;
+ last_channel <= cmd_sink_channel;
+ end
+ end
+
+ assign stage1_dest_changed = (last_dest_id != dest_id);
+
+ assign stage1_payload = { cmd_sink_data,
+ cmd_sink_channel,
+ cmd_sink_startofpacket,
+ cmd_sink_endofpacket,
+ stage1_dest_changed };
+
+ // -----------------------------------------------------
+ // (Optional) pipeline between input and output
+ // -----------------------------------------------------
+ wire stage2_valid;
+ reg stage2_ready;
+ wire [PAYLOAD_W-1 : 0] stage2_payload;
+
+ generate begin : pipelined_limiter
+ if (PIPELINED == 1) begin
+ altera_avalon_st_pipeline_base
+ #(
+ .BITS_PER_SYMBOL(PAYLOAD_W)
+ ) stage1_pipe (
+ .clk (clk),
+ .reset (reset),
+ .in_ready (cmd_sink_ready),
+ .in_valid (cmd_sink_valid),
+ .in_data (stage1_payload),
+ .out_valid (stage2_valid),
+ .out_ready (stage2_ready),
+ .out_data (stage2_payload)
+ );
+ end else begin
+ assign stage2_valid = cmd_sink_valid;
+ assign stage2_payload = stage1_payload;
+ assign cmd_sink_ready = stage2_ready;
+ end
+ end endgenerate
+
+ // -----------------------------------------------------
+ // Output Stage
+ // -----------------------------------------------------
+ wire [ST_DATA_W-1 : 0] stage2_data;
+ wire [ST_CHANNEL_W-1:0] stage2_channel;
+ wire stage2_startofpacket;
+ wire stage2_endofpacket;
+ wire stage2_dest_changed;
+ reg has_pending_responses;
+ reg [COUNTER_W-1 : 0] pending_response_count;
+ reg [COUNTER_W-1 : 0] next_pending_response_count;
+ wire nonposted_cmd;
+ wire nonposted_cmd_accepted;
+ wire response_accepted;
+ wire count_is_1;
+ wire count_is_0;
+ reg internal_valid;
+
+ assign { stage2_data,
+ stage2_channel,
+ stage2_startofpacket,
+ stage2_endofpacket,
+ stage2_dest_changed } = stage2_payload;
+
+ assign nonposted_cmd = (stage2_data[PKT_TRANS_POSTED] == 0);
+ assign nonposted_cmd_accepted = nonposted_cmd && internal_valid && (cmd_src_ready && cmd_src_endofpacket);
+ assign response_accepted = rsp_src_valid && rsp_src_ready && rsp_src_endofpacket;
+
+ always @* begin
+ next_pending_response_count = pending_response_count;
+
+ if (nonposted_cmd_accepted)
+ next_pending_response_count = pending_response_count + 1'b1;
+ if (response_accepted)
+ next_pending_response_count = pending_response_count - 1'b1;
+ if (nonposted_cmd_accepted && response_accepted)
+ next_pending_response_count = pending_response_count;
+ end
+
+ assign count_is_1 = (pending_response_count == 1);
+ assign count_is_0 = (pending_response_count == 0);
+
+ always @(posedge clk, posedge reset) begin
+ if (reset) begin
+ pending_response_count <= 0;
+ has_pending_responses <= 0;
+ end
+ else begin
+ pending_response_count <= next_pending_response_count;
+ // synthesis translate_off
+ if (count_is_0 && response_accepted)
+ $display("%t: %m: Error: unexpected response: pending_response_count underflow", $time());
+ // synthesis translate_on
+ has_pending_responses <= has_pending_responses
+ && ~(count_is_1 && response_accepted && ~nonposted_cmd_accepted)
+ || (count_is_0 && nonposted_cmd_accepted && ~response_accepted);
+ end
+ end
+
+ // -------------------------------------
+ // Pass-through command and response
+ // -------------------------------------
+ always @* begin
+ cmd_src_data = stage2_data;
+ cmd_src_channel = stage2_channel;
+ cmd_src_startofpacket = stage2_startofpacket;
+ cmd_src_endofpacket = stage2_endofpacket;
+
+ rsp_src_valid = rsp_sink_valid;
+ rsp_src_data = rsp_sink_data;
+ rsp_src_channel = rsp_sink_channel;
+ rsp_src_startofpacket = rsp_sink_startofpacket;
+ rsp_src_endofpacket = rsp_sink_endofpacket;
+ rsp_sink_ready = rsp_src_ready;
+ end
+
+ // -------------------------------------
+ // Backpressure & Suppression
+ // -------------------------------------
+ generate begin : enforce_order_block
+ if (ENFORCE_ORDER)
+ assign suppress = nonposted_cmd & has_pending_responses & stage2_dest_changed;
+ else
+ assign suppress = 1'b0;
+ end endgenerate
+
+ always @* begin
+ stage2_ready = cmd_src_ready;
+ internal_valid = stage2_valid;
+
+ if (suppress) begin
+ stage2_ready = 0;
+ internal_valid = 0;
+ end
+
+ if (VALID_WIDTH == 1) begin
+ cmd_src_valid = internal_valid;
+ end else begin
+ // -------------------------------------
+ // Use the one-hot channel to determine if the destination
+ // has changed. This results in a wide valid bus
+ // -------------------------------------
+ cmd_src_valid = { VALID_WIDTH {stage2_valid} } & cmd_sink_channel;
+ if (nonposted_cmd & has_pending_responses)
+ cmd_src_valid = cmd_src_valid & last_channel;
+ end
+ end
+
+ // --------------------------------------------------
+ // Calculates the log2ceil of the input value.
+ //
+ // This function occurs a lot... please refactor.
+ // --------------------------------------------------
+ function integer log2ceil;
+ input integer val;
+ integer i;
+
+ begin
+ i = 1;
+ log2ceil = 0;
+
+ while (i < val) begin
+ log2ceil = log2ceil + 1;
+ i = i << 1;
+ end
+ end
+ endfunction
+
+endmodule
+
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_packet_stripper.v b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_packet_stripper.v
new file mode 100644
index 0000000000000000000000000000000000000000..3bebc69d040bdbcebb57a81363282bcb4d8fdef9
GIT binary patch
literal 11800
zcmeAco}<skz`{`0pCTyFZ)<agLI2s~|DP|$F1J}fgSpQ#|6Px#_=dI3iThZ%9QNK^
zzweXlyuUB9{tB+z!(t<{&e`wRdmfJ>t#1p>IqV;)?%(A(tL#nUg}Ikj7hQegu;O8U
z>LD>x+i2xuS0B%8TJksfgpQYR<FTfR$BV_EoVj;SEW^)lswnUI36^u8hqP4ppSq|s
z>+eq)sYJEHChuMuHKvf%)sho8ttl`)ydYkL<1MS|PT{-Ldfv>c*!zUhW&WdCA2*5|
zVEo-Gxca)!cc(|TCu*;2>|Y(n%6p%A>$Ew=&9>V@<k+IVoe*)_s{hY$wX!oKt6yjj
z`@C6E*5ay<8828pWRU-NZ0@pvU}=~5#@s8qPt%`W_kQwe>YZ6H)@fxPn91S1YTXfa
zV<EqdyO;f&_C{5YX+@2F(-IYn<GVb~nC>5V$5A(V|CP7v^?omt-^p#Xf@509Wdmt_
z7KwcmwbhrG?vpOqTvK>UxRGi41i4>%{#Q4iiQ*Bo`|lSiaad79IHVvw;^&8h+jail
zwqGnTMcUQw;Au`C+w{e6XZ`tibi%Q;KIOXm*;x-1HBWG-{Sw@^!;+V40{2R`*wbPG
zF(;k1oEy}hocpR2tp4B8ctXU)-7$=EY?pJkiSHBDlXv{z@XF?Jkz$gRwRYcXmZwJ(
zrxhm~l+Bu$pa0fLrO9;%!_k@B?`HJbd|7#|eh*j1Hw~4eN14>_etZ40R&m>$H>pB(
zDQ#;07VKwu7suE9{hx8G`SA|6qFrV;uT4nkG^~1VCF^FzFOpT%y=y1$jLPzJ(laHP
zt|u}dSdy#zyzZm#GU>SI7rFUVO%itBxMMM8&(^o8LR*@{Y;U?<>R9xBmr|I_S*-<P
zd-gU2E4J)E|H(5=R!OAmhTs1ShOhP%)cPkRPxNZ^m=?(0P#5v|evZOK9f>o((fiC?
zEL@h_cgeJ!z5cTzU7;dYFFUnN`am1M(Bc2nj`&X8B*q|h@~`Rc;@wlyPvpLN(cg1)
zRg&70tB>v7)+>veRn^zd+f;JXGm}koo8arY_a9B&CG$6UD$jrByqw4{UB}H*CM(Tu
z(f;u3uoG8Cy!anEb%A4Trux#kcg}qI!}nxiWqr)l+?UHXeqGjom`U%y3^#vr--A7(
zhtmX>DnB#w*VK~|6G*tE8K5YjV0v87CiI|&)mMiX+Zqmc*QqAd3yA;N@JS%*k+RvA
zYyTQMKHt_m)YKE>?YosVb@!QxuM#eptu38DYt11Ulfqxl3hS?2GfPkPnBw3TuC?TZ
z&DL9Tt5;+uKbZe*+0L5HS6QCESSc&^=DWBJOM;|iV~04CiN^HLJN{<3`AHqTJ%h#S
zF-J#h@{JD{s<t?2a^2v2)bqP&ww2TU(k~f@n>R5k3fMRr<g87OUch8HdCsb9NB8d%
z5zH<6XEn>W;oFtnQ@Um>7p}b7x~NB-P27?#{q?;?Pudo)mI$2t^<=nVl$MZ#`Zx1^
z+#6>e(NZ`z(afDcuUfp>*k_~kX0?OGvR6bF>s>suqj6@m#E&nvr&@GxGPlh5IR9;%
zw)E`sb-(1!Ib^+9k-%;-O*HZB?-rHEe;@Jt`g^iPFJt53Pcu$6NL_oW{86f@;Q<-`
zMF~yMrZW7xz5PYat%f*vvz-+jlS<k*2>zbB>-0a(1r}Z#9tagiC9HYySEFOqtTNM<
z+SKF6suu@~zIj;VHOIHia^3nHXD+K)JB#QPG93HuBbcs!`pMVWMZOch1j^rZ<oxCN
zrTx(<Yo}bzh-p9e+>6;hr%UR@g}=2M_U;!ywrzr|j{f}1sVDzN$^0<dmmk#4@FH%e
zs%7@${Xduf4AAq6mpZX_$1}$>O16q0H_YUy(A>4-<ct~XdQbP;yh{uG)yj5Z+vW1m
zhTSjz6v>^R6{<gJ!G1qG_KHo#!O~kIo_|?2F^!v})aQo&f<@C8`?vTnYD+o8%jbFe
z#V>xJE$)ZJH^j6R-gh{DiMw*m?cAC3a^|u<$*((-El?M~<NbuIQ>_|5OixouD!M3r
z&`<mARA+_M+&piI*&%-t_=Eo^{<v`Y!1suQA9Um=?A+&i!g-d+wY=h!)s9>0zvvv0
z@mb-p{japE)C2b&3E81PHuib-C4W2@@#V=6ar5ktJC?q7E%xs(dT>kXS09g-;N^~v
zPqpO>e*1mv7IMsvm^=S?$zGc{-BWM%4s$=XEiit?|M%EkUnPN6bHANFvu;z`@!0-P
zZ+e^=Z}G{VsEpgTf8CwOd&AToEvx5qb+~Q*u4k@aX!pdg&7EK4-npxnHm-i=Ui8RM
zbjbnt#%~M$GqwL^vU;dy6|8)}w7Y%2&(Dgt(>Lvz%X_OjLp?V<T=QUc>S6cy7P+5K
zEV*uCkUQsqP;B7;t896{J?pOt8$Z*rT6^%B-U{V(xvRp$e^2hpn|OhF@2eA<64{yT
zyi)&c@3?;uT`RLH{IBB!UFl1nQ!^sAep@zqYx|MoHujncDes*$g#scMo-atf9lvL8
zVZ`NylU^ninefm0wO=c7rN8Xu_s?cBPRz}g=HWOyN#3AR;^B*a(}i1Ovn8jT=}Var
zVItU2Kk;P7vG3YDch?>}swA`fn#>i|G~d6wHaoqLU+MTM?j3WT`|A5lACvV>!X?@m
z5|^}B{n^OLTySLf?8hk?{kmcwSZ35FsYgn`T9hx;-<G@Y_2(n+r&s+@^_P$MbYiNh
zUTk3FdzbPB-yiMp{9PBZd)kT{w?8+PXzOn~eq4zAZ-t5SAqJsu@$yoO+hm$*85eE8
zq#F8k(TB8)cXgd+AE=7hxKia#t-O@x>J2fa+dkY)%UXB(c*EMZRo4D9zixY^<`vM^
zHZiyQt6BTqOKr7(HRdheqLgpBd}(^u<i(Qv<W)^SNiH~Ia_jP*^4t$y;YWDq_+9&!
zSmO06i(l+QlY`^*=MVFPwp!is`^{jZbLj0{n=PIx?Z1k37G%hDZ{25M&D?$~fo-aB
zo~YR5U0u@uWmoCR_?&EDKf?UJeiqC9O~+n|8Zl*VNEQ4l#k<r+M7G)UMc`KNv-gj(
zt?#?N)<^o4^V(%Of~6m$mOe>*`sm!B)hqPOW2*n(?4S1Ed1h;(myS-<F5wMgVSOt?
zZ!7<|&wTkUqSx*G?cJ~UDz^#byt4ZuS$}ei-70-0n-`Pr@m<xJ<dV8#+6q7C@B7^}
z^7y8(sMZ*TpDE5Vw~I;p$KUG0a8xv<?!qo5yFDwOo}cD+Y}xL08yMT=-aA%L|HpLd
zQry%7{c{vns9xK7cJkgJzmGp%H(3dpHXXDQxgsL>nNjub%D|<O!A&OrH_fwu<Gw4d
z;C1TK!uQ%z^IZ>4{ON6EcOw4S6qWDM=0^(Krti<X*CD+z^upD%DSch;Ja=6`bkB5A
zH~OsL$NDU)BxR2bi>}ivA4VqaH`+H+PGqIcoLc@WbNfk&*ri2^KjK#1;Eh<cQ1eXP
z+mrW0PI;*b{^u`wz<h@H=jGD(uXMeQ1Gnz@R<gu?;${CCQ&RW)rhiPn(r2l*IW;m=
zI7%#gscP4w&8wGfpBEH!dFJQbk10{s?`Cu4s1%jnx|-#BPSEeeo_pJz#Ev%3yy&*T
z@$rSw6pLs(wmpAl9O=KZTf(xKC08WV<%0~*-!;ekvv0n2{=&cIRhFRUqt{BhGEvQ*
zYKd!$y*biEDkdrN{`2UbHSPbI&2Jt@)T*m${rQ%Cp^5dfvEg>VhL8HsK8tMK*{yt}
zL`7VT)$;1CXR`za4y;`L|4&)s)|&HICOrK=dnMyj(=*GhE_Kv&9k^g=kgBn6bzoER
zqTG*uZB=>`g-Z<*ubw$|sCK&yzwzSmFP9ypmu-Bc@3DN%j(~H*Z@+5<szpTh{5VvY
z*1LMg6RE6hk?P`|?|v+O^Goi><S(ujui2YJPRJ^$q!-M(=AoKD(bQc2Vfxp(BAd!L
z-Eewn{ED4>xsym)kk=IdKbmC=Bf1~2{mNbIV!wZ}MqJ0SL{5d?d!LFt;--C(y(D>g
zO~>>yukB)$ejctjdOpN#XuPhRrCg>^wTr*1ZO^`}k_YobbuZmbG%*g|-|sb{<JzrT
zhhAoLChcXseSS{l>O`l#Vn213uDWk&(tPd+&lQJdsyFZ3RsQ?z#>MkktawSHK=DM$
zcelCS*IxP^@l1i&hWF%gu4t9R$M1@yHMqPob=Z}nwj=eeq1wXbt=pOO7@jR#`1Jnv
z>id%tKb%-se@~_(;QoouwIRz54(6`8Cf$6>*&`}7qV6PD(9h;2MxPScJdf_Z|Nm-@
zmgCK*=hi5^VAJ!;UGn9A!{#W(IhIov9-b0zefZ&;e^C*eB%l4&Unj9NxL?QfNAml^
z*K<?2<(D{f6i1vkNnxL+!DX~%aeexx?d+o85ABkR?e9D~`J3vhRcE5QSE@hy_kY8u
z86^!y(eZNMj8?w9*i>QggxmT0-sIdF?<a>iGJO7*B%9gAwe!T2Z7%lf<J?SA?kH9|
z9(}n*$i^U8@S@7BJvOsWFF7gC^or&GY3@#E1Fxjo_-_i#f0-C$UBr~#ove9&7!^NM
zKiX+8ux?XQnZV=wMU$=Ezm;oc*Yx>VOG$PwVm|rqL+FWu{nMPcPBx!#ed@e(GP56)
z$b6H(e0)pzj*E?lql#y5=a`={N#u*4q;l?U&YefQ1nhNKVipFiQi#1^`?7bBNVAda
zF^)6Ua=j}J_(bnMTQjlt$+0SX*K+GgYm2k(Ilo+Q5S)GX$@5MB7o1x9>*}Xwqp4<}
zYPToe{n%&1byZqN?9RXK9->L7ZX5kr`S5Pz!_60FT=QkjY;ih$KK=WZC0DLY2)Ue;
za8hrd5Xb!@wP3yHeVdNhT1g$|Jh`lV#iydkiR@oKsNXj5v}G(QxxhO~q|If*Tn<mk
zp9Oq}u74<PGM4!)J?s4SqLUXYstzxk>C@X;X?Iy>o{47WrkoXv&DVV@IXL^YCdbJi
zjUI=$z5T;G!Q{->Oo^8hX3iB_E33GaV=3R=D)*becb>PnJoQ;XKz~r#xl6WL(WlGb
zGdBIX>$7f>&bp-*b`Ii+j1vWt-&?)DRB^&Qa!T(%D{j$id-6(`GH-Y+!~Ai^;^-^W
zR?5FpzSt;bC3n0n`K#be*E4yF-~7+r(m%Lf=-|Y@$mG<pv+d_6Gab`6V_4GO>)YJw
zGR?g%F=A2A(Qy5Yj^>O|_Vd?PwBPbFWICDe7xZ@9CbPW1%(lXp9!<Z_zuAV_d87H~
z6)kzKwZUhDxOj~ow?;4*z7spor@YZN=R#qgQ>ylP`!hW|g5#u4=ijtC`fBAnwOx*T
zc`l@#Jo04y7V~>gIMRO2R$TvmAET4x#}_lpcb@ySo$rayq7TQLz63stJH6z?ERWBQ
z^-L$eaDL&Ie%{WcHoI^~`tARhrt`j#6N)x=+o$B?Ic?&lyQez7u>aNiaK7Qa=baX(
z^~Q0(GhWvpdukQgy{a`dYQ`afPXR%bmi;PaoWHwg_oNSI7G^rxi`$k8+gxibtYr}K
zKU>`T{rla$RvSOg>t<U2rP^}#q4n!_{YY0;6j@QaFuz&Pw&42GDF-&KypWl{dD79#
zEN6bzv(7BpCuH-DNldQik+X%$vcR*8J?suUoS#{LaOQ=J<u^;#8hr}?vQ%{4Mh!_Z
zWwCiK2H%+~X4bOpj#<(u`d>skahu=))3;iBNq^5<h&xrv{r_z6?B7%7l|9!}93Qhz
z__<+uhdWDG=Yqo$3N81pvg-=}l>fH$`4Z!QhP&>q-2XZ9&;|R0yOlP4Qw_Iay%V@T
zXV!;V({CNV?6La~-}S!R)40@*h(G=`>%vLdho{e4xv$>C;+ghf*=F|IZXwS(zn1L$
z&%@zq?#8Da_pq{Q<qXY)`&W1VxfAy6X43SJs@%-^mt~gDXkB|<Iq2P{<;`J}kILm#
zB`LQte0G1*9k6NQ%{{M;uC*0AEIGYfG2oj+MU$pc=nQAA$*D3;(+gCY#hkWErY-zg
zJ$>`3ElwteZ*Mm+z4^@VtJ1%EuI7m+??3Lg`M{wRzIV_3P}S6R2kv$;ocX9<kh!n>
z`-w;DZgaN#c;(yfJ-YFTsWbn~qIB6a*}t50WF5Dk|Mw{G-~Tf+T)u0#>aNXFt#aGM
zzGr9aqI!j&$^ECEH=Db+J=d&zQ6aVV`}_v>uX0c32?(byGwexS_UqO>2Zzaj%ZzF^
zcREbyo3dc;yZ0q)E@{_BW_#qPvs=y*)-G7Iu*im|U8^P`sc_P{58SJMN2yOa9c+5&
zZkA__gYmKC;yon-(=`e;!tZlCo1Qy2XRCpPzSvWP@B=Zn4AZ}DdAD#y)Kiz4vu0Q6
zSs2Wn{`+EdxbxFe3+-)_?zT3wyqu|VcG3B>*(v2Z?cJuOYx&mj&tCU_qT<>4XC^5G
z@n^};RJgb=Rn7gd#)L_kOYbEwH11kBGbbQ$VYf?}^p=Ze8zY$X9lzZyS9;ByaBxQ5
z+RYCyH4CLa@n36nFPcHSeTT#TFK)B@_?eip^gRwdVYS}CyLx6!vDvgXsb>OS9e&%6
zEvoZdquc89?C!q#d>L{-uXarEk9;Ypc2MD^f2*9Ov~J$ot!-al`mlDfU3S@0G_B0)
zrP#&J>Aj-URz=V0i3oTW(@>V25g2$;X@A0tiD&C_FKIn^_H50b1$Aqh1y*g(D6U_i
zGpCDn`ClvJ=cl+!dQzpPE=rf?7Cv$AaZIew`8_*j{yQ!;`n~&Cc2vOmTZgh|9(>-j
z;?3a+GxtxalIpCl-o&+6bPoHu!dt~I#W@A>+{NPiRs{IHx_B<>t>RPT<8Pj)o|<s1
z`IaN|O3}Kf4^H&w?PCvql_Fl{67whdxtxHV>^8<PD>pCSE-YoE=G}Jx{qJ8JjAA$L
z=-J*h`DEq3&UYRavYT3(xgxIq&!5@ss9v?{P4*P6i1KBU2CeJ9+>1IsK}vh|y>HUb
z^ev>L9d_NGxxkgLvmx-N&BL2cpX53Z1Qr!ecDP=D_n_SLmmRFXb{&zG_}B5~o3ufX
zpZ4Bu1<5BKp3LgXew`lmME$8o(Ayg?RX?q{X_|GlSixtj%b!SLOPAgUHrr=S3eYTP
zRd#qAxc0;nnRAg^rsw>+e-@wGH+QqN`NXKT4m)C8XHPbpFwx>|!{&<61K(S6>>Q+b
zw9k0u*k#0ad``mTm-TIW{yCE$+}NgRdF+wFwr6(Bds^<zZ)1<!BWtk7S#-NrgKySD
zt(gBeo{L_Xn5fLA`mZ;zRX@1lo?^oNB*#6$H*UFIlUsZA3uA7zmb3Kh$pI^(TIVj^
zugCO0R_Ae2+2sYI8c|C3V{~<UgOXZnUu-hov|X_Jh{xr{_SuE}?^b=*%@6##Me_!W
zRfF}hxd*RD8J=Tpx+gSw`~JyMyMtf(WraUo<}^iHcd6VFosg;3Ql1Xi0voSKJ!<%w
z!uU?`ht|&4$+J{`&Ncgc%<ql=m-dwSSuyvkjx3wxP+qC`U2{omix7MN-5vHT9j&(S
zshO+5vFq~w7pE39DgIh!v?)P`Yu{xz-k!GwFWUsa+*4>t%s9GfrNheTmZuU4!aJ>a
zd<=8mi@iSo-S%Eo#RKc|gQ+L1I&wdSFssbbyBo}PU;Sy$l<9`;HKnJ8eP$Zk*QZ5_
z-{8GCGrvA`-QIvrC)PVHs=vFE``zTu`Nhu0<vf<ZyXPO+vh#Pe_@_9TZOi2ktSMZZ
zb5SyB!;<5_&eZD8di%6iYtGdLRa3N$3_pKV{Q5mQ+j!oCP5-0=p2+b0eSWw92Xkxm
z!jQ`nllYYWP4`z+nKfH;|F*s9E$#<7Z_U?Q$NbS|e%-T^AAav$xijTcvFz%={Rg#O
z%sf)&v}-W?oZVs``QPefYpVMO1w+jRAvO)|!AsjK<exI1jpzDr&?mtC@^3}=>3y>6
z|3&b8@Hg)0+co)HfX>&u)2dxgCV8be$XsUKnExw0yJbPmi}?qFuj?$k5zrBPiq(IC
z%`cx5$>H1oXxToWJa+?U;JJ9Vm7cx&uNS>xTyZh3aQ=s&$*0acHx>U}mdC{+zB|Ej
zx^2deTmCZ~{y1IP-?fCRFzc*2t7zlP?#l<VHTQpa6F)NJ=>I$Q-Kq)hd$|sC*$GMJ
zOrC1Z%~kbgV&<guh37=yhJ@PeU=-(Ew?;~qeSQ8WF8xq%IhJLIU$oREn@;3nIT7jR
zslrg_88)eA)mE$6pT@qbway|t{wf{c@`v%7kasg{%S#vIJ1w(&T~D2?bF+Rw!_us{
zwCuFvjK*clSH-fv{&rLARo;HDNMjb+$*(<q?w!12C-bM)K&VwrJ6rf`-@6xGN4MK1
z{avH*g}J3JPy18b(<{Lihi(R4$}~)PaO&y7y644Hnb%rL%N8qHtAD*X>5by@MK^jU
zzH~CU6k909c-*dsXA#R}Hnv{%RI{oiuGwEaN~WIsk}|i|`u3iR=`7z$PGw1*xqq2w
z`rm-3XU=KJyp6tWdUV5;g@u*Q9vjvk<&mvU^^<?38ngCu<?IRmaUXr8n68N|vp(3A
z`Ecs&q}U1euVv=A=;oU|6s<jd_KWF+clVy|^`0xg$MH#hZsqk%p@3PQ5le$=gmm`@
z2F(7*S)le$_l5SN#I+}GS(vaeyPMYN#_db2tF(D^>CeTblKp0reJ}hKxjcvCYNW^H
zwUeJGXZ?%3VfTF689uiZ{rG1aV*d49>3U%J&}HL^-qqo@v;Euh6Pj)qAKd;`?RCug
zPw6wxtSI38WL$Q&nf3W1m%h9AEZ#(Su5F63z4ysH>5S2d(2A46M`|}nK34A*R(R7V
zJY`YvnMk+3uPJI-vVG6By?*Y^3Ee2d^6|zD_0$mga{m`C2ji|39bR2>WzX)P-|t#H
zs6MxmuOY*av4o@i=#$p|zOAi`CY@US_L0il<x9M$$t>7?^x&u0!PBNOT-w}gqIV|t
zf4WJ*-{-Fls%*jxm^~PjLawWqUcIp-Auc@l;I+#&En82#GP>yWFg4?6cj=FbSJFjq
zd$ml9labNA{%x%g<CO#^8JU;+<C)z9o=uZUX%T(?`>SL1lH(WkS<SYe{r9bK-$Q<9
zqnDWx0m*qs^%(UosTe(#n*8R%6V2RC?>Rag$Gz{oy*u|$mU?DjUyDL0$L!=VY1@T=
z-{1V+u=(P&m3h`R+8l}uJFV8uoKlthrRzzPFw35}$P+(4XL8J`S?_hGbb%{#fZb+y
zljPSQ8qYqReXCknM$mM^v0LoluIYF$FMXr2CUeqi{>ds+``7jt{oMb$>=iq&S{HXt
z`2B_{hk~cf>khu*QfqMG>5J5Kw#T(g`eTweNwBuGq@D<=KDbNU)8TRU57{4=l4iet
zv$Lrz!RGF!e*w>Hqdl{382{3JWLAH>^!Dkfk1Xp{>q4zPxh`McZ85X-)I^WSW4-QY
zD(`eV{drusMegF(Lk@;#W){WBm5BCd*7N8FJaCHJS7a5OeM+h<Z{r&Kfc=LaSDUz|
zC;j2w{(e%yx$52fxXgd4&zxqWF){K7XJSl#m_~JZ`r($@{)RqgbFTifSbB_gc|n(w
zKtbGO!<P;XzYAR^vso|aW0=gg>$Jqdmg7uk8~*5WU%#(mWBTM@q<d(laC2DcB=+ZP
zdg4`sRrV^KROsgOV_vJW`JmN=zdG90i}wf>SHDb@V43f#`@!h#e(%7fww&H)KX;{z
z{Hzh<?B}{*A*LC^)!DExL@=`A-@N;lU;n8$TuSN_Z;S4V_`Bs?*9^H`3$r#9S+85U
z>*?W|ytIu6jy(&$_drC(%suqMJJ!ilCLCqsdw%znVQN1&`!aPa6^F&Xd%ph*7yWf_
z(j{N#R~rnkuAZC6exNJZ`(0l|{7L4W&beuid^(oBKR8h(EvCbN(agOQZ!mFdHW-`g
zCw|+OsgqoJ%_sHN)Kwk3D*3lfTG{{D_+;nv(+@mq9@klTDRy1q<_~z=y<pB~zsp)y
z%;8sFD-|~M3Qn8l5v|e}tem1;_4}9KmbZ43_4^lT=D6)S^-pW+|4Hd<ZcaYi9?V~M
zD|z4cDN-U|9>0ocz8UOx(>!`{Z2d;jkESo#B~zxnHhZcUuxq+s{H4U;YPF{!p*Kw*
z`L~(AJ<4?dRVdT>pY2)NTQ+`8y=N+yb)n#RvPQrDC!2#iIiLT28CcqHEXSG|yj-7U
z`GfmUWn~Or-Zx&rn?LDL?i=;(|H?E}`pV^nGkULfOuoNUye3@mUGTL@xBh(FdUMi*
zxqr7sZwi0#e_y$ki&tgIuC2Yi3tuaL3Muefm=@lb<Zoglz#(&U?zVSRdn1;dd?)Q_
z-SCaG<jKOd4Np#|{@%B{X0}L`OwVLVdtJLVujN*5xcDwmy7%{%M%Vhgeyoj$-{dnt
zzqg0k;QyazF*{zRs;}Et|H-0P{<$Yp$^-KmMv86noZ9{C&(8T^u`svrB)99bqFN!b
zsZYu*9zNN4$#uueq-#by@=jHhOBwSr8-#M^aq&F5os@9HD^9(2Tm1RtS)UHLi2B~J
z*|NpIwe8`Jr%LL6dt6(J$~SIx4}Z5Ib=KAm556dRNS&Lh8KbnuAg*%y)>lW(BpMy=
zD1Xm0Vy$y_cy|6++LhmlzeH9fZ8`RnoxQ9frSRFNq`!^THv?E^t7YD>(0iS^eR5vP
zJS&|$b5<>VD=U3($KSU7^(%E9*0ZR)tzG}j)#tsGo8`gO#+94azP`cxrF74pXZuwg
z*FTed7I4-2*z_%PRN|cZmA~YE61~6RtX*+-`P#RVrEI}-)*CAbKArS(XX*bVB{Aoj
zV;DNG+Gb4r9`1BMLa@|*ld|jXA8|$D+<W%k-!{d+Dkvm!@18lm*RCu5YLayStbP9X
z@8IMU$G^)>JkLML;{1``LoKu3ztw0zG5<*S)Ln9CAAI|m(>j%1;i0&r%8#|1&br9|
zt`B?Oy20z*oq5l%#Q&3e(%`=2onOZT;REkmj$PdGPWzX;N~>qfPpP|Y`bQ(ZPL!}I
z^6(rxS=bPB+tfDh+1eDb1EEGw+%CGBfA@adu2gw)`j!}Po5wd7)cRB(6ZAM?n-TtE
zYNX}8a@m^;&&faE=ypPIqn5c;z4bH)l}*<@);0b5F)ebH>CLG{4lfqh@0^#y@IsK|
zWXw97WuHDzb-6T6nPuUpFnKf12a4_D3VXE{XmiZ(S~%5J#!{x$JfPNXaoD~GD<dY@
zAH7u3@Zg*B$w=|V8&kHXzq-i1{-W{4n@*>~CW}1CT<w4A=l5mlKgAb1^2zHf?PfDO
zuV>VmyD>a_@B8*WfAWjt7XSY~)BA4ZCJ*5qKW=35y!kkT`#a0)R@=!E^JhHyd?I3b
z?}}Fsoy4#0@-B0*6Q1~xQL*D)_kGSgZFPMy2J2K-*sSi@A6_LJSFtQ<^0A$t`5iMH
zvzc!hP4AwoH_K&V(E;7NA5ETp==7<mIrnVp>UH1msQDk^J0s!u(MiFLHQRHc@*MT$
zq5-WE7uy*px;^Wcx)aB0W3RMr#U0bxn?=t>)IVKmt2rrnLr`S6Ec15hy^i^u>mDzB
za;cidw0v`$a?`uOD?P8Hw@W{Gv88hLqscoX7kBb)Idte!s<LT?iD_lR{liTgTy%_Q
zDzD(3_>PMuN7=A!OTUau<+F`Sf7I`WCR<A;_swCr#Ifqmv93mmw260jyq^;i+2in5
zewE4f_lupaH_2}l`f=yWHpPjb<`yf>uwylSzEdxz_$;5b`EQQ?2}|VsoqJT=dvYZF
zx2HvE|JwOzLhM}C7%7q23QJUPSX>W1d_Adm-}HN%Dwe#B3)*xo^1_xG`&R5a8Z~hS
z-|Qm8le^w-b~>(CsdxRvwDU*3mqqwZWo6J+5BPBBFZ;Sxd#gW{e+n+|EGqCR;_5Qs
zit$hkzq-U@1MAAOd1<kyYi5L}uI!k8cBgFh<m0BrQj&VHasP_uull8YQe>u1tGU!%
zg-ffa1*mQF<9jH*@BQRvC$Tm4A7-6DpryB?<gN6b=_ikhH++4Q{@*)U;_^z%%vgb|
za!f1BX0_=YeBpBUnAH5kbA)q(8NRKnu|4;IUGSK#Q}h3aI}7(;%6;c9d#Gm-^SV<F
zw~o5Ap4r?x`TXkn3lm~XIJTF{8K!<^e0x06WDbk`vSZIbvlfW!`Aqb3sn5N(s@20L
z`96nP#Kku8qh@#StdZTsAfL<>YPWLExBNVr`m$@cY<j=-Nqanvb>yG3{7O=aM3GGP
zoXXZa8b2(Zr$<g#3pVIG(Bmp$VWq8LqP(~`din83Y%y+&PCc{rXk6m&XViCT!?M@9
zCgI!kr%Vy}B7A6OZlY+YRj<H$tG^eG=kRJ6E<2KJ9rx`eLu$kSrnE(ND%-Pl`PLn@
zDBUFyywlM-;-iRl)84hVv#NrB@J<mfZ@lelrgpGlp^^2U$L?Q)Y~s(IxwFB@B%}Xi
zNUrCn#uMHXwHv;l3tzd(#(iI;{G)BF4-`)}{Acnj<ipapE6(Zf-zXZRlI1U4_4D!6
z7a1=fAGniwM6xS_d6qx(4*eOjKOVcD-e1wdp}6ov3|shh<F|F?|MI+CPWG-!^p*)e
zKCM{sn#}5_TIp++vnXwyaA1lB^CI!SlMDaezCYj7E=yNbYJ-rMRnuhI>rKHS`iZwa
z?r7Yp++*Wpl`D00wt3aGii5F<OD}LW+uVD;ugrU!l%RB?_?2(>qdv^}wp}>#_*X~i
zltr)G&lcZ4bSCY}JzeV)Yu1#+_IBhKeLR%-YpaIC3<WN;JsB6C=Pwqvi5JsVtqlwm
z6qfJ*bHZGAVM=5AZvJd@KIOW%%#O#omPYPjsyldjU1w<07K?7bg-TV=U$7{6q*QIH
z<_S3RS!TQ3!?TVHq^wN8o}cQ$*yg!I!NB|P6YF_8>2XJ|{yf~Uen)JYSNfzA>d}ii
zH|U27_E$`K)LXyf<X_FEw+-<#+<qn%>{BXp`P<UECvW=w)}6{WpH=?fGOv56`DuZ2
z(^1Ds6aD`${}pn2^Yws^eT|lNNBPz|cRhdB{e~;)>bDB^qK-BztNFGc<vQnSbI;pT
zWUF7l;??Ee%tPCzypHtE-PBh0e6!2euW^@;-TK1){-5i_d+liq8C);ore~e{`J!dz
zqj|f2&Of$jUt!k&r$^j;XG^$C-*(6kc*&Vl<@z!)YwGtI&h>Ls#Qs+=Y+>t|dU12t
z+2HAwH$oSLT#a=4DX+MO&%61&RY%tk-*ff*zCQL#XuDH3Kjr(|rn1!3Kl_y>uFBQ_
zY`5b{Ra)`<%7I`PWyLoQy*FLM7Z|dLmmKKpc=7YYhxRxA$F6m_nLjxo*;g=4dDXFS
zn@Q38*LbqL@6W#>BycZ8`Cq$;qmJmBYZjL+7n*neHQC{PAj7G7^{U&Cj<{8<$d)PY
zu3H<ts@zx6ZVqGjhPI8>A6&95xA)9nvgjl4;T{I2FI>@CPhYu6+AIH=JgeZc<wO^O
zV@KYoG-b_ju5l`H;I`H)<5_sQYkyAL-^*`VfB!3+U&_n>-qdy4{N-{dS<Cxh$Cm3o
zWscB3^6j4q>&?vi|G!y3TgB?9aXh;#x>)|!qor3mf2wIWWgL;aa&4o6?~7`a;8o}M
zZ%A4C!fb_NTO5<Pq4Aby<;N;N#dc)O$h`mYX6*lm|4ym#O>HokdGr3e>b@HvcoLEf
zg__f<xHF#kEZK2dYo116qpqn!d71Ec`*5{y^^YE`JoNHFs-E(e53djD<ivaJ_Vqlv
z$7_?}`4WEp&t=JPLtX~%`a5A?KC9D-L%tpSChVueD(;`&{N8HOjAzC*Sw9st1TI@W
zIme!$Q8UxiNwg(8(r8V<oCihr3i;=6C%?%%IGJUdn(k)LJI{|!IO4n2DQ#_ObfDI4
z7KiT{ZoO<Kv!nxei2t@(aPxVR-NCSrliu02sJuUM%;({B{jB<&mFi-l(v!MRRi%bG
ziKh!#7%NsKvn6gnb~MT-(8*Qc==Q7(-=;~s0~U#}>R;A5+SEIdIXEf8NOvc%`}fw1
zf);+k*IazPUJ80VnR@tQmf)S(YEF*gwO_6u{dnxvF%7|kuO0-6<v!oC$mqM~(P>@W
z84Hh0d$v8?eYPHp!Grb5z4ZnMU20P1-iZJGs_*9sOJnw+%zar>Puf<N?^i2R+^z8Z
z=x*Qmb8=0ue{nz9<k^1SHe9*y-qqQASL@G_;d#A~pU-#qojI}c@BF9PUUV=1I{)SB
zw0m~i8NOQAul1#U&SB$!*lh89WBB4kjoo{XtNMjMRX1y3nmXgs^6nok_6q~IIv#sx
zd&^Vt<IS}<r|dCb#FzZj$Yn0$fyw8j!k)Xi91QNCf1bII$?Vhe|8c#{zt=FbGw$70
znikKu-Y(6=<d<mQ+f}JfTl#L!>UB6F-FkFk)Ki0yjBZY^Kuh_L^*@s>`qs&>wEdVX
zd{E#pBTLZyxtzBJK8n0!vijdYlW*~xodq4X+^-%L#Atrn{e$V^9OXRCv@JXO@@`x{
zc;x8+llu<~PFrcNkREfX|8}}rwYAB;r`}JTP4h%=SF%_CSQ=R86Tm(F>*0x!SDb=x
z>S{lbQ(4k1CAzRsY6cJU5B4`!m0H&%zh!lXDI7FozSy(N@7b~KN(w*Plc$@lRF`!4
zb8m)v=+8$r89H@=%>tgR$C|@3?eujfYuC-GeNw8bwM+QXQmJLy5*3rGJYR`al(0Th
z(2+ZIK6!KGl|x-NnzF98uN&hom(1SN<r=Z`@2`*U??2cdvtGD#it1118$VU6LJMlx
zQm;4O)i}ai$-q28CF-Om+q)lclV(as3uqjjuUS)*6Og;vKe@PN=g$XLYhz|M9PGR%
zuKadkvGlr6tSNlyOMX1s#Iko?hV!0M$N#1KRXon`I;ZTw^~LdWdx1GGYs(JDqZaiV
zY60scQ;wg_lRn?DY}Se-jekC6aSHREdjDXY<eakGn9J$s8>yd9=kWYq&;RhkoL+-}
zC+@Sc?T-!)6}ND@mj3v^UG1qqOcovAbYARCR(N#D`pbok%*#y-*ZmfKme)J7aSdnC
z%;#3(t>3;St(d^6CXm#V?U2=&m-Wf)e=YmD`|UxYr4j#FiY}M&tbOt6sI97~n1QkY
z-|8EO<y7){y{sgjtop!YeJ*Xv^$qFA6K{SGHGgz8b?ND%8IPysSMyJM$gQVWr_+}^
zBk0h_Bi9xhdRv)f=rdmWKADZ-vdXkAL1~+o3QRb2&4;(<)a+eO-U7GhFn7G<dDwrU
zfFryyE6S65#ZBd@4QE+y`p?Oha0+<H_h{d)ylrPh<J$Fqrxr&0<p~6dcu4H<$TzZ{
zG5N%~!#niuPH+69EbLpF@Ncg30?ipr-oJ0uAHUF*y~8O@_tE@KiSskIZZlY85g-tk
zSo^UoNZd<c+T$gk-rc<r@Ymf>?fK&0WkP$FA6}QwlvtL;YG$B1b)RpvlAVtI6xYKq
z=h?aJe=%iVex%O2>psh09@m@6GxhrO>a%mtTdZB+%X!bRS)wIJqfyzW`*G%0eRtMn
zE-oK8E}SE?bmHQ7Z=Pg}YI|@q9AnluXR9fF{BYyR1!@1=*lP87be3#6?6qfk;D6K5
z&$*`aSH8-5I<b!}t~qSS&l2IYJ#9OmY@Oa#{n32)qPRpC{u({@eed2_dK@#1&Tw3F
zF8A}P&lP7C*3@^bG}wPQvPpkc%W>Wn|JbD_Ec(1Kdeg<|SC;OxU#%4EIq#|a;j8bF
zS4L3}wUi?G1Z?e`=jE%<6ka2nw2pOlNX)JMQx>Jpo%;WAZ|KVqN9L!jTdL}cQ_F)w
zWt_h%H;A7((XrrAMs{oCVJ<uG`OPx1yGoUhb{^s_e8h2OZ&`r2Lj41k99^yb^8&p8
zB%QOp&)_02t{Xi!K&Ny5yIsF({@zP^qEnaoXVHy<RA!bosi#dF4sPGRr2DqA@fDYU
zn`auId9bD1KKR?#$nYk;A9KH#%}7|D6fs4GKZ12zpxKS359MC}to*V<B|oV4mq(ku
z&FA<jZ%PyLT$^e=ey+Oh@y7U?lWEmz{p|nhrrEiZU%1Q>%KGEE`|>%ikjzKo`c-_>
zJr)IpOU_;_-tltJ)CJ+`5u6NNyMJaWJ9h_OJ<{7$)Ss?@w_8Ft*I?4oY=eb`PI6Hn
zKY!l*=fr;oEpv+xmO<w=&9qKO&T0@@uj6IYAnYaNwk>_{ag|?LAz@dJv<02jwYm85
zN=ss(=hdlwuXMghJ-n8F_=5a%%X2*&XRiDbX__+Me4TCO#8M5Fv&|AaFYVZFDF5h!
zv{rbz|B+y=*aIrtjlHI&Oj@_xDOd7uwwSbd_M1m5D*QHxOljm$*wE_Swl39Y@4D{>
a6Z7PwjgseFSUvUB@w5#W%JM6Jh5-O=<Ne?O
literal 0
HcmV?d00001
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_reset_controller.sdc b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_reset_controller.sdc
new file mode 100644
index 0000000000..34471b2395
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_reset_controller.sdc
@@ -0,0 +1,18 @@
+# (C) 2001-2012 Altera Corporation. All rights reserved.
+# Your use of Altera Corporation's design tools, logic functions and other
+# software and tools, and its AMPP partner logic functions, and any output
+# files any of the foregoing (including device programming or simulation
+# files), and any associated documentation or information are expressly subject
+# to the terms and conditions of the Altera Program License Subscription
+# Agreement, Altera MegaCore Function License Agreement, or other applicable
+# license agreement, including, without limitation, that your use is for the
+# sole purpose of programming logic devices manufactured by Altera and sold by
+# Altera or its authorized distributors. Please refer to the applicable
+# agreement for further details.
+
+
+# +---------------------------------------------------
+# | Cut the async clear paths
+# +---------------------------------------------------
+set_false_path -to [get_pins -compatibility_mode -nocase *|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain*|aclr]
+set_false_path -to [get_pins -compatibility_mode -nocase *|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain*|clrn]
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_reset_controller.v b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_reset_controller.v
new file mode 100644
index 0000000000..61b866ec3c
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_reset_controller.v
@@ -0,0 +1,110 @@
+// (C) 2001-2012 Altera Corporation. All rights reserved.
+// Your use of Altera Corporation's design tools, logic functions and other
+// software and tools, and its AMPP partner logic functions, and any output
+// files any of the foregoing (including device programming or simulation
+// files), and any associated documentation or information are expressly subject
+// to the terms and conditions of the Altera Program License Subscription
+// Agreement, Altera MegaCore Function License Agreement, or other applicable
+// license agreement, including, without limitation, that your use is for the
+// sole purpose of programming logic devices manufactured by Altera and sold by
+// Altera or its authorized distributors. Please refer to the applicable
+// agreement for further details.
+
+
+// $Id: //acds/rel/11.1sp2/ip/merlin/altera_reset_controller/altera_reset_controller.v#1 $
+// $Revision: #1 $
+// $Date: 2011/11/10 $
+// $Author: max $
+
+// --------------------------------------
+// Reset controller
+//
+// Combines all the input resets and synchronizes
+// the result to the clk.
+// --------------------------------------
+
+`timescale 1 ns / 1 ns
+
+module altera_reset_controller
+#(
+ parameter NUM_RESET_INPUTS = 6,
+ parameter OUTPUT_RESET_SYNC_EDGES = "deassert",
+ parameter SYNC_DEPTH = 2
+)
+(
+ // --------------------------------------
+ // We support up to 16 reset inputs, for now
+ // --------------------------------------
+ input reset_in0,
+ input reset_in1,
+ input reset_in2,
+ input reset_in3,
+ input reset_in4,
+ input reset_in5,
+ input reset_in6,
+ input reset_in7,
+ input reset_in8,
+ input reset_in9,
+ input reset_in10,
+ input reset_in11,
+ input reset_in12,
+ input reset_in13,
+ input reset_in14,
+ input reset_in15,
+
+ input clk,
+ output reset_out
+);
+
+ localparam ASYNC_RESET = (OUTPUT_RESET_SYNC_EDGES == "deassert");
+
+ wire merged_reset;
+
+ // --------------------------------------
+ // "Or" all the input resets together
+ // --------------------------------------
+ assign merged_reset = (
+ reset_in0 |
+ reset_in1 |
+ reset_in2 |
+ reset_in3 |
+ reset_in4 |
+ reset_in5 |
+ reset_in6 |
+ reset_in7 |
+ reset_in8 |
+ reset_in9 |
+ reset_in10 |
+ reset_in11 |
+ reset_in12 |
+ reset_in13 |
+ reset_in14 |
+ reset_in15
+ );
+
+ // --------------------------------------
+ // And if required, synchronize it to the required clock domain,
+ // with the correct synchronization type
+ // --------------------------------------
+ generate if (OUTPUT_RESET_SYNC_EDGES == "none") begin
+
+ assign reset_out = merged_reset;
+
+ end else begin
+
+ altera_reset_synchronizer
+ #(
+ .DEPTH (SYNC_DEPTH),
+ .ASYNC_RESET(ASYNC_RESET)
+ )
+ alt_rst_sync_uq1
+ (
+ .clk (clk),
+ .reset_in (merged_reset),
+ .reset_out (reset_out)
+ );
+
+ end
+ endgenerate
+
+endmodule
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_reset_synchronizer.v b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_reset_synchronizer.v
new file mode 100644
index 0000000000..4345af2b3e
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/altera_reset_synchronizer.v
@@ -0,0 +1,87 @@
+// (C) 2001-2012 Altera Corporation. All rights reserved.
+// Your use of Altera Corporation's design tools, logic functions and other
+// software and tools, and its AMPP partner logic functions, and any output
+// files any of the foregoing (including device programming or simulation
+// files), and any associated documentation or information are expressly subject
+// to the terms and conditions of the Altera Program License Subscription
+// Agreement, Altera MegaCore Function License Agreement, or other applicable
+// license agreement, including, without limitation, that your use is for the
+// sole purpose of programming logic devices manufactured by Altera and sold by
+// Altera or its authorized distributors. Please refer to the applicable
+// agreement for further details.
+
+
+// $Id: //acds/rel/11.1sp2/ip/merlin/altera_reset_controller/altera_reset_synchronizer.v#1 $
+// $Revision: #1 $
+// $Date: 2011/11/10 $
+// $Author: max $
+
+// -----------------------------------------------
+// Reset Synchronizer
+// -----------------------------------------------
+`timescale 1 ns / 1 ns
+
+module altera_reset_synchronizer
+#(
+ parameter ASYNC_RESET = 1,
+ parameter DEPTH = 2
+)
+(
+ input reset_in /* synthesis ALTERA_ATTRIBUTE = "SUPPRESS_DA_RULE_INTERNAL=R101" */,
+
+ input clk,
+ output reset_out
+);
+
+ // -----------------------------------------------
+ // Synchronizer register chain. We cannot reuse the
+ // standard synchronizer in this implementation
+ // because our timing constraints are different.
+ //
+ // Instead of cutting the timing path to the d-input
+ // on the first flop we need to cut the aclr input.
+ //
+ // We omit the "preserve" attribute on the final
+ // output register, so that the synthesis tool can
+ // duplicate it where needed.
+ // -----------------------------------------------
+ (*preserve*) reg [DEPTH-1:0] altera_reset_synchronizer_int_chain;
+ reg altera_reset_synchronizer_int_chain_out;
+
+ generate if (ASYNC_RESET) begin
+
+ // -----------------------------------------------
+ // Assert asynchronously, deassert synchronously.
+ // -----------------------------------------------
+ always @(posedge clk or posedge reset_in) begin
+ if (reset_in) begin
+ altera_reset_synchronizer_int_chain <= {DEPTH{1'b1}};
+ altera_reset_synchronizer_int_chain_out <= 1'b1;
+ end
+ else begin
+ altera_reset_synchronizer_int_chain[DEPTH-2:0] <= altera_reset_synchronizer_int_chain[DEPTH-1:1];
+ altera_reset_synchronizer_int_chain[DEPTH-1] <= 0;
+ altera_reset_synchronizer_int_chain_out <= altera_reset_synchronizer_int_chain[0];
+ end
+ end
+
+ assign reset_out = altera_reset_synchronizer_int_chain_out;
+
+ end else begin
+
+ // -----------------------------------------------
+ // Assert synchronously, deassert synchronously.
+ // -----------------------------------------------
+ always @(posedge clk) begin
+ altera_reset_synchronizer_int_chain[DEPTH-2:0] <= altera_reset_synchronizer_int_chain[DEPTH-1:1];
+ altera_reset_synchronizer_int_chain[DEPTH-1] <= reset_in;
+ altera_reset_synchronizer_int_chain_out <= altera_reset_synchronizer_int_chain[0];
+ end
+
+ assign reset_out = altera_reset_synchronizer_int_chain_out;
+
+ end
+ endgenerate
+
+endmodule
+
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/crc32.v b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/crc32.v
new file mode 100644
index 0000000000000000000000000000000000000000..4d703a73fb77064984be5e1943e4e7fb6cd38646
GIT binary patch
literal 25264
zcmeAco}<skz`{`0pCTyFZ)<agLI2s~|DP|$F1J}fgSpQ#|6Px#_=dI3iThZ%9QNK^
zzweXlyuUB9{tB+z!(t<{&e`wRdmfJ>t#1p>IqV;)?%(A(tL#nUg}Ikj7hQegu;O8U
z>LD>x+i2xuS0B%8TJksfgpQYR<FTfR$BV_EoVj;SEW^)lswnUI36^u8hqP4ppSq|s
z>+eq)sYJEHChuMuHKvf%)sho8ttl`)ydYkL<1MS|PT{-Ldfv>c*!zUhW&WdCA2*5|
zVEo-Gxca)!cc(|TCu*;2>|Y(n%6p%A>$Ew=&9>V@<k+IVoe*)_s{hY$wX!oKt6yjj
z`@C6E*5ay<8828pWRU-NZ0@pvU}=~5#@s8qPt%`W_kQwe>YZ6H)@fxPn91S1YTXfa
zV<EqdyO;f&_C{5YX+@2F(-IYn<GVb~nC>5V$5A(V|CP7v^?omt-^p#Xf@509Wdmt_
z7KwcmwbhrG?vpOqTvK>UxRGi41i4>%{#Q4iiQ*Bo`|lSiaad79IHVvw;^&8h+jail
zwqGnTMcUQw;Au`C+w{e6XZ`tibi%Q;KIOXm*;x-1HBWG-{Sw@^!;+V40{2R`*wbPG
zF(;k1oEy}hocpR2tp4B8ctXU)-7$=EY?pJkiSHBDlXv{z@XF?Jkz$gRwRYcXmZwJ(
zrxhm~l+Bu$pa0fLrO9;%!_k@B?`HJbd|7#|eh*j1Hw~4eN14>_etZ40R&m>$H>pB(
zDQ#;07VKwu7suE9{hx8G`SA|6qFrV;uT4nkG^~1VCF^FzFOpT%y=y1$jLPzJ(laHP
zt|u}dSdy#zyzZm#GU>SI7rFUVO%itBxMMM8&(^o8LR*@{Y;U?<>R9xBmr|I_S*-<P
zd-gU2E4J)E|H(5=R!OAmhTs1ShOhP%)cPkRPxNZ^m=?(0P#5v|evZOK9f>o((fiC?
zEL@h_cgeJ!z5cTzU7;dYFFUnN`am1M(Bc2nj`&X8B*q|h@~`Rc;@wlyPvpLN(cg1)
zRg&70tB>v7)+>veRn^zd+f;JXGm}koo8arY_a9B&CG$6UD$jrByqw4{UB}H*CM(Tu
z(f;u3uoG8Cy!anEb%A4Trux#kcg}qI!}nxiWqr)l+?UHXeqGjom`U%y3^#vr--A7(
zhtmX>DnB#w*VK~|6G*tE8K5YjV0v87CiI|&)mMiX+Zqmc*QqAd3yA;N@JS%*k+RvA
zYyTQMKHt_m)YKE>?YosVb@!QxuM#eptu38DYt11Ulfqxl3hS?2GfPkPnBw3TuC?TZ
z&DL9Tt5;+uKbZe*+0L5HS6QCESSc&^=DWBJOM;|iV~04CiN^HLJO2KuUc1es`k3UB
zl&ro>-M%y5{+_$p+Tb>O?(ec0)2(yot7QK$T=BhqbN}VHhaV_PJuxuj54qYPu6jmu
zq2c5B4O;a~OP4OUw6AU1^g4V+>q`$K?}o@poXozjKV+3p6WDC|^ZUD(W-gEShjCb*
z@A;54FJX$}soj^ZTr&8yf7NOKm~9sJC&e-%5`+)srR`jJ@sk}-vFXm`#?tKBBHCOR
zAHDf|FnBqWprCT}ojF&eos*o(e5!Wy9r9mx>e!yE-@c}+Y4`v68s*)zy|Th{yUkTr
zpF5jba^FlnEwxTf(d@<C%#>fhubj0A-_OcYbl3Qm$RgvDr~jRQ`AIU>+t1{xM#Mg=
zrN)xo^L!L|-X`t3G|7A3BK`N4zr-y=ZS|FxZPI)=i!bSVs#9g%{!?N1Z5K`Z`tbV9
z`0WAJCik9Zrdf5?@n6}L+47fD>SkcLw@64{=jAV<8MSlDxmXT8yZT|-*R)5DasFEc
zJ2-Bf2o`M+TxzDwmA=eUwdm?h3$J$%%|-4d);O(gX_;N7y&>a}(&0~hiD_Y)4+Sc|
zPMv<MN6R4d8dKh5nH~Xoo?Q00xYv8yT|NANE?9o~%khGh7p*5JtZypOwqe;BP^4;h
zud`8=C0#4PU{8GPc2%i8Ow#tgayB+y?8g_}O581fbfZW|vBdXRNiKaC7qR)q_7&(y
zPuc%H^V+ri<&68cO!|C=<07+kbE3ZSp|F?RTjZ*jaNnu8&*|;QwB?~g-{xKUA&b&9
z#B;aXE5Fe^z&H8subw8g|Lu3(7u<B1D0t-ATfO<JwSCO0I}aqEIi{BO>$k}5<!2Wi
zTRfqq&1aE<;9IVZXTKK~aa|8RocTKDn%jz3_t|$uT{-mYoMCi^__<=qy@wPMndP46
zU3n@I*mvrUMf<MS2?rS!7`yGOee+wsu9%T3qWtE<w^f@SyKI{5`Sft$ql+QyCbUH4
zztQsSEKU)(s@T{)mCvr`zjtR}!&0q{#|5rTWEM(~J~QvAEZZ-sol7<sUTtuF?E7Om
zgUu<vV+!ZfCU(}&E%SIe$4=+@0uG_-C4ZKGJ*g_kYkp{tpOpRX>qVPg{S5cjz7TO_
zaut-~Tjuq2#`WFtiT2i;-IkpaF!xWGR=oA#^Hmpf)NVd_Wb&_(OU~^5hp$;at`av^
zr_6u#Irs>N^Tut@x*MmREDy;KQ(G6TrLbD6LT+6;<CGh}{R$@=Gdz3CWw^iJb<+_m
z?OpP7`FU;FWtN^w<_Xb0_Uh2d{}Wan>y^C}zfvqd>YtBw%z?5ks-I@<6;PP?e{YM)
zqttfGsYmr&ytq%#h;hEZ?uzx1PbFc_K_1@IvJ>a2>GZF*3vba1K5{8%X}r(xck7R@
zxcGIVkd<!Kt|fd20#Cd-8=O~vfBM>c+BWVCaiv`mg@z?JeyzW^cB1Hu-ILett$O=C
zV{7WWX*XZII3V4*XoY_I;=mQ3gW48brYC&6-KKF~KrY-}vij*OqqP%$T(|sXb)`pM
zAvvyS_1?^+f^BxwHH*Lgd!87ytK-2ZqreswwHBj^+Lf&e$KtNIv+u3qI$;uTk>_uA
z_>6>5k5caeo0U8t>y9*UIcEH2-=sn=ON~9|^Gc@oznrWsVV_<3WMQe`gZ>rVA0nL=
zUToA)EV=t>&AXC?RnN9D_?!H^{%D0lhROZCtD1Z^l=H4%Q7WFhMdHhs<*(hB6`P11
zh*Vt`a3r_**nEyimKE(c*Bm*%y)5j`QI_a)%5Gg6MUKW1DSIwnl+k;)VV6_iYK_T1
zW2YFuj!=Dm@)h692OK|kST8c&%Y35oD2KtPp7<bp=U}$XRenOpu0ML-)#X^4%jPc6
zW@*uS@xOTQxBkeboBQ`9tP@|jKjVmpx6kYSjW4*~eYqB@FMMlSucoQbZb`nqi`O01
zTfA>;<YSNgL#zIjb(CoP@T8dYnN*4%xf=hgveMOL^YLnJ<GGiGcKZ0&gv9VXv|y}=
z&%M-t@zaxp?~iLcu4-LLY|eP0(|O?B+Tgw!?=l3gJlptaXX&TFn;acKb7FGWZ`gaZ
z?$YtY^X@)<bhkhEk@NEG?Mua(-m%<%VI}8xIAHILtD!&ijvvv@6`vx!_z*YOQLq2?
z8h&YU0g6?Jj&%LCF^oCko1Z@?K>d-C=quI}-wfOqca`ZqOnP6g{A%~|?cJ?RH%?t-
zTHEJ;zv%awE%_bKw%?l<9Tl1*)A+T(YwP282TM=5MNZ>*WUFxR_Gv)|-~B24Q`W3w
zuomU`#Z@X@CcXJqnryJX>;<N~6Eu7DH>EQ4t5^nj1l@fSe(fE1cb)%Hf#%iwc#c%~
z-!5{fGV6A5aGQ~}^NeTehHWqJY!OW5OXZNVj9GE>zz&V@p2Rc_8|kO73)1#3o&V*I
zN@m`%L)PjdTs2N+UajXh*1O2R-kB5YU3=)+ON$9NuZ8RF{kXbXMr-QFvRaAL_B$Bu
zGumHRXf-va@&299_iEDn=?A%%hi!4NNRi6m{Ihz3_Ms_nHQM)P9^JZHd&%mv6D5zg
z9{MSq+JC<w=-_F7#`W(PoHMhz>AjQPLpa8Lz3-7Mk%EfFJ(J$9V~gqMn%8Qd`Mu%U
zjqJP6oF9HY<M@f&`t6&dvvZW+UiyD>q4mP}tjHbB%r_k7b4G0b<>9iVW=Wix6~nWl
zJwIOVlt?Qo-F<yx$D6ocFDJBJ6>&}db;VAzK6mDS`?EWYdUvH(9;xP1`kE;vz1yX!
zrS>-W6H_JG!xIGTE-GdHmGW{ubv}E^7hUO&2IY)}@4NE*KVD6EKjZ(4nU*W2vll2=
zxf+~}5M8dQa7bv*!kGE)i<b(&^torfUC}x2wc7VW<^^mH?DB^vP4x6la+q?CtFSSk
z=tbmtOOEK-uRK-vt~Bm+JM=9*Zt9vtfBUUWPo&*A<s#6ty3MgDI{5Rdr~iLlzg_QB
z!@ni4XrWY+^z-|(-aZObtXR2CBkS<`-7SmDZy!m~`0%oIm2lA^!}(pCt?WMT|FR=#
zewlvi$&-Qo3!?iPLiz)z_qA!Ry5D+E^W<Fbsts0J^VGUM7jii9RTTDQ&Fl{9m=wM{
zNLA5yicDtJBg-(=<0dY);!^)tO|9$E>2LPsYm#~KXHBMtl6Ab8*uHy?Jbw)uSSPQ$
z{IW4sIZ}9?k>Q$C+m3jLPUinD9eTC@aRGy!%3QCHs{+_&|NLeB_@?Ma(LDWFt0VV!
z2hQ2mDcut@ZBF9~-Dfl8Genq@p9kOky2EsbdqLFV{C6CVZBbXAIVPOg|6!Hn)}Ly7
zbq(?#-_^Y3sqM_2{)cmSzkBsm&h%Z!zg^m4xv?s1k@*S1k4x)J;$t_ZH1_?tBoXAu
zcl+SwSv=bpeQ$i}UueAOY;RK0?^vE`PrY-RPYcgFW0-qG?oH0j+qcaAv)vJ$nfre7
zOiQ`!X}PxoCO54K?7x>h?;1-;X6<YquH^<w*LDUgyS-`Swh%hW`uljGRq=|x&JaGG
zx`}>~Iws#;jTV)?3~iqHd2i{aiq8*&Oa$lNw_W@xFNE`X{^^*-NBN@{8NXb0bo0k2
zOGH(wb!6SwoW5BT`}E_1>KU_|SFOx9Vi7*@u<@JWFAmpdfBn94Nw4+K?2~@5>;L2V
zv*u5%Q4M_G!s45d*7JRJQ|1bJ=Tmimtm=I?38+2dSiN{&<rl{fYptsV-JV|yEu5yZ
zw`O<Y$<BVu^KAU~m&E(a7aZ$c{dBdC=_-eHkr!E53oiP#Sf1c_t8e-BBS<B&pVjBN
zSzz?;r#Elza^ZQhX#b`!8&9wYzg=~<cPodi(~B7nx=kx&_wHwAT>krj;>@?D6+AOH
zEzOG$ea|N>weHByxsz_xF8Si7|3^1$Dd)2zM;d$k%krAdj@~}mxv#40tcp{KkL4Dw
z>eG{rR&qzVx}9s9-*Lxh*17|!(`JPfys^FFST1zX#o<I}=4Ia;lPB&^in_m6ABfw%
zt7KL>|1{+|9l_}74GZ>U+&FOb>CBS6Tiv3S@hdk>oV0A`4)@%T`oDrU|JFC#wUTMd
z46#p%MjYM`qI0Xt-UZeiOwK&HapA7E*a)emVe3D69b~if{q|+~gQLzpG0culoSW7)
zvwapZdC9-|eVluzpOD~ejs`w`{sXTZAINa?6mN1|6MS=%P1oIHzl+-{{-58t%H#K?
zTYFq|GHS#%R@#=;FTL3-7PR!$gO_fK-**bHYTG{X&cc&hIuGnzZ8lp(;)MBc(OKcr
zQ!g(&E%AFxeD`Nd?^|V3kEbh1mGkWm++F-p@$RIJnI<pyO<p2*bs@iQ?g>wQjU%t5
zZeQrT**>M-ahv>4tLthj?xg>|oF?*-(_rxync0S+nHShzJUH~TXhL41drITZqrM$2
zv9rxHQw6oZnCeZ~l)s>W&&6|UfR1q5ky+1_jgEwFkC~$3xcm6}){u@T3w_v6+)`HO
zoi*jmoQn=iqZbtvyfo;VzT@|<Mz>98FMFTc=a98-pZos>9jjPczfI&(?ETa$T71LJ
znO}Hv<5H$JjeWwUhZAbgJlfDbVXD;Sp3+%QH>|qeXUOqB<If>h{+qXFaQhog>b}$R
z^i<sR3UN*?{}8LJ>Ax~ee@uz(*f`<hE#4#Huk9B6GJI>)V!ybo+f?qvB-i^U+QEhW
zd++4P#C2X)zPGCAf?3pywQ*h9J$|SC+ONBP_&g=x`lVL_TREM|St~!Tw27GFe&1rN
z9B0te|2L9sxYOqN_Xa6>mF3krHA<X1$js4pzp%wy;AZ_fm36xh_I&YG_MdB=%_Je?
zbmd>>)wFYk@eWsK?R)PWaP-uXdk<Qaa=2FPTBOjD|L<qRwGQ*`683*jGYjh8^P8@*
zW6?LKxGmfC%?~}ByJ6$+U0n|pW`xVw`0-x9d;U-7!pF0c=G%DLM>iE{)NEXLi#IRU
zo_*2x!b9^|g|$vS-eb@G*!NeivHU0Qwd<XWzVV4%)ja=LrLnkjMP7t^L#f3@-V3J;
zrskv{oF4aQ^XWNLXI@%nX+QsIl=8mH_i^XruIsPcP_bh34jvivPLp+SoDN2xQZ7%F
z&zgEw<q)G-W9{tCcK<S>KJy=E{VN^5No+@InsJfbM)lf>S)F<pF64BCedOCUap{UF
zbNQv-t~;9eL_bK_*xWw<`m7@5Ih^X<`Xccu_g1J)T-I^&BF8Q(OT~lJ?jH4fyxY(4
zBhQoDUF~ID6OJ(Tum$%W7dAJY9itNGwyT}H|GkF0y+4!DKFb#?C)#_3=Y`z;V$cx0
zI`MCus`P_<Ue+zrQ#me2?_Ila+OcDTXWoVQeBkCe`gi^|7tyO;?U%n+J~CC9>8d8E
zk=@3+lRe!1s<dUA_=m|mk9$qL_DS0I3$Kg*oWGZu&C*UVvhdx$(UQA*N19Yq#iUq1
zwXi=Mza~jXd|f0y;bETeM6ubf{}%}6T-bM0GT=y%qU=-uwI4TaRV=>xrH5n1txcSd
zyI*lN@$`Hble-@)bl0S5rP|3!(j`wP8tP9k@k~0eK2OPd<vxb~l<LI$|5;U*N=qza
zcsTn~oZYp67pvVi`mC;ayTW3+7n}I<56q!8a_71}yKr~<DE8}g9*qfI#rBOez(B?_
z{P}aXo?OOl9Y?px==hn}y#2rT58tWYw^!FU`_`V&Dp;cP;?-Bvg#`zutX{hO`-QB%
zJln+Xm@X4fiaa#+yn+|k&htJ8m#JNn+j@MV@4^q70j;@aN9KKe*>SJ!`k5?oh2Pi1
zCm2qsK47YDEO@0qu>Fu)`u8n;%ct$KQz*+zR5}~gGBdA?d6P@%{kX6XGeo1>YiDL~
zFUYgsY<%ifX=+Zt-ZW9?{Epi#d5<5?V9QZol$-eF@n4B^_a2;SZA{_NFxYGLuD9Xn
zdYj%)BI>6UpFH<<(=7gSW;@FtVIiTl0hjzU-aC3JZ+bfQJTH^y@1IlBwyc@t6&0<1
z<NCLwN7`&wzL=osad+vHH{M&4q<XBU@oC$pe%q70ZDrvO<}Mu`W|u?ko=kDY-29z?
z-7awkT-}?qdw<#4^BZH*tpc{1_;+p16TEG9DdDrR+SjQ+tM7L|ZDzkJreJjMY)plb
z!&`UZ2TwVTKHX0KV*G7=Y4KC@i$SZ}Cg>~hoS7>eu<}Zyy5Zf;EskLZGk3VSd#+b=
z^>=4Y`n1mBtIInfPYtcSomm^$^fG@}+vO#{+u6P0PuyRbD@8X?Jv#GQZo{>LZL{~7
zJ9_@<?ALm>=b=n)3eRsxoj<i11`Qw2-+Jd)c<TGt`E`3$GA}oXd0DgY=&44VTLsNs
zBcZ%~?n>Q~QiU0*=k*@1o_(a=LZy$vH+lp6iU-qPGq9iXVLWJ~xk*=2>$iHr@iqR|
zg0~r5<5vCn{>d~??z!%~w~5Xij*r>u?+G40DR10-Cfb<i-0Y$}fzBV3-snxexGFwX
z^Ijd#w#~Av+uwfd{AAa8P(N;==SSOb+ueU$_Btz*`FHYcj}sCL;#JzOOkIEU&(|xf
zMY^xW_AwkYxZ^jUb=AvIuN!fn&ozH+p7E5e{kK{B;Vm~bb{L2`Jzt^9dZ^eSZIb;W
zUNy--9l~jmR)xpyh38(ZUA+85@M`sI_iI0YSo&k?3+>6eq1*DSHbq^O(0RHzt>Jgf
z(w({n9zRT<uuR<QX`-+F&-b<OO0T0W=a{43Z+x?@{PAl$mqk~t`_Cn-e`({4w42g&
z;?}=2#cdu&DVGdfv*(+u{{Hy6DTKf8-VNc|lg;~?%Q}3FtF8CSDV=<#8P`1Njr8vb
z9id+NHH+WY6*hc1A@pTm{5KA_Snm1_x(_6e*OZ<1WSjr}zFxaByOLSbZ(c*QkNz!p
zl0;t>y+~eOQnRC1hBc>mZ_Yyj&YaWCvSrgQv%H;uh4b(KgUYLpxYr*qlHd+deVeju
z^4#aCv-W$7RYWuPusr);v{*P`f~0`X+|Bjuxo5n%|F_<F#wnWmTB7r0%7JHxK2Fj0
zUcBem8`qsvgV;FVlq9Rp=h<|nXsh@W;r)xZO8zUjB5^}&rqc`0_JTb}pG^2w{2{<)
z_T7tfodfp?ADz;D`uAm@HH<5s?X#5J-F25?YRh?_>Fd=0PvpPOFRRb`kgvBm&Mi4T
z%;5bQ7Ez(nH7_SMuA8a9Y0`J4b?+<U7QN3c<(@iU{`EI+CiN43%#SxM{n{R=yL^vX
z!o1C!s)X50W_pQ>Ez8+sd2O3n!+uWvE14I|r{{I=%{pHh;}ZB#hKqOE$?zSEEm{<O
zKWXZ62FrTwoTHun>xlNkEpPIz-6ndeS$}-<CNhw*uPOVq`Typlk`3SO>PkM%eXlNM
z7xlxAX?eEhwx#_u#lw>v4Sx8~_$KtK`^?>0_tT#rs^I&RbAQG|`!5GptZZ{w@%x(F
zjN4&)b?Yv7U0eJq?|kJ{g}-)|ye1Pa$oFLL`X;OTudm<Z)ccrYyR#?csy^Bm_FPc=
z!?b+0V>h+`C7AsRbUo`FdYJ!Fzs|g`o*I7HHYbE{s(nd2)H`F6WQf;g;a2f7&EqQ^
zvK1a4+~TXd`CZp@E5^Mw_bz3r$Y*oBUDj{o=CN4tX5*Zu@|^df#XRqeBA({o{<cMH
zQI~t(^$DGdHn)SKRGdV*oSKiUR-Nf4|14@!)y)~f3A1uH+`FSu&ULCPJMH8glS6W=
zvmZS=WWu;dG(6!^UtYOTPtco|mG>8gy(#OyadgW1nD@)tHCeg5YsDJ;U2ad9ax-tn
zo9r3ttJbai&@i*{<t4lFN231XFP!2^Gx;1O7I8@%uG9Rv@X8J^`G;%!lj>g_mgLUO
z>M{E5q1Ifu+>ph~WWzJ7N?{4M>v9z)OLiOGS~~saw0`c7@6_|}`xRVhot^P?QjEvC
zw@T6f*GyNaxaof3NIK7{ev98(|99GJMMUNbteU2mG-Z$P6vd(~Rw}!nq`vMrbL@}K
znatUf<AtU~sj(l}Sa$fL{`6~an$4AsegqzRx@5_#!$0Fqq9Rwn4Nm#Cm_6h9#DgYl
zVx?FAj^dtY93J-IS^;MOmx&a6<<hF8r7Ehd@3imTi=1l45@Zq_^rF__D64sE<ntvy
z_h)|EpJ45GYIo4a4_7W#Y0YmFka}Np-@(W$*DdNz+^(Ndw%_(nI{dU>?#em&by@2;
z*PZ#5uwX_Ucjc|tC(fQ;e5ZEV)y$kNXR$E)^y7PLZf@P3uWC10K6Xd1Vy*mvw;oU8
zvVL4TduXBH%_Bt@6C{3=JWRJKeERy*<D+`FHrgAjUGUR0p14-`;K7u4i9cSjAE-RF
zD6mf1aIVK?mLltg<tGyj=H9YBG$;SaoFBqQ94?mszW(xH)UH~xi1Ep5oz(*Ar`Gft
z_rF}yW^CP~$8*+h=W5%pw^AlFS*>nUPviY~EMnIm3%2Z(qa|xEb8B#`T(q0O#lu~z
zdN$_wq5X$0o8|4%@Oie{WB<8Vi;^#F&$!aSBoM-;e2ME~o$7}2t^KSeAuPK&zilbu
zn0YBDY+B}r**}G^Zwa^`FRNPD{I%(b(e*W}C-ke{)qOj&F65-PyX}i7Hpi|%`SqH~
ze*5zE1y=;*ayzo~zFFqmJT}T`i|jn!pSsZKYskVED;K?wc(`Wqk=g1qe(Ycu{oXq3
z?;-w8*+&ffUs{RQ-<iBd&}<)%(sO-_d)r>QoXRogH~)8E%ecMQ!vFh?jpsv8-8_`F
zlim1^Q}~CHpAv~zX9$WceA&&wnD)zd8uuC&=bqGUCnqQdzWOmi+2mwGYoy87v&(gt
z_RhU+TFcp<ou&JImg#ImiN1z!vKM%zckA8Q*q-uiW#^*_+NT>l*8B-@O?@%1xv*1k
zyLZFZo4dG_W*^{BYI-a?(ZGAV(Z0jcFS@^EdPY4mD>(MD^|IQHnHxg`be~?9D}8-X
z!S4e9A~QL@wc-J@`xUtl{44Q%l-O;PD74i%>dotNh59pRC$O~{b)Hzec)I~dk=usS
z%B?z^Wx32^?j_G?aLMs24lnBBU&FuE!S?K}pl5CClvSVhJXVk0E&8=#@`bJ6XGzL1
zy%Z{Bkosrx*zet`as#P=Uz`z+@18aZ|Ctz|KEXb2g}%X)x~EguWUQNK+MRGgaQ><3
zj?-S7X_Q5NHDC+OHC%P+<Q(5k;cXVS0xkVA+hdk8J4)}~Wb@4?$EV@mGY{YJc>Z5E
z6VDxRE@V~axvm^x{_x$YOqH$MSETY5h8LQ2O1Is<Rk*L6tKB_EP|o+&wU~;d3gP!G
z=DS_n8L`#x{k=ZMXn}|;U6Y-xjL$dM>Ii%YX1nLtCMACL$=!V3C5nE}j_72spFh8@
zCOx!ENx#oYdb)32_|07@VOlPXOwNMI4<+_EH*9yA;j}yY?xNSl3lrC$_H|ugcJJ`Q
zcZ_F?8uTYw|CmrcQF`4grS$U#oByo-RT#HQ`0eGt46YoTifnlo{%Wn9(U{x0)r@hM
zV2ahs7ma1SeSVe`YNwwnexDxy<=E@XbHum)dUeJ};P8)wQm&sX`9J&R8#0MZQS^Cl
za3}Uh?dz<$H>PvEJnR_a+n0ImolxWdt`*X9vOVoh`L!mO_s*5vy66<=rEhHK-!J(Q
zAa7wfvEGy+Rk!VL3xnj2;8e@$Eqk?V3fHtnEqe0nXNH2zqZd~mXtb_eAGrJOVgXAp
zBbomXUv2pE`@ZC&ysfHJZ=E@JWlF$_nGG(p9$!o?d>w2Yv-6VN^My5cj!ap;`&<0V
z^A59qUeZsuWq5U`bH%DvtCYXK&}BYX_4v;h@Bh0uJmmPpTqB{@{U&dP0Q;xu$NdWT
zfB#g&l+$sv!fbnpvw%eR;a5Agb8oPI=DYgPTGsQ1n*S}M*3foynebctg5^KoNhy58
z(&M`)<Q;pq+@c>g=hxm=$*Fr^y>L}QmDrkd2gCPuZMdpjG-rjpmjcIA^}ok5mSmqh
zyz3#;fxI6U2ic1n(q<o8`YX~#C#I|XtJ#t{UJoX2I@+4OPHys-SB!H%PM0>+Oj%qd
z%De5#?|l}xQ=Td@*ni%!@P**28D*NMt&7%u{l(RoKX+fnG6qhg*&?RrP5Y;A{&#U*
zD4%%5v@3u8W^BL3ZTI9{gpO9`sw1xsy2>3BebiKW{jJihCV?+Y7u+gaQ<>de64$?r
zagY47fV!Z(SG;?^Sbo2D@!8=gZ#(=|kC?FidAW0`_fFfu?Ul1N&fLAchU3BmroWRH
zeH8h%c0%!=%fA^{Je+mz?7g>NPM5G9Jpb4Fck8<^j#p;Cui32}zg?<#<-)!txvq0(
zZQ}f1ZqoJC$G^g7=SiNjX!XR|q8Bx7yqE;GD>bY<{qElJ3G<mB@Np_%C~o2URDR*m
z;;fK8p`jl)M5!k15J;UoV{zOZ&Rwtexh>tulx^|SS<CE<&iog8Oo|=1%dg8EiMnmL
zv+YRg+T*{!u(I#<yZk=5C@1Xu-DmQ_V!Q3`*t1@i3AYV6v&P;s@AhODIhpXpS8@HV
zjaOJEF@1IFSdsNfUpoDpJKKtNzunWA<6|l=y$G1~AxnUL<AVkNpW6Qa8QGuNdXn$%
z{JrV{wMCh8+8FZQOxx?<YH{JE!_P}1({x)6{7sGCSem<-=UhxXdB8=;;Z6B#b>I0r
zo8<4mFV&u8^@#uA>l59N9A+wQWj=Q2Q^kSmH9^8Wtce%Q??nrmc!YgVJ5{F<Ss;7H
zN%!%+V=FE)hp)b|M&|XBt?Ob`nfI~1|N7z(*S7VCZn8+PTl=8g)&HH%+>$e)XV-47
z;!gA5x`kQ%&}9ROBTs&+uTd!K`cRU%{c4J(!xr7Dhs$@h91~oB_+5a?jwUbTm^Cgx
z9kkCpT=_z_nQ_ruh9w7VKWq!SC-Ir{xrVQ4);Gf^jGeZU&d1mE#!K9}W!cKKA?fU=
zU%x&uOEv%4W*ylwuY3vLll=?MI(De#{q*?u!f3+IubT>fPrInh@!-=$f3L19O8>qx
zYwx&c;d0{Za?=OPVs<_&2xpV@&f1w7*{(WIC7E}&-v_sI_aYV-&$2!|@5H{Ss;Nav
zpX**+@%%YEE&F=bOr~8@Cxw5%j^+vz<l29Ft@O`BeXkO0D%Jh2q(7ejYE6=~WvIg9
z>7R1nzWZoo{BiA_`uZaxyB_R((U-RWvYldxvmsC1mHjd5%=N6BzUqH^;>h;sgId04
z-?Vw1mujVJwoQE`I$gHq&TSpZr7y2A|CT8$xa%DB@LoY)S%BqE8OL27CclbX*VhNd
z6`Q~Q>^$x9QOCr6v+Zs3<zE%>Yku{g%B@z#%Bed4Y)5|VSI?{muOfQa+N`OZ^J<}l
zH<OR}7vUKzrQev=JbM0<G4;=qzv9RDtlK8O>9+h$*K-~#Uvn;Ik}Knu+<m)d_lzu6
zYwcCSwj9w`vm{R#*lZWNs+GI&yZ73Kdn*i={VvOY<(LxBp~(>aaCg&<KXc{?Gul0F
zu}b603D++EbdT$*qR8fd&n2eDzL>K@V}H_q|Fi2AGq1^O-4x0<`~K$QW&PY!ruq|(
zw(eltFOleBuH>O&ZFAjm=W7OY<wI$Y7ks=PTc|HweQmxb>q(WydZD*Z?JO*OYrkmk
z<2jvnKg{R$oU5V-ed|)(xxDZH?LS}fx=@}YPROKT>5j+3MSn{r`Om%bPKq(Vmf5Ya
zh3T`F>+yL>!R>d2&gn#J-@3@twI|(d{oV7IR{MV7*3H;fZ7H@fWdD(h#0d&hbnG(J
zg})@_7w?%p<+JOZQ#PxFd|y12@eJz``8#P{=ydIa`7O=YC7iTd%kS=c!@G8$TIbe?
zpVso5h4c3Rbi6l7F3IAP%4Ltt?tJeI$3xAM{3`m>Z}0Z-v(20LYWoS98Bt~x=Yxg*
z_UFwEy5Yz1r|-}F%>^a_GX)luGqL{gnEB*ViQ?O<@BSWLIc0kU*N=^B*MHr~P@Vre
zxPo8L;P0l6glz_YHLoSiuG=jt-g*8Pf3IVb^wh=1_LtY>|6jLn?%X%4OHVsKw&@Vz
z{;6>DV#eOot?xMaCD?YDoPM<?W1&`hjmqsj^*a*g+NKO&78WGvw6F8q;P+Aa#5bOI
zWf#-^_Wu3)T>IsddF9pf&uMItS(g6dykIwL{uYCix48eynID_EH|wC>nMPZI_Kj>h
ziZc8YEA={NDDCd!Z4ULH@?_#PIX<=|*>#g9{t0)RVZ<4{=S=IC;uA`RI+^vyivQ|(
zueula(7)}x=!{v?e3H7qEv>%Y72(jC+|beT&-1)-&L!@N_ggRVpIDXm<xFUW_p(1X
z9$%Jkx-Ks!A}$be=y>bHjQzhvZ|<0%#hvE9Xod!RF++O7H}(sh6V=q_3Vi+Hbxnn3
z$v6Ge&t*>T4SI3p`r9Or*A8CqPqK-6mE{XWY0Z6drde=muj1aElPhNyWUfljZeMh9
zqI=q#i~KXTMdnCP|LA{BRO0N!^CsO7QcqQ{x$Z3=!YUE@V3YTW<!fWFbXWX3URPeM
zZnGd}$KxklEUBE8)&XJ1wsp-r#qu@g_CxcA^drG$!9AL668k20@GtP^Gh^8^!7|{9
zUVkQ&(#eFs2KUz5vMu<kAb7N6+u~4>9S?V_=q)&3dcrF7My0C8gn2s;{ChLeL43~C
zpsVWT$7|&8Bz)W5JC%1uT}s%A`km{|1Lu9XdM`uqYW1DF1#?gSFh~#;5ze`G)c8(1
zdwtKI_)jluQ~saJI?|i0Bw0D(yphXf@jofEUOqMz=k;Int$3AH4%<)7gFfrmDz1Ez
zuI%o-_k^-k&a0a5=l5LR5R$==vG=s>xA^x?yM8XS&$gNwnqdF0_T}u*b4rzOy!e<C
zPP_<@<65z7&5wmS3s@g+)9#KoQu#lvoas}|#VftXW0Q{T$?DxL@@&HuJ!$=O3D3eV
zhjcZ1$NsqTH~LNJiC6xq8<^VPZadfg_6ZZOAfJ3}0RKj>@Yjsf<lgK(#qn+Cb&-UJ
z#ys~qKV6&m#fMwRF!<6sr^p1MmbrzSjQE2$R0!~QGak72-=C+eYMJN`UmanN{)fFa
z8=`;P?zQ`Q@j{cTZB&jyo^|!2hDnM#X@?V1*PqOIa%NxK6<dA{wkqDM?$2C0=j-{u
z*|hB7Sxd><-su`mHPzFFixOuh`j|YQn)!UC<GG?s3Ge>!*SqchdgY{Ek8jsO5wo9r
z@+*>33vSInl4F~D``f`^>)e*5w!iiZQj?m?c{)d4V8!elhs^=DKUH&Ax-Au#Hu~mf
z9O3_jf0OPK@ykVv_t@IBcl2MlxvK89uiw(lc`G6t-tIe*yTHn|{(r#RtrDCfo2Tn7
za*VOv@b~uGFNWv7r&qE?dL3CH6}{bL<?mu%>qSpBvW;sm-n-^Cq0R8)@?d^$yGb8Z
zDk7)7^}T({R_plVRZ*q<p=URp`q*FB*uli`DkGOuEbN-Cqz+qP|F`ew7`RIBYCh`f
zixN_t{M*z0YFot|Pq~{ujEAFQ-6jOGBnkZM;CLqzo|OOJWW~>yS`mN!pUX<6M5KDX
z$~jTq(rtG#=f>stiNXtb`YLOteO2B(BREz3QpT;W!;ck&#fq658-GPEj-Q`(QFFme
zp6z{d2CrXy*;iTQ>lw)MouzP2slbjM`s;jzxqA=Y-I)Dz(W&2wR}HfMzIpHQ#$kPY
zo%vBA?hgf$@2cDUliqxdF6h;?{CyyHg-hh~^vX~30tGG{oT0cW>-dHYt?t`WJz3{C
z6m4EFUpr&pF+E>_J(q*jx4jUWz2nPjwtH2QHTB^+ihGv+I`2@nSl__M_)vn3;jHzh
zX=RGPcAq_-BmTwt<`ktAC6|R9Ji@Yj{@m>JZthN8BXPPdLD8z~#i98Ej5j&!5AIL$
z<DDbb6#jhm%C0T{p8PLftEB&JPBQD_Ppft>fAdKF->1JTLbjOfe<)xtqf&O?{!Yb}
zlM!}C`wq$->C9NMre9M&W+THp-oW%VZ=dyY`CbW}xSh@X?a$Lzs|6Zc<UGD>CQlUJ
z;Z=QwB|gNOi_3XtPtp16yPNaYH<jxJCErVAJF%1hj+OHMYMwhr*BIG(Cai5aVBhxQ
zt9VsZtJ{B9<tOe&=aR%t)sC<2W8SG??jJm}{IbxlsH&tb0nH{1l3(o~b|zk^c{C%b
zRqpkdDSm~C*L8JlqPCl}EA70O^w`?w@yx>^&1sV@xwI8-w|eqd-xqzf`I^G3PbO2%
zpJ=_lxA=$U5rrAXjJ)2A3iBtM-dSM8rrz<m-1v)2rP|Z7#f(QxoE3d{>7CW%zZ7qK
ztV61C-9A<ARqk(CHue5xQFydn&u@pn?6M?Rou91=XRqt29dN&BHgnOYD=+>rFfXr`
z^6W2s>)OQGnmFOYx@B#_J3_;AD<<xEWjpQ7cFX1>=8d}#E#G1hC?~qaBB(<9Xv1$8
zkL@;Hg~l9jVn0QwWd5AA{`ZN7rurjB2h=1kxv4#S_f0W8P(3Gkk@q+0eD3arewl3n
zu}?kO*HwlwGksVnDI~i8jT!S=8>2tXzY8T}PxW8FdgT<yyRTQSS}(R~GHlv-Lhk*Z
ziB^Hjlbh!z?o(@du|bPb$;dpk?Xy^7;!m?uX4_Mb6@zuB-(0wV;%o;y%Q)S?adCIq
z_%6FFUt_wh<nG+&=NFxr4}@FX+cneZdswH{yc=Gg+Y)madCyw>Yk%vWIQ7Bz-W*1K
zrNn>Va_wqn3$o5#aj5I|`x!!Qk6u03&wj9MVinu@Z3jy9Lqi<)y0pl<d8$2{QuB%J
zkDqwBzHo--)C#j(ei4t>ak}|04c@us|78R3uVK|?tsh^MFMfPsYWrg+p?zAbG;ddK
z-EvZH#j31|QhA*<VqLbLXA9DoTb|iwm2ac}Aiy$sbKm*m8oTE_XRZcB8BMy<*t&_i
z<%au@%WHoe-M;?vkL;lDORipdXYhO9S7wJR-GYoVDXblPE~svk_@`VoXWG`&_xoZ!
zm_9Db|D_S*w>xD2n{<AWNir)=_KE8_emgj0NomjpuF!Kwh554YnzY`VkskFk=h&Vj
zRuArJ{J(W2X7z7Q^}1z0FE8D{lu@wrdu5i&-G~bkc^MZp!%en)wV9B|obgOKn&-jl
z=i4r%oNm|^_bzqG*+p?uhkqMg@5qo`+ZlIY>ddCo8QwB0`2MY(o?@-T&&T}hqw$a1
z`xUx4>LqHQUB0J$jw?pkCnSp5WSOHy$dQX5CLegbuP<b;+maBY!wik7@<A8ZxUg|-
zat(OI%abrKKTM)|`o-{xH^P!sH1+0MW-_x0$A!fm7eBzOZK!(4ma#8>VfV$PU++>b
zE^A!3!Cd7;<LZ5fx-=qM52~)3X8T<BUh$QwRoi8P|NUF%viY_1qG{a66_wKigQT1M
zxu+lJ-SFX!)b0~2r+m>`7`XS9;1>tsh4m$w>-0YFn7usV#AVhfqgH3#%f8Es_?A4K
z>YVuVr17Vz6N`gRZK;x7pnqD{zwVMoSNXp)^O}QJtW#hPcPPE|%1>3c?6g4E=e8aO
zF4vi-c&u$4XPdfxY0x-*?t_Kd4LN0}OZn+C5gG;ZFMBq)-3e))pMCP6%-kZry}|v8
zs=I33xF@7nF1{jF!y_O%-#%oqwfC&+;?eCH+{@M0yIxXik|-*dy&@f<`S-F?eq4c{
z$IYevKiR}A8yB>l*L(Bk_&rwslqAN9w>IXhOnj_#aqFsOGp855)Z67$y!ZFgD@xw0
z!tQTx$@+dH_Wx_`=J`b%qLf%(O5ImiQR$DCyznZ$r7`5+0XC`QM-+Z0mvnj6eDgn=
zAM;b<_PP^p=Q)o2dgsp&Zg4FiJMdiZCl9qFfzRH%)>etE5PLXRc7wou+pZJ5M(1wr
z{A#Z7rcUC(1ir{*ZFjqZeqWJa=F_%JY1}E&tJ?DH_*c<G(Ly>0Y<l$PtmG@+wm?>1
z=cvWPXmP{2Cj&0L_^P{F?~cOvC-2!!BR_b@d~Ka3clherA1sn-C+-|L|8I88k)k&%
z?lH^QA8u(BmA{(bfBZ_^Z@sgTyKMNyxYpjxUp~WG{Z@{J{>SbIpQ7T@k7~%C@ij?a
zS*-YFqfJu$%X3@j?E07>TIjL*prcvmT(|47lS<{Enp~28r|9=wVb5~G{~fOq`cLeC
z`Kw@QLm<P<a`R&^KmF(E_|x(4(Ok<+&x0bHHeS-1d$ikd-5&Mh{@2|K*rLy!bV(0#
z(muCim!aIF$#K&P;&L^`99ew+9L|~+BH+F*$V;x-Onf8n-{pbF)-px31SI|My!EPg
z>D=v;=0E5tZJ)aD`8ma;{rkTqvYs@RJ)E@vdtFE7+=IK)xgTv<wdX|bp7)i9WpA$z
zklLJhOhiQ?EW_AAWP#nuk{9xRHyxQWkDDxfv3uHF<t_6H;<=R1#c)V6&AjsR!it{(
zk3LP<xNEZ8qZgAcLOiWj{he04?B4Pz@7GK$zPvVT#%k?qRyo;yKZ8qmovIT)z}1pJ
z$EU3K^&b|KJ|&4AA0nnoPZh}dy{x#R-ll$Wp@Q<iW%Y$lVf$~qRCb;oFSSd}O{?>8
ze_q<2xyK80f*0(&<er|iG0<#Z|Nes=XG#uPX5Y6_XVcg=_0q!oDl;5dVph+aEa88V
zcl+EnsppBRWv}eib)476Z;V>aGk?Lf&sW!<k*Ga(^f-$iqurG(w-a?U`fD#(I;P03
zn*5jF>I-+=JpMhVjGBiUGnA^?Boh{HHs6$9`DPjCg}jJXnWaxo%-Fq)$Gq8l(dz0A
z@2=XjDa!KvlE09{{r+*|#(A~7Vveo3&25nTkWoB$TDV*>%k@8x3nI4d+4td%p#J>s
zhml_k7C0F#n&+cv6z$2B6n?LK!s<^U9t^WBb+eAEY;_9iow=}JDr1dqy3XzCH(88Z
zJky`+tyGx5tl?s=1=otVPXmAQKR+&?BF3l5G|%RJ=*tS`hf<qo2~PdjuQ%N~%~|x_
z3)=$;XLFW@Y%u(rFio7XaqlH9`Ra$?y}oUmA2e(KlO?+wxwh=Sd+_bkbmbKW7joZs
zA6)l|Yg@+DMdcs1i)3%I_+oWJMT?>J&W4F>dgoWgsPwFzaQv_Vqu{rUn8TW3>=*4#
z_oz*7uerVB*7v=c)6ZT`{a01?`<33B85fspo-W;()p8}|-P#*VUH!HO-WRkNI})@1
z<Wn6j-#>cog8Z#Lwudf$%RO|2i(h2<J`?FhSMEg@Y^?M-_uaa<{uh7frLCzcInvQf
zg=?=zwmRvk*yU-R7dO9CbwI@L#PqrY-?-J!bDU8zzGh|C(_y*ich<`O=A*~=?XYgO
z+VqL9Y_5LhX?Ee8Q&t=^Uhsr#<&@xDtCsuevu!tuM@)5@ZL@h()RZ!x4$B=uyRT^E
z^?NYHXk5DVs%u8`u`M1v^IHx?zt?*poh;8*rKhv%%&9jnO{V{&?q@TLpAD={tGpb0
zENot^K)TG%g)a_NKe(r1_s!;8zO;h7FZ&|7Y2UmzZBef@JoA11!3__(E*%pxtjO8E
z@OPcy%hMivBA3tWude;8!L?8L-r+sTN7#;S4|#uO=e0%4+>FlcKNfr0G}v`vpT^2X
zsw`joZN0Z`^w1VJyShQ*!fk;hnRELMuf+4eO;UZFA850SXWy>fp{ug@9a_Ww_4X=*
zo9~b4?%OI@v?=G<lxXH#8UKIqu5{PmF?;d@t>D<E)oP+s3M~@ne2tLJzT_PJ{If={
z;<Dr053FZzaL_gLIvDrDQfJPlE&PiLw}tJJU9)$^k*H7W7wHMTeRj-++ig>L{M%=H
z77Hs*-nQY@9lt~U58C$Gq^|q5c9U(rlVY}+kH?|)i&pV-SukbC$uY`L?7g;3Q}4y~
zF9I_cAB?v;Bl6(FoTKMb!o4Jyo~Sf<>!P@L(W@8*)?KYDKIPah^V_(&e)4VKJFVxn
zB=#46+NT}EoN1%7zDZ~ogZR{2@6YrUU5xcsn8qo3^Jnd(X@zdbt0&~$U%EEgzT7Ua
z_Mffh{uLANZ~9vK$9DE2<4up(o)LdEW7W2-yXEx{Zm#Zm#@z68rsdA$yq#7@J-@2E
zY-qbQx2Vg^+~e8<KBk<_b$VCc>X^iGOg1TbpLt`|&1nrWx6Iarv@fn|Vu@q%voRBV
zZy=MG7G%_T@jl}`jnjS3d)IUy$;h7F=y_<8CSz<vyMvU+zM9t`G^b9U^+j=}qpRfX
zJXML+chxq8Huc5b{~BFVUOQ*v=Ym`v?)?WYl_t%)<2|>`L$0ObB+E=LwpBSiuehIF
zT#>>(Es;&9{r}#%6^&lK_hbWuEY2_an(?k7(qF3RdWw_gYdJxa*Ex+M6Fx_TmdQ3V
zOe!_&*?Edh;LtLe)UBT;G^M#_xAW;WMQh#^SN~wfwddbkS?g&98jcCI)0-FEox?M&
zyP>X2s!w)iY2S>Th<#PJ*rJmTPPIM%$kt=)p&9Lt<y&P#`S%^!b|_3`)ABi=ZkSzh
zmI!s&aP4Kw3j6GN?$cupe&+wVb#}*mp`N0izRQ~h>*Ch%X1IPn6X!RtuExSW>%!`<
z;*YQVQOXWi+r}kOQ*cSGRcZA}uGr@@Vj4rAPF`GH;k3_<r~KBdw7%bMZ9f=xAD$U_
z!=io0|Bz$5kN$o)GxGVS?S)TLY@QdnI$U`*?O0aHS^HlWRWJN+K7H>|;`}jMe(PCj
zt(=S5wGF(1-T7+|Cv45QJaxv|MeiO=+%C4{YF5+H@PFZZ)fg_nn|^NBubqlN@3!X|
z&){0Tx-BkZ+abFZ`~UYn>YQ4lv5ULfq%7ymi}O+vx1{R@yRGbPm5%=Zy_aXY{It{y
ztrI_}<`oqDeK={Cg<|C!?+ss8E8VU+>Qs`&X~45Dp?BkPrEUSsx_>KuYPOtbFLS&Z
z^kysf<dgaZcdK6CR(Nw#t?5#~o7l}&uWE#6pV<&z#FWQ-D(&L@dyZ@`7$kmnaELC_
zNt@Q_V{&@WQE7`CEC!_yv(G6qZ>bXQQ8em!HBq6Rd(8>clDN&Wky-}>H{a8{cC=;k
zyeAVhs~_+ByVGe6+ub;;W0!91nmILd!Fp~1&exxvRoe}JJo$5GV~C$jXSq<+&t3D&
z9R)njUM{UKn#LyO`0vG`(C=}lT1poRy*%6=x#8I?4xYV}5){@I_8z@GweYggs|lgM
z_paN;EFhkxC;a{a<FoI~(NlVil-&X>7^kt^+9mC}Gw6$a|HBr8KZfg^KF;}M9nG_2
zHs{;<8TpUDo;@6M`q75KuM<!IeV&yonQ-~LM9s?`DVx9jJ$gE@c7=I=oPPP$`@c-Y
z?;PMf%YTaTqps0EZSQ-<so!UH?B}-hTF10Uw(#hRnYCNivdAu;Z7Q>Qhs`UQQ#)<1
z808k~GA>}`y)AC<wVwa#xgWll*7crAab&++y=I-y%#~eS8o$<S{otMcQ-1N{+MOO!
zhtmVuvh1Rn*D`4Tvb7D;Ww;@}buHhQo3qobqorn8u{TI8XqM11e64>af@!xCf3`+m
z%~wIY%gW0P+1ii&lz$x<&%St{{PeuwMfb0XJ}Gs+X>3xoOK-yo@x#kXZ&WZQN;m~5
z?BGmc*mBw~=8bmi;um(gs}s_1rOUWwZVZpwxOrRt_p|ado-Iq>#}K*cy5j3@j%Y`D
zxno_9dXFDF+>YwFI6eIQs~I;A7S=9#n-wgul9O?-jJL&>sVsZswkz&mp>lG@m3v#4
zu}OY!dom-o_w38l_cFh%pLfUEv~lA<+jXbCc075yz^P@+0l&+}TbD8SoS3QnAt~2Q
z>7xH((M|3O5z!r;doKTLxH9D%<Ehg}Z!;};(kJrs<>Y1T;`gJw&iv2~xO^kjAobug
zsgv^^ZGL^1`gS(DsHNbdQM!`<th<K$Z@$kFTiH@;RP;M~OMKUdfB<!QiR=YF9yZyv
z`yb`JDlFReyg!zQZ+aQy`s|-CpFO|)Y{Cb<&#Sj5+sw(4d%wc+;EDNSXY(8nD6HG!
z$Tmsj?h}Pm7c-Q*pPp!$+Hy1b_oTTAVcRlhJ=)$<HOq!)&(k#*9&KM6<8~@OWl6?H
zr><`mpVW4}@SeOedcn~P%Tg8gr}^Gl&Gvke(Mh`%l8Yw_=iIvCx%KT<gXdncw*n*0
z@21CpV>y(?wEU-rnwO;Ftlu#ax?;1QXfR5?RccY4rDA=!Yx-=hstc{@lZ2l$to^lS
z={ha3r5*OSy&9!omgye-aCPqCoNG7aPexU~+$VqGk;18xIZCSz{)oD_I%dKBnfb4d
zKdW7Ld4k)Dc=;m7Id{@#$}Ib!9(^L$S4o!P-fV-g>{J1Zi%NMsW!49CT>m`Ub!ggg
zF-6-wRg1Obia9k4ZJu7{P;j)kI&;x>_w<gL$vxTT52YW@n8CqfWK;F`Q1blQo1D)v
zRIW~M@T%jqn3n53E&jXl`aNFRI}>WeZJeaa-6X2nOiELHZnFO4EB+vP%i>MsSIY^1
zJZIKEHLE<T`)V7<i^cqj%4=_i*!?&gnOSye>(sfao67RVYrT)vG<26m?L3#3JF`CY
zmDP`blUL8YWiINj(3)WWjyJOHW6Gg_K2LU+NYtb``+chPw!FG$$KN?q-!1m`>Wwh8
zp7zvsMwtK0n~aCm%yavzGUrBTn`QW&a@<)WA=`L;N3^wP%1@ocpHdc_kZON>K-qkk
zkxcsOXEt}2RZNs&l>Z>}@$&t>%Om@`SM0j?v1C@i;bapt<+lY&HnV3faJ&~e)x6bL
z@Y}rD=k5FL&pI-dTPCE=yz=1gw|cdfzDoXUK0Ei^n7Fz8`^;UQ&+=@=zNCM7dEM#e
zr}%yur!#Vfda6qEQth;tOetCB%h#m0QT%!2n_KCXFSg96&G>rl?EN*HOXh5g>@WB$
z>hdS*W?*`^CSQ{MroOtZ7j);G)t&iq+asxo27$_(dPA0U8(g;Z%f55q%DOAcAO5Dv
zh+av}Zjvpy!h5shUD3k@Q3iX}CTicj)g*VQ;E9p6@trEGXS;vNh<ikQ&2m<@zi7aB
z`|Q=k(zp9x^P2KX#0DIFX|Y|)?$yoD9M73bgT$L>?#U7Q&T&zat6}fP%q*K(2?qN<
z%=~?)sp-P>8EdE1Z<yV=LnQ8ba>q_zkHsxKLAin^HHn$igzqUjd`|d2<t*b=zLgtI
z1kLYU51rK&c=N_>S5=dVvbvYECHFp_`l!bGnQZffTrTFxb|vZacQ<5gmH$`R>wIg|
z3g_#VVqP)}EIB{s#8>mk-HMT9vpw#&On##6yDgie-oLWDoOk#k)5g-P|F*HW%|0@7
zuVtgwq3_PCd*5~*;`><fcjCVN?UgOxK2P7gYL`{Y*>ft-B)Cpn$R}}{NeTR6{dVx=
zC$re%-PJ3!w+H{x+~xbv_Rz%dYws0F{;{|B6w+`yb^6t*V>VL39j`Xow{%?8x~0yv
z?rn^)+A_tYza2k%4_<$>rljd#s^<N@y{0O6gCpdpP4SzmvG}pV;^&q>1Q`5sSFPwh
zR?Bc<)%R)3WA2&Um0><4)aNY1kTapc@6hr^`&xU>?Z1}#Xu%J$jDL)ev$m8pOxYW=
z^UvF7zEkEZ{|cSI^60idQ%@DXSJK!zpJP(X(|!HBj2L$&ymwI+4f|l|XBbq^IP=vU
z+kG}kED7@SOw=x{UnnKB&*9a}>zDV=Sj1}*nq{SUC;nKeZiP<T3!Z{&UvF@(clZ>n
zw`#{k1BcIRvjcYbt1Vw{#<)G<Q^rc8_?GK)j2AoZdF2>v?wnrgaO%*V^*eOJ@48*~
ziCv;Ia{~7+C0-9r6}#zt3bTcnvn{_o7Ipf+<5)~hfN$%uSsU$d&)K^0Q=>A=B{Ab0
zxoi6h4tOZ+_WY;3deNd6+`*q;*WYq)nLYn>lUd8QzddW3Cl>yaee(W^ZRD$C^-EV7
zPd0z2W%WT#!1$Ta8x^VKEw?8{-pkriBh2~!`js1Ae2X>NW+d$|N#3}t_TPc*Q!Fb#
zJXt*HjqsHN%e<W0PhP$x_>IZ<XZhN4r^ebRA8$0zsgO%O*zzbX_G_(~ghJo74k_L(
z8zuK#=zegmt<-b*&7dbdt(uNnoxNOo`(*!C>NRfpHm_J+_2X<|jXn4Gq$_&xvE4qP
z?4NclyY<(!nO@5i1e~W>?Vp+ZY)R7B!#_V7r@8ZVv0G#bZ4P)8dtylxpUd;WJ1vfz
zIo21qZ=TzD^RNBn*OOBBzIbNnb!FKRUHc6mS&e;UZXVmp?%dYh_1!3L-S&8u%MbRJ
z#x}M;5la4*6~=Hk)^z!;&3o4@Ub@O<h1p-({6A7^mU1s&Sr}jYtI?zywsmH-`J_uf
z#b!-9qW?zJY{r}=8@8)GU=emUS;{Gxay_v7s&abCtM|9p2r5t4=(9;KoTl*O>_t@(
zwfwZ41rtszZrVTLvUZJrr^FL6epe0YB_^}t*B|q}kifEV$)Px(i;rZ_zkO`)vhS0x
z;EaNaciI-NXuG_r)Wq(PYG6y5-P_eWv(@`De&{Z;;4IvtB2u&0aDlvy)|us>mudf*
z)UfKoX3I3ziQSK^v@-t6r*l}%DSFx7B(CnT?a0Y}cjNBrPES~%ll~?@+jFl)+wan9
zi|;#Zmd?nUBeErkoq0}x$o7eTx)U}lGVge|@o2%MJLdf{KAgO_UTrwy!h3BKBTGf4
z=blH;oNG?~e{>)v<K4Z+Al1GzGRvzPg#y|C?OrKnl`U74=F%&#esfp2O?Cs<QiF~Y
zqE*bBn+t5U?(C^xOOTbjtIM@P;raQ9zW9uG+xf@xOW1#zE^-KIzw+h``^t#C*Jt^P
z*K53g#CIZhZ}*$4dzfuxFW-|p5I)zKFEBb_<5B&b=PgTRf~QpS-^k1S%Qe6D))iIn
zi@r-gax9GX=yRI?IYw-Y?Ay3=0xXeNPV~J<wPDV(3R>zo=dg0?hj|bAxAfk*z!g^Y
z<V(ete_ws;8lJoKZk}u}R(D1uj%RYu`s2Z7m0Kd;f4=V;ck@c|KH)CbVxz(-PE($$
z{Rxb=eHuBN=@i>FuNKA`8#u0f_3X+!S5b7;F8}Dv)8YlpvzAVL#J-4G>Y|427D;8V
zzkb$!IcX_w3u}KStXX*`YAf^chmBW53oDqJ_9vyUo!neLwe!`x5Qdk$?{*zZjWfLx
zAFxsEg>Q^!?d5;xPQ^%V{d;nQz_hvbuUn^II62jF7thw0|4yvvT#zr*%jH}%KPpe7
zcdOZt-KHT2t3|S}mCcCe{t%&cr8uy)Au{lU@QMAVYJY5}sy7~f;E-6oQP5*bk$&0k
zSvsd&WS1{bt&tMvHK|^<qrQ87v(EQ-Q=iX{d($LZbEkR6ktG`pR_rxuT=plk;QP;v
z*ZX>RMkY>K@gybt;I73E+H>sW8c&Cv2&_rl+ODB1Ij!UW6UE7scGxmr2;a(=e=T@r
z=1+^9%cbH!RJLvF^_X)wD)B_PdA-VR4;5qGQ%c(|7oTljq1?}<k>$n6|MErdW|n7y
z*Cv(g1ixF+oU<)B(BGTO{KFEpNS&Ipr1W>8mQvY$Dm|-e-nFj~ZMpnPk#+BzQk6?h
z`KuzUc#T`zYV>N$rid{a_b;|#-f&UB$fDuN)Pv^dr#SoC7v8+KanEgzqnEx^&fflL
z(}6QPetRV^>bUk|+l)=BWq*S+W<^R*y}WbAC+{;qf>U>hZ8e$d+#a}Ep<9g2Zu#HU
z#!3FSzq;+&&uPxCw7B)Ha!P&T*ZVsR_8y3xaXEC&sVyc8&s#rDox|3|y7~?G%1;Z`
zV()tgMTWeaydlu&vQgjnOQM!$@828xDK?xE+f%(lJ^v8jL#8S{OUat9+^~}u!rAu9
zDqOX$_;B;c%vj@Eq1x0F0)posEvlIE_^j|6p)DJxUG#1hyydZf)q$X*=g!mgliM}a
zPfBn$MsWLPU*OE%x+qq&aOL?^TJ}?REl>$CTb17HF8r`az}e}t-OY=$CRHyD=bF)3
z?-5!V?QXj7?+O1ILKP367_c8;+$18%s9$jRud?sAQ_=r(d1m!Xd_Tgt<@Aad{$GED
zPT}*v6!G%Rm2jaK`<6fFv^2=q-TY2raUI8J?>|>wwiKi&xgELuf~oMsH}$Ch({y(C
zgf`5*nJUa@Dzwhz+D-f8(LB8oSN1Rdyu`_q`_U4;`$cwNKK{~LAJNKr^SbdDoioAg
z6)vav_MKZ8{`;+&+XBI}ElYeJ^86CfuX&Iv$GtWBYj^NZzn=FC&p7Anc`H|Io#VMM
zU1x!-_Y#rdTU&L-Ca}G*Tzbf#X_B#c{Fad9YwcA<w`5Z4KE}$2&lh^NXqIcskAqQc
z$*u`3ITIedGTd%|<i}Ydi_D!HLp{x3El>JxpvKf7bh6ZIjj-|m#Z%U1%>8&y*XigT
z#XT#Ju&U17bT6^-H}|%kd#5W2Y!WXx@+p-2_|AHf)wai*pSkidr)bXDBf3tfC^M7s
z!(rd9I-`BureFVkxK@6bx7khn?zIy$gcjP0vn?-?JKeNwlgEW4^^#Y-{{K$(<N1}-
z_&2%c;-jq(@2ve+IC)K8wQ^o`LTg4>i4;?`l;QQMU&3e2FG+J!pT6R~|J9^NSB@^c
zzv=m=TbE3{PJQ6d*{z#2&yHLDpn1D;`_u{3`<|%>{nh?A!)T?R`{eFZ|IXRpFS{&o
zZ)y9N@Rp?q+G{whk00OnMR_s5@`R1H-j4rEe(rwa{aa4%gVknz*$y_w*zK!Al9skQ
z{n}WqYx}cZcmETG_x@Wrzo`ps`e)j|yky?Ohmseha<g7AIE(9Vdieb1oczwDxjBC{
zz9@e-Irk>I`dhxo3+an?6ONbg1r%(bF<V7!?ni^^z78GrEK|?RrioW)=X1?%d2)A8
zjb&=bwOwZX4pGWFAJi5_PYlrA7b?s#|3a+6l~?;rG+s7FEaee;pZB3@qi{*B)J5?_
z{?CJtC@=fme`}S8fS@tc*~Gr5rzgIfXQCAI|Eq_u-Q}IKd2D~?NJu-XPx7^6ojU8D
z%k`iv`#Hvk1ZNi~JI^yck^ACErHQRg=eA`*=VBz{H6E@^$(%F$j*Nxu!LCGU-M7cy
z+%T4X_3MrHf|SoK0TH34bJrD2jsGxp<G&cmyJF_DY#!$GC7#V@>OFYTtR*n{W~j|2
zmf1&nn!Ze_=9%wbZg*4iYr>7N0_P6}QywhtH~hf1|AcF_|8&`tiZ52jU7KNG^oGad
zK>gusNmHjQyKGz1vw06oyqBfN)fU}eakV>{${JZGH=UPK^1iS3_*H1SI8VT>#j*Qe
z7o3<Fo4iF){jepE^n<@Q*?ceWPuL`%ve#{|i}GJduJA2;6AY|4*;1Ekmo0sxpZ<sG
z)9+u)7!KxJ`0g<g4*M5Ylo~rfI4ng;d;PANwcXdRDS24Vzc1iZ{-DGwA+sVs`=HAi
zKl@jL!ilTv>o@WXzq#mOSXp`Hr1anE`A5%uSCS30uWw(ob=ymg{u2}T<b2AQd-O``
zp)Q8U;rDX6o#HO5E^BW&dV+D21xpXZzWlhi&zG*Vy7%_%<I={ZlO!x|UG6@z*}6~v
z{=chnJO4_&?tC=+Z-PPd-d4qrcS1Uf7B@M@%lRuTbNTq=$)-7_2gT|Rn=^^#UggwZ
zcK!Ix-IdP{D?F&Qw6lAAFZSGIrJaHCHq~}V`?foTJZ<7Ixv=nKLg2Q~Tk<ZaTfcR@
zSs`qF@q1Zg?1lre`o-$6R?h01$&&v|fBNC3yaN`o>_S@u7T@i#IX*@43E#G(@e^&%
z-YHOg>FOU6wArJqc1g6rbq)*jC(VNDy*KyWlD?L<V8R;*&aC?BIoJBs-|tUcvd=q-
z`QxRqrJ2G$x3{^5axR;8Rv_b>!DNXo=gm1Ud{r{PmA<S(u3FecTP(fb`IM<mi0m)p
z+3&s1ok`koL?bkOuUFdJcRQJEC%Bxv>D0ON1k2-Tc~k6qPN?>FnbuqIT~^truk%*r
z=j&{xmlAIhk5$EqG|$hFe{b?&-@5~mo$}71{nyP79Nw<K`bpl5<wv5KE~>MwT*Y>C
z8r$rOg~f+n7Nw^%u86N-D{Z~yy|-c2{D3@7#)i67**QyiwiVRg{`<K3^t4r5)h5qh
zXBT-;EG??skBj$;fq?qlC+c>410NoUEneKwoF|q3PvgtAO@`YxxEx7gTA4nJTa2Ok
znuKD=<)p-&PSO%TZg(beD#sY#k1y(cd9m&KJjvY1vi50P*s?a6iJbTHalMe8>vSP$
zMq^aSlylW0Eu3uy%&h10;}%+Y8tBMBUcwbRovS7A8TX!i8}08oh8MIqJ^b_~_S1=!
zPlC<s+oWDK#>Y<C$JQ!2PiuL2$a{wSoyv@#G^A_eGN)}gGx2M<_@=cTeqqI-mkSCP
zYASelhCh_Mtoi$x@z*mA&8wP?^R5Q0KlV7LF~`$Y#n!4UOohity-(kqVM~cSSFgjf
z9ShU{{@GFbikDB4Z;IsUm?P>DZlYU`U+sK3YkS+WO$Scg(6;g`f9~9MdihC>$dLR8
z_0Joc`<0YDDy0;<9a`7!+4u3*I-NxiwU^#9ubX&8W{bRc_uZ9-Pi?f6el{)FZ@nFV
zGVa-<2fUUw!X1;h*Dd&Hp*cbH{F0zjrn6nla-81TGp3zswC!wp;!vSf-O!vFTd?MC
zwP5jdXCKazDGyKWI_CfN)4IDZt`ULx{M%)INuIIoNPBmEUC_6<3*WZX?L4M9_iaS)
zDyhw?)?5$28`v;29d72I+bjOg?q=cpy`l=Q&MwSWPM*0hX2$FN%NCjc=4$Hv?0WlD
z$7<)~J@fpYM;&1AI^dluUE&*i-acfT^zLqhFL$1H%YVJ<xu4gx<wPv^+I4B!A8eN|
zS*7;ed2fEUtLWVM^SAQtn)C9J<ucVO+3zkh8iJH2q*ia(ektYtt*4uIu+Q#Yef7hX
zCu@TXUi{KXH*u|uG*~d>)km{i_Rr^LpR7+8;B}c$@yl$<_NiBYCUggd$$a*Ddm^SP
zQmIAnX2FszT&Idk8{(%g%hD7!vg`YMIB{>YwO#F07R9z=^S>)jXPr32_$m6n`A4Bo
zo&Wzo{kJ7rdDZ_H3M&4Ze}k6P7gXjYfA`v=FEBIY*#iz~^IE4RO;4)R-Y@@mDRZgN
z)IAT5o_)P?@*nje!{{YEJDxA~HRWW_;88!Ysc8Mr#lpn}0hzNs%~wtm-&$OEl3gom
zzuc+f9t-)dHP_ngXD4Uzxe3J`FPh5eY2VCnyy}8-vAp4O+gXR1y`RQ!=3zL(Uz00n
zyZv)o{9B%_6SqbmNoC$Pq4U1~<vrUXyw4TvKOO2&zUWa1FMof*^`DP&@|&y~O6*qa
zvTaFuaiX;}dwPuwm(t9(4|#H5g%=&1w@E)vQNH+Vn1gxc<yC9TWy;l*-h56?SjHJ8
zGU1-lg(E6iYob$a_b&OBDRn$%SAW=DRdMziXQngn31oholl|oG?8$Zc(*3hl)K;uo
zStRqb?^6s*p<3<l(|a;gGCO>gbtfD${d6aLhK<lI^W}ogjPrejmDG>#`LUqle(>XY
z9R}7$;h#@-KC;^3H*s>DXU5b+H{+xa^AvbgSZ#KD#{R|sqd8Mx&}&8a<No?LqHj9M
zTzJc)UKVY?>WHsY=~wpYC1+p!e4+KYvi_>t*<GJjcZarL=x<o5V`qF^Q0|t{ufhqF
z7x!LzyY+j;_6bJ*XB8Uc=gnwcV_VtOUuSedch8*p3wrC1U)OIG)%I4?`xGN^V&}hY
z|Cau~U-N#-%)K`&dsCJMc<)uph&KN<Q(>vqB*z>f$<oqL-Hk;TX1{E+%sd~eIRCV8
z_lytme`>_bLK&Bo-+FT5^8SR@Zx4+^n+4i^4MMr}c09RmA*Z<Jf1Ry%fYc<`k3L=(
zRURat`!o66>GQ6=$F6Pr+-Z<ysHHGpcJ5inPxJo%_VkxApLFbz<&Gt1)OYPam7&1-
zR-MT}IwU{VsVdND$*Ysz*~fi6>t<d0l`r_Vb+%f8;F@dxt{RVoQ~a0>f}P74FGRTh
znJK*No3G{4%0@w%i(y^+PYY;p8SXxyCn%Y1|7DJ(kHa(XiT+i~Pv|Dv*BVN$ynDWP
zBA0<~y0_GxjNnkl+Rs{(6l1LXPkS{Azs*Qm#I$lsmUFF1%UX?37L%6#+!PQ{F#p=s
z7~Y2EMpBZ-FBMYCU9MeW`2SFLtIlqJ-s=wxni^$yI99)Wd?NYtiNy<UZ86`iwtwct
z)ExVbe}l~LDOhl~wEdX4Y2HS|wD&XgWSM`naPR4R;TKXStiCtnon58jgW?@^O<(Fa
zE#{AxckEO2o&Dhcjk_ANJpw{5&OPvZ`f8iLsmqGLa9%bmo%P|7lK!K6CH`|)o%H;b
zU=Vm-cFnF&OO<~l&cEkg@@YrR?CM3@WgmK(iqw?zA1>u(Hd5>e-(>Uio%UYMJxh)h
zPSk3+abTv=-9P)ie!Y7X=imA2qyvX=w!mBUON+jShUqngJwLrw!7A@fTR?_7)62;*
z>Hp-DxkOC@wpcH&n{n-BLF2o*^{-zr-!|1_GW+klU7<Dm;j_h6Gw;4zu((!jl2+97
z?>#3j+wb@Azu#Z}s_bW%_rdt}+TOb_?C5`FEZQ;c%Ktm<g_F%a6Cc|wQC`fM7xY@Q
z+2z%LuBokQ+59>T6|O%+PhOjJroHxOTW85KBiWV(Er0tyd7DZ!E-ZT6aN)}D4NF(2
zuhpI1C4RK;Ip192yUig!XEtf}r#hUqd~qaq>eid0%QBds@(S#IZoDtH<tM}Qhac+K
zC4X_7760Lt(S`42{r^~&{1R6@U-wT?SzY3Jl6;s!kOjl5Ey58K1vYDxd@ZYPc=PM{
zlk>(8-!boZX<vIz(d+v1jg@owypQ)Ef6lgG{XM?bH$8*SPh>lB@ykB-D@N_rix>J`
zlsemXs_MneGpRM3E3Q<(FiTPDl3Wtdeqr(icBR)(b~rQHl>8O3RdZCkGGpPI%5=qM
zJvI%eg59$x8GdeDY!YcKXy=~&OT^}$y8d*Vc*Dso%YwVyt$$U_D2Y7q`mgpjZwd2_
zZ<J5AUe6BtzwOmBrHcs>6MEl&nYiO=&}YLr9!}MNg=)DZ_}^ae?P^#pTy%-~UGR}_
zkx}aVgWk;kx#<9-gRCZF(N~S2Yfssl<G;^&B^hYhXTjB}TcqmFvUg**+xwp;OvbF+
zB`<u4(Ea;qn)uvho8+H)eGGg0R3UElbI+<5f0uI>>O_j&_~LRVkZ<Dx4dX+WmusG^
zDV!EG{ofVWdqzCDFK69il``l)CE{~Wb?dDS2I7-kCs%&GFxg{CN&Uq&Hz(i8)7<u#
zN$aLx<g`G}_+t;nYPegZBGzb3S*5gX?#2~dsdJ<`e6N>g%o5WGc&R^ceORtWMA5U$
z(noG?+8M51Q>1n@)XnHt+1I@{b3c5sv;TIZHONCh++FNd-`*QMF%v)N?|rWEqvUed
z&#lMPmLGF$sGd0A;KlESPv-cYDHdIIDY4#Q|GQ(0x*{YJy6orj&F9_5W~Q-nS0l%>
zAA8(Ql+D|@WM{BmYhRU=Fi~i`zvRaIGk0g72vC;P77w}Ec!eV?LHSS6BwvROGqsj)
zb*sM}WmPgspxmVC@>OFYY3`GCG7DDK*rtmAh<G6HJ;Ukw)7JSOliQxon)J({{i<y4
z(Y@l~QcKD#&%fS1y`=QxuPZm#ORKOcd#zmGUVS^%+=)ZtS+$am`z#~tP|X(hqW%NH
zxwo3UIv(>FwXrEx&AESQ=JR`6M|S==dqki8oXX^7Ec3V@-9BxyL;6V24E5Llf`Yl+
zk{av&6|2nNX#9kcYv&4<f4iKvcHMqxm$z+Y!$XVsm3&&evK^krCx4EZ6Y;&M*YFfG
z`)iHpA1i<BPn)MR`)X|M^B+dxY&+XOGH$FnwBMvwXF1c9S(`#!uRO9;Ibl+%SogU)
z_AH0SpM6?9@rwQSVo!LPj?FfE_N?uW&&+*4p1t)^zJFjLLt^^=i=8qRFI4lF3h3UA
z|7cz(%bYncuz;h*_1!l4$Nw%B6;$yT8mXs>_$4e)e<t%fc42kF1va%!Zw>7hiOT&_
z%Wq-zQf0{amg8RZvive{wDyr|xhs3Q8XmEBO*Xo<hga>S=&aLr4@{S)F~vGPb8(tl
z`2W_M_hwgD&PiI39Q5Fz3TKV)y2=IocD-C0-@j){upN{()jXzkE;9FG&u!HkLVY{3
za@6|{PraDDQrqTfbB3R`f42=EQ(tB+1B264bBiyp_N=VeJ($G!cZb}9DCw1~yJy}G
zNw%<#n0#n`>?&K$IQNZ<6lUaZKk((>!QXw}=a;RTUCqjC6rje=ot<*(M!}w->*ZxS
zT&?Wc2^)^EuaP|8ygx(NYFDcIo(^6O2Cr*8uG^33e+iFGJhejUF!Ra4&iM1mGv{nK
zGUj2C+1RETHrv9vf8xsr&%fDZoLcyf`^IuRL(boS1txF=vim)clG*J0S;n@US@G<~
zFi(+q11b4;)0f)(-z0H6N6%5g?UukdhGW|CQ#VWxzPYa5;;s4TO~0gsnAdWe+;y^<
zoVB}!fpewY!Ko~duQloS)iKuG`MdLnh>qlJ_Rd?!12)dh^qsc#)hFkdr&?a7T3a7e
zjQyM66{q09aBStw`I8ft6m-2Vp2?vjHo@fVp0(4OuHL=!MtPddnc5GxIGTTlSG!Bc
zw)_s_i@V(^yu^xYJ;%!AZQ^GI@`TpQTWGa}9IZ*{^bWo5T$k*f$dg*eb#UX08mq-m
zZ|dZ{Z1cOUR`NXi^<&>g0sH28mqS)p-;aNPPv_Umjn4L>ES;>&zwcx!ty(6VFY@rV
zJx5#8%+*Y*<o~F!?#%Vuk)!a`{IK{xLD4MVrtAeFv$ADZAJ(`3RPwly|JZ?)#$LfG
zM?&U=o!hG@m;CsRMfIW33^@Ti;q1HDC3Sztmc?&W-V<A6vZ^WN&fkX5GM}|izG1uR
zduWT1;<^Ca))p4EeKS>MT{TVzcOCQp^>Nm{-<}sO|KESWe?#PO-l{M5dlaHi=)E{6
zXY_9F`tIMSr)@dOea5;}NPUO8zv}&EpH6f)-{`$HbHbhGo^{c$#El!@Nj`tFO7P+B
z*%Qn|^$O)yu<GsW-LZGorOr909p~LXaqaJ7t^-TYTZ=Ot-I{zOqAY0k;i|C0c$bbj
zX6Gu(?lpYV<v5vp`C6Owp`CmB5Bw_$_^q<5HgqlHi_YyTZu3;iPJ7*6w?SCJx&75`
zp6y;~+w(UyR5%@ITd-9usoHkJn*Uo1e*V3q>zhz)9a*Gj^)pRic8s5S)SU|x&enRp
zZ(MD%%C^#3ZTGqppM2Z)Uw12X5Hii)|IlNS>bfh=Z>&XQa<@3%xcY9T|Czf-oOUeS
z`{QAoTe@$rud}84hrfHQPIR>QE!%Pa{voF+TT9er6~0dTI#<&nAlBa^Cst?T`NcCH
z&$8wHck7a_&~?-K-$UofF4;U;R*Jjgy0=Af@cbD`{vqY77H&RwZ`HlhW12QP^NJOn
z59`d#cWMi3>)&zNx#!Y>izX{LmIi<4yT?=_`MgR&Wn;LK2a7_>)8+HFUd~q*Q>n9b
z_nde!J!`oG^XaE^ck`b8Z5-O8yZMDdEbBg<O>^1Yd5*<zIiFFqJ5?>LdT#CVk2`)c
z)h1i-IKs5dO7-5heUDGOEVnGSopht(nF)6XSJ<|weDkGG1s81;n)BpeN%QsY8*jXG
zZe_O1d@hmWn!?KXdd<XLtcmwsj8g46N*D15c|R{`@U8i>LfG~1ZwsSGovGivxdmA&
z|3t8z%R6!ZXKd={8rL;%s|uS%GOykA6phZho#!Uyk|EVB;IoozR`EfLm`#g*>nv0)
zP|}*h9Qh?ma?exoMe?Pl6U~gj_<Rvq5F~PA_tg^SC85@lH?L0nsuL1(Y}F3Cm9>6(
z9qt?cC$<|;&=abkoTJ#bZ_~1cuk$AK`CKTOy50WqENlIlsXLgS#T;LKD%oLPZ7lPm
zj|bmx`NDH()4@G^XB9oM+VD93arcb3b4>1?TIT-Yq({z?<IZ!Xg`_^qUGEdw!e(!$
zA<DXPlBbJDi0#Si``#_Rw#uWYe#$e6FQsz>_%oBWWmedfvY(3AR^ym|vOPS*VDikh
zW^olBKNdIgJ$K7KsIboe!?L<B4!c)M%(r+H$E&d7V@c%o<JGe@B?3R}{+{~hXhCDh
zWA_i|9&KEB<%-F|-i$YC(t4XZ)Kyo7JWz{uXY(wuS+=(52!olfPhi*)#_Hc&FT@4f
z-O;t<v@vEmx-kCMxs1m`f*&2`-dZadP?LT7k;pukL{DX%M6-<bzOzEux~3fa;IZ=2
z$<GJbyW|V=c=vpMbA7=ZlVf6sHatJ!#i+27=kGSdpx1{2YD-U6^vFMX_N!~7;=Yi~
zm4E+qJaIdk^m6x9Q|*p>=h)vaay5KslUW=f&3OIa$;%(|43Dv#E0dZ0uw?ff)|!rv
zhu6yZ&pmjxUo4?d^x#C6g#y2tG=F%U4vo5e^NXhImcJWIFHKHt7CwA<g69Ku))_6=
zKfgaYpRuQl>rUC?8Pexf@>^C}YS+&8b$I7=j9H=c$AS6DHL|@Q=EY5Tb|de_7agA#
z@iXP>ck5~bJEx~-sVFov{Z4C**wx-y>Kiku<E?3rt5?F+OLw~-{f<;yyfSF_{9{&+
zCgcQ8)9jshO)@e1?aMWf_x^jMZO(MyiDF*w&u1dye^M0RXaCyn?0ikhSw|&eg_79Z
zx`p-HA@f7G9x+LNH=E7rjO4!EjPi<$rpxRJTFO#-cSpW?`sK>Nj#J{+(erKMy)(Bi
znJUTE@i=_a2b&ic_GZmkFvtI79V1W4@(pVyv93_8+bVyJ!)t!>_1ir$NBmCy`tt9B
zyG5I<q7p;D!f)44<<2qcWxK51j@fQ$T5#;HOBRQ6#JUSIj2lCabNK5APucL|UR#RR
z&$4TwRh40W3ij8o&9`T`|7ad#gyXd2I=+~nTYl7UJ6>^j5APde>!-WTcd1mV{CDkT
zH4SwWEn`}y&%WsEGM%rU^+8#6Z?Ci+Xr5aYktz6ozRWA%197($_q_3*`Z7Q|HAUy6
zXv@dXO*Q*&>Q(4%vhG^9Q2oQ<l3%+#wx4jH6yE&!Y*twO#~R(`U#6K(?z#2oZ=9-e
zdx5l#x!LOr>JNMGH>gPLcqudE*6qmeA;o-KSrcPcm@~YSdRuyDruW_B%Ub?_m~!li
z!iuvdccL;QZI8a(-V>jx@nhBUZwi?)M>UrE>$r%UKb&^@gv7Z=Vb^*tJ!ES4$vGas
zvC}u!TyD#*nZBtnc-*hKaVO7xp882JqtB}H;GE1U3F-wMMR~hbU8BvP-%ffd%QCa(
z&~479KHe|N(|=5GxltbQIj)vdJx|d2$lOnH1=}~@xKMvxUUQW|QO&HS``G!VTE$#s
zt>R^V7<0@io|K-nL*IC6jHHN~_w0CuIX8?qG`=~&dB)k~uVZHEroQjn<rZsQoacXI
zlBPz^l0EtY-_&0-AG^)yZC<=uF!l7V-s4eSp||!LtL-#jwT`Lv|Kr0UdfOLWNvd-b
z7vp$Z@o|b`NYIS7n{s()QkYgRJ>IdjtILq#X-DSYQ{k`H%|5gLW8AvkK}E$mmrng*
z*SNrTv;DZj-@O50vKEJ~$Q+;8&N}VER^`mxUasyYzUdcOots|H*SFs4CNhhML9F0l
zQfch{GoF^~9PXdZ+LK_Den@7w?6U8X@5B~tJ^Xvu&9`M=1sVRY)c7&Y{PDi+OT}{+
j-g<HUePryh`sXeFnUmv$d$*sQ^(SjvF>9N`4X<wi4P+ay
literal 0
HcmV?d00001
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/gf_mult32_kc.v b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/gf_mult32_kc.v
new file mode 100644
index 0000000000000000000000000000000000000000..e52a3e16b3e87fdb27f03aecf286ecae28c8aca5
GIT binary patch
literal 31056
zcmeAco}<skz`{`0pCTyFZ)<agLI2s~|DP|$F1J}fgSpQ#|6Px#_=dI3iThZ%9QNK^
zzweXlyuUB9{tB+z!(t<{&e`wRdmfJ>t#1p>IqV;)?%(A(tL#nUg}Ikj7hQegu;O8U
z>LD>x+i2xuS0B%8TJksfgpQYR<FTfR$BV_EoVj;SEW^)lswnUI36^u8hqP4ppSq|s
z>+eq)sYJEHChuMuHKvf%)sho8ttl`)ydYkL<1MS|PT{-Ldfv>c*!zUhW&WdCA2*5|
zVEo-Gxca)!cc(|TCu*;2>|Y(n%6p%A>$Ew=&9>V@<k+IVoe*)_s{hY$wX!oKt6yjj
z`@C6E*5ay<8828pWRU-NZ0@pvU}=~5#@s8qPt%`W_kQwe>YZ6H)@fxPn91S1YTXfa
zV<EqdyO;f&_C{5YX+@2F(-IYn<GVb~nC>5V$5A(V|CP7v^?omt-^p#Xf@509Wdmt_
z7KwcmwbhrG?vpOqTvK>UxRGi41i4>%{#Q4iiQ*Bo`|lSiaad79IHVvw;^&8h+jail
zwqGnTMcUQw;Au`C+w{e6XZ`tibi%Q;KIOXm*;x-1HBWG-{Sw@^!;+V40{2R`*wbPG
zF(;k1oEy}hocpR2tp4B8ctXU)-7$=EY?pJkiSHBDlXv{z@XF?Jkz$gRwRYcXmZwJ(
zrxhm~l+Bu$pa0fLrO9;%!_k@B?`HJbd|7#|eh*j1Hw~4eN14>_etZ40R&m>$H>pB(
zDQ#;07VKwu7suE9{hx8G`SA|6qFrV;uT4nkG^~1VCF^FzFOpT%y=y1$jLPzJ(laHP
zt|u}dSdy#zyzZm#GU>SI7rFUVO%itBxMMM8&(^o8LR*@{Y;U?<>R9xBmr|I_S*-<P
zd-gU2E4J)E|H(5=R!OAmhTs1ShOhP%)cPkRPxNZ^m=?(0P#5v|evZOK9f>o((fiC?
zEL@h_cgeJ!z5cTzU7;dYFFUnN`am1M(Bc2nj`&X8B*q|h@~`Rc;@wlyPvpLN(cg1)
zRg&70tB>v7)+>veRn^zd+f;JXGm}koo8arY_a9B&CG$6UD$jrByqw4{UB}H*CM(Tu
z(f;u3uoG8Cy!anEb%A4Trux#kcg}qI!}nxiWqr)l+?UHXeqGjom`U%y3^#vr--A7(
zhtmX>DnB#w*VK~|6G*tE8K5YjV0v87CiI|&)mMiX+Zqmc*QqAd3yA;N@JS%*k+RvA
zYyTQMKHt_m)YKE>?YosVb@!QxuM#eptu38DYt11Ulfqxl3hS?2GfPkPnBw3TuC?TZ
z&DL9Tt5;+uKbZe*+0L5HS6QCESSc&^=DWBJOM;|iV~04CiN^HLJO2KuUc1es`k3UB
zl&ro>-M%y5{+_$p+Tb>O?(ec0)2(yot7QK$T=BhqbN}VHhaV_PJuxuj54qYPu6jmu
zq2c5B4O;a~OP4OUw6AU1^g4V+>q`$K?}o@poXozjKV+3p6WDC|^ZUD(W-gEShjCb*
z@A;54FJX$}soj^ZT-u;Evr1p~vB?sS?gEpKukG*6In`P7V%rrbiLHMeOeP*&9VoO;
zSpVY0fTwlF>%Ld*;riS7{7wDq8n$&;xVO%1F)I{}=sWs4U_$)UO2L)8bN+pnjQ{cI
z)1S2wQIns<=H9W{kolmg>W96y+hcu`CAojkSk0Tnai3vH?xftyY@Qwk`awDGzNpyO
zsjb^@)g*Ybj_KBhGfO<8lhV6cUcG;+b^GD06ACl-S|zPn9T>i3%aX%AEPP^R=TkYD
ziu0#BbC`6c{MS+FkGS1>EPc(B3yS%lo1!BvcCGyoSG-1u&%)6zaar-@qCAd@#1m3!
zo6}v>U9R&R7`1A*T>AReKYnuNB2nfhvAyP%GZ*Qe-N$V25j^KmlZtf7pEc*_n@mh9
zy0uYBhFNyCk~n97tJSK<d%PcgJ9+F+d>LEh*PU9w9p#^1`LDd{>Yk!};pqk36YPEM
zxu#W%U1Q38@@DqGL+Qom*6%z$L&-D$M1JRK>;EB4FMFTWWmxM^3Ube%Kk=TV)^FW6
zr>({2z6q<b&AZyXL+HkIiF5u;i~e61+P~l7$DYNLUhTOuC(Xn6(-pS#RDmmYzfMf}
zJ^PKsG@(xOTITIN{}rw*@-@h~%pEKD{YCH2Dbsu%BhH<x`g@_Q*>uY7DUuxP@*Add
zslB_eqqyYlvnNeVjeh6W%KA;PU0Ac&V%FLeU)RI8+B%ok*j|4jP|f$cklFWqWyjm8
zTHg+9e28pT)vzpi*e&LfF>j?!Y{Xuz($6(1ODkt+p8c8kFGAaWirLK8trr)T?D<z$
ztmVGSom;%bjHxTY&W!!+yvi-hHNAwY%HMz6?iw*e?Dmt-`|_Tr3s2>=e|UTQk6_gm
zx05bjo9%x0<Zt)Wr}byGPc{@~V!profKtqcrL&%dNDJ{X&1gJz<cMAg?`MImlTZ8%
zg8aR9J<ALDaDM$=UcI%QhLL4Q?><P<d?xpU>y7TG*NMy3)D?5M9ilfsDAI3ObLpbc
zQLc#4sRaUib0>Z~*qq_Nt;BJ?^s|(M%*KheKI=`FWeVsmlMVK`Q7il5d#j|PkwJdI
zoI|G$>0I-#<y*ezqU)p-ukSvm#0(v8TokyGCUM)<_I!=7-=?Y8ts=r%%uX)3(c0;3
zU$E0m{_zC=6AAz1vb!hTeRJgrj}?>0th2!_*(U`=)bm3H-1lm_C$L(Yb+%`H4>M(s
zh--eCUO6RoPN7_`7fV9m;YsUX*7o*(zj%Ibsi$$~*E6;AyA@&znN>w2?#te877Lox
zvv$V!-Y;8brY&1mFwbhbW9r@1ch8^xF8MZ5anX@gexJ5mnl(4emjCmQtGmc{{$jaf
z)XqKEo;Rfn-2XB4)#GZ;e7C)aXENTgS*CV%>dM!L4yojd@c!H|N9^9t{<Wb&dM>ke
z-Vkp1)+A!~;MIlJHzI4FFIppU(d~}+pAwn#FB&!f%~#kG6MXLH+dE#>Z}*5FNDaS~
z@F}zFXLC*R^e5ZBn|8b`_^DlWyyn9P`<vh8%(5@fiq5y27%i+~wL8syhGE*<7YDDY
zN3@v6O_B6zG%Eb5rN1uX%^k)FmXOaM_(MC`YbB=(Ng1ZDJai-a!0|N->|Y*C-(%aB
z^4>l`UG#2z71O)&MJ+4NWu4Vpbj|3^jF&7s7BL^y-r+U7yeTPY*X1LR(ma>!W+}E&
zxWo|pV21|dy(v*w^6zOLyLV{YtB_fT9p0zgC$2BJ%ptWUKAv&Agm&}HdCOnce_Zc)
zvprKQQ?4d?bxOLuX#eh_^j#7~#~f$8Z<V|@`E}aafVMDyqcbPf)V)-0i(F-$*HgTe
zMPc47&-Lm4?ChToo@ZPb(;x6Ru5fAdiB*j^tlOe;BY$UiT**FvOHX*3efxgbQx6Wk
zx35q67Ln%VV$(LE&%R9AxN-Zf*=N_+=rS*i{W(uNMZw1C>Q46w4j#GPG6L^zw1#Zo
z@jm%0Ps7^fOzdJ04u&!q>zsdk&-7&TLJxlZ<LeJSxwfqTyY=DgIalK5E}NL6vgw0q
zFvI!Jvyx+-47MkJ3QgeQla0D{QaDhT!(3=8*PNEqep#l)>It=9ru!Z;mkD^^!~dt!
zuS@hIn@jxN;Qw=7PHC+Dsa(e5ZgKx=uXn+&9Vy;@bM5zBe`U5}=jl`0d|M~mP8XYS
zXYtjIGgQ6jrX=yK5}7Yoc;4jd?-bM5Vuy|Q{9V>@q5RN7rwKPWyFKC;aN0DL2<_^v
zXld|&c6#-lYQB1fV)iAk{EsJz&ZrB$Tp;2mqU6lh9QOL=HsMV-3o19d@qPO&Tr<1(
zkK2`^-?ca29OgRp_@;P}Xn_!;Q-Blq_E_2J(JJ|e+nz5_x+unPtzoui>6L&(8KIsB
zOgcF(HM1|vytL$8&Y~H7Q}gbeY<u?f<(8`L%}$Fy*BpE0e)r+>JG0Esuo~Y?+;-33
zGyST!x5heG#;$XhwU{?$2fcMz^^McTWRq9BM9RsCd0TC}c><oe@O>4TqU`@&xKX{v
zD2y#QRP{>$Yh0!0X5K}Kr(2Gh>gXgUXY0nynIPP%r+ULh=S6>K>&7h_4_M5*IucB@
zm=08VFRE~u@bK7dk*F;_+q|QCyc+Lp`|DqHr6Mn=bK2C9s@s)T$JQNvZmhC7V@v4e
zg7Rl+*)HjOAH=fXir|@d_&rzNxxP7%%+umyDxOcXKiaW!=Z!uy1#eEpG@mzZ2Hji}
zj}_Q6J8aaP9X7f5UfZ6!&PR7tHl@Z~*k!>P>)n&a!Fz7!1r>`BgCiEp_)e(&319R5
z$Br0o%Xk}G%N^>k;}|2YPRE?zkR*1$^1g`WC84t(|1Z5h*Bi9zc9zBM#li3S{wVF0
zST8PKyy@%j(;TG}cPv@<$2*cgW@^0u+&W7?`<ri9e^*J<tYs;$nWXq+O<*qD)6a>n
z6Q5q<EmM0}xtceCTTAav(FVtyx4ZWCb|}VIoXq~&rgGQTRZQo1U5jN#u}<*In`fhI
z4;bx86Nx?^F!8L`5!KASADMX8AN#d^Q)}nSAL~xd+Uqs9uAJ|sdP&&!P5)Ypef`fG
zdoXpG&N;tk?zJZ!?`HQ_@7r8fF5T+EUwZ$)=#AxjwzORpeYD(O+_kMq(n4&}ucv+N
zE`5&#wqGqj{fcdu<aai^|9dqYrU`_*+5e8)Jy*Njh{^s$qt3q1Z+3ORxVLgq$TC&w
z#owyRo?V+KWpdGDitf8vm#_X0ndE$>KfYmgqn-lC!WnaNT30=K6>v~{ZuQjpN3QR(
zWzU;*Y~I_Vul0)i=2{f7KhpiE_u7p^ro7<jv$9$1uJlIT(G@a^%;|5Hz4CAF=JN{f
z{0p}A$^K7z(ech`*7hALr*8e!ceU($D*pQ7q}?BNybf4?JM@2Vsb~XtK|@sV!lb*q
zSf3o4?zUr&0>9pgV4pkf=80(rze>JV>`AN*$(_D`$Ng{4+7ngTl3EUYs0jbFP@F;7
zyZJ|0Y(9JI41pc3GhY6PDEuq^WsTwdDC1u$^W^`}o^5r?OTWBM$NGP0dHs%_y>o8P
z7g!+Kxw)^gZ-SAd!skb6yK;O3XZT(VzI^9yfxx9Zg^MPOfAHA(ulZtap!z!d8+nHg
z&C)nJ=~uFYQ2$D~w8`6ptz&nb=~V7+2*~@={At6qzjOT`Zk;~;O!WMYpPEU*Qm%dn
z8D>Ad<Z^h9<sW6Eh;Zv!iY$%~SzlRaw&q>k(bcq%(|=j9S{k3uYKe%?e?1BmJm3A8
zw#;Xf<)ZegGf8V6FE3et{M9-cv6xe5i?7bkYMH1T;+P$<aFNE}868&z>o(3lz4C*%
zKy~@Yhc$gZymRi(pIvaIbaC)0$*25(i*}#+|Bs{UR%!>+B==cj&3w%)woM_w#hPab
zo274bUhpa^-+soNIXl)S_1w?ddV+1Dex!-*#kM>A6CBhlENp!eXYC2(H}K@KeqOVZ
zbBf)@_Dgl`9(Br9`_7(r>N(M*sJ(lmnwnh9apS4+7Ye3bn)1edLxlGA>ODSTxB4>o
zclgY4o4#0Rwpyf@v-PLT+b?l{oZzY1+-r5&mpwAxG11N0<WbQ1Dp$*ut982{U2iC{
z&(@c4{CHuZWgct2-b;fY+}9XqE$hzz$y)cw%*^1ONc;R}#|t-=Yi>UOW6tJBw>B9r
zH~sFr<nX3Us~PKG#%%k#Y-`F3@pt_x485P1?|)^on8WJC>Kz5e@;jRvTT&Tv)4o|w
zIrgE`)L_@@*N!4{Ha&~D9>A2P5PH0z?aeifg)1%ISgkPs7p?T=XOr%-B$uT}7aMpk
zc9MBh_Gj0^3#N@PKdhgd<={2zmJDaDUs4kHoIUTN*|~ERI-*?jH=h2sqo?EN&%RTM
ztLOIE$noYcn=DmQZuO+|<4N{9!#|PUQ;vjR54z8@%$Moyj#F044%`%2RJ2LHZEHp8
z<D>gSI?AlYx6e!baaOd{^pbvI-L7@K3XZo|nz%Rm)yi7OHdcfS&k<snxAGIC=8N<L
zPiLGsy^HtmFZ;dox-H$RH--4*-;}-jM?f-BYDIY`-&^M_`;#?{cX;%^Hq;+GeD#>u
z+k5^@C*7xSo9<S5`plLEnHg7SpX;s;XM4Hqt|I^GvP-rb|4vvE9j`X+&dZ4*{et2%
zcz@1+z#LZ>boz{%FQ;ACLPmC}xu<sb{9hD5CHJnlyjjCS#Vu<xk0hqE^#-hz;=J-p
zW}k#>zxwiPYj3m*R(Q2@9MKp2`fSnJ-D0av9v`0_VeQv(Udd*~ce&*`|J^nSdGI${
z-&tUu@+rINz^#?c=gzGcn-%ys)@#$GojbOKuV+tCth{inx$uDzPf!0t#m(mw?Y<`Q
zmAX`Mz8AHb&uP~hyjWsA*Dg=F60<hZnz*;j;fFU^b#jQg`L7Vl+njFxa>5gzv$sq)
zS{-(OZ}RYZ@ryry*2Xn1TXBo!$7z;VJoCktf2!Pmmc9Dnwnr`EU))2Pl{{SUpL&{F
zcVg*5&o|<!6B{x=HM%?ONE2PrsJB!(@@Khhz=b#m7Wwe%d1;Sj>l8P*YDednxoLYX
zzvB>9cGWZCmCV+HvQMrTo4mKp5}6Y<HI*-W+MCd2@wq3WzrR}j;d}c<k2O!;?FwdA
zDJ$@4ov7Fv9d=p!d}(UYqBTa>vr2={%U<_zowDtA$5D&S{>d({RZg|+X+NLCuy>~B
z=TGw&f4R-hv|ctk@=ksJznN1%JM2i4Tq?+JC7iM~qho^dR^4rP)>l6js=iYqBjj21
zZOZ<dwWU8Nr5EbGKkQS?8k4y@VGn~&Z?DnZi@m$J90UUN&o}=tywNv*v6#)lJFizU
z**%q>prbi6F;<CVRh#J(MICwfuq~xp5ig6mr0>66eb;`LtF(PgW0Pam1@8-1mTW%8
z=N?3U{g-#GUFj>Q@P>&qcxLRiwAeGZfcJ$AmvQNAvjrW&VXKP1NmT7PpC$X7<<&nc
z%?!cysyA8`FX(gJ-jQKv_)K`(QZIS&@PnzVG7dU>)HZW`{&dUBnpMd#ds4tJr|d7U
zS@&@&AKN~~L}bo3{~i1v*PLbu+OVZTX8F?D(>I(cWH}J@Iydi!WY^v6zm%OT^}oNm
z|Mp?9f9u_NHM#4(suB}!O^IQBbJXUJ{DH6gXU$w<f3Yg;{K*}L+-KFidp&YJK6&!b
z4`AEeJo%o+b?>*=PWArJn!8$TOL0l6!=8f8caAw6KCx-9xXUW;Mw9d!+cYCDS&8*$
z^Ims7nCz;3i9=mj<z?yoSyz(UW-mSKm$~ns+nTD07K%sLX<a*XmZwj?qwoBovfj0-
zk^&Q+7IkQD*6h+?IsayX&#lX<>F<0Q5=%cZEmYt0>fXN|_b(H_y+3>M@Yd(^7KlF*
z`&j(*>^6@A?L~_VV))gB?ysq-`0+q?!NwPRC-5!qJ@4Z2qta*o^wf?CGLQB=43|3n
zbHmczcXuv%B>Zd%xAD%7*|Jxi-`-kx{p;)PUALa8|E;kPs<?BY?0G`5<hRO}u4msq
zt`6w<H0z;a-z9Cet-^&z6Z;Zl%mW_IUff=Nt|T$Jflp=TquVWw8;)#g=arm0U2gG-
zAk{h7{UR0Ltqv>s*;;w|z{j31KVtuXUj8yy(omh}iB8ZKj=43CGaSpF{c>Bu_1XRU
zD+SX7PHHtF;{45O-I5O@%5$GD-05?`kS~TQc2WC5-)|Qt_HEpKYW<lfLUoDJKOU;N
zzx%%Gvwo#&|HJRI&a5g@ydyPLzT3=Xcl8JJnY%??S$yMW?VkVrT+aLK(|wAmv;P0l
zUARdxn4@K@PvusnZtnj+URV5Gq-&*Qf2RMoRXtE5$s20^Vb+$iKbxG6t+-s9DfUG5
z40}!C#ko^neNg}Fc*y1Tspw5TVm%oT`S@;M_k4b7&doa=oQ+>BC+Ksx-hKBVxX&tU
z!DEiuYc?0AubnP<{41-+ne_HWUaO9*o%cv}76W&*)0u3whl}#x{HuM<q;dOY;hHvG
zmYApW-FmmJ*}Uz{G;z;~_3ew;_vE{T-|v{6>aF{A^1W@zIeeRz+J+_kUiYfxiqq|v
zCbJgYoN=scrY290n&E-%W%3)FdRKk5bZ$G|=^|F^S8vS|7`|i2KejYU1KYFb9QU5B
z++??A?+(K)+iUk7*z-;DSLeC2!k7PEx8dB{eopPds~d7W>9_WZ9#Lw%Xjyil*Y5{Q
z?2c?*Z<9rAF7H{V-uN(&!LnE9>MN#=Mm*LviRNj>lg=NBS87toZi?0Z*`z5EdSSUh
zb&%!vi*LRKUfQ(Z`g~NP+dlEdhBx%MW|=)anXvJnLhIxw(Hy&$9}BO^<12bHuju6b
z*3bL?zu><okTAXSis6@QO9JlLKJD3Lx^jtG$Wh@~o94F{<P`!f9#&>v^`EQabNrR^
zI}5FDrz2)H3iHDz=Ldi6*VOb&eY<>)q3&IUX@ygKJ_pS4nUKBk@N$>GKMtCeGR;Z8
zD=7PQ$s+OP9XYr5@BB0Mg}K?LxsjCym0P@QSI=EmVLC^q=kC|I3s)EX_D@*z_WS-~
z?vCu*BXc(QObEa5`>u^*wRW%S(o@<jzrt@n;b@X)eIxsG#nxT(FV6`0yvb{40+ZgS
z;@pfipIfW)BpVgdXNv5!H$JX*%Ig1W0aLC$?Z<3#&n$RwJ4`RnW$ngKb&DJCeT`Uh
z=6&AFyzDC<v(GP#@-?q1^$h-aGH}%nsVuFJXN8>^gyI~Pw3ok`bEsdvY;)}UrMllY
zUek9h^8YQM!B@@1&QWglQuX$H^Cxq3AFnlOz4^O=f&Kjx>vgUd_blYTcyjH;MNij#
z6U(0v&b4!L^rWn7=QF1ZMAmd^UFFL@Qza;|di&>j)v~!7@&N`b_Px6NMa$suf{m%x
z*8KdO%@ya8&&RA{Ozu>So@m8&ZsxM`bq@RGr+(OH>zHgid;5fAeQIUQu`ZfCxfyp<
zy!;-B-uBy<HJyWN=iX^0kNPjBMka0g%h{e%m6u|1?Yq}n>)fe)OVotVF5|1%)|j*|
zw>^;axO};!;xXlO_ry;*@IRaVSxWR(?#oYBGDr7svbE81PyBaoAEQ@h;NFOf{tPRZ
zhPqZ&n=o2j^Z8f1PvJDDU{%dY&7Q;iIR87x{L6c>Aw1mk&dd6i>8VrV>fG1;{4ZWw
z@3tm!{?1KKcfZWo{^YO1ziHD$jvu=dF;DM+guLkjv5&_KE?PxiSNVQZC+@z%n$?zX
z_k5Xl{Jpv2=cb8<KcDvX_IY`~PG0W*=8(?sJkz+Y_7kh_zVFj@R18?rSg^NZ-fz)u
z-_p%&za@07`t21m>GOdjSD)D&J<GwwlA3?Ctcx-2wtb;=iguoZiRHqb3vKPWCi!{_
zMX?wZFs(Q@Im=dUPH3Z%xlPOT#;=Eyt=Km)ec$l?!}er8v;Q4Wwq)(JD|lJV*xw|r
zH(RoQ-Y+5FgspmhZvBzxf9yT?rJ_x$G2JFSMvQYtY}q8E{oEpA^}qg3xg<QrefNzg
z76n{iVwd{IO3(h;f8Secm7ix)=JVH2_eXh#?M#)Qeav9mM$2Pe2FFAK1pM}AyXc=T
zbug+u(r5P|ESLY1u#5VPsb{`iFZ=OsO3<$ML;81YCz$BD^XYhQP%4)xT>X9TVXj2i
znT<O(?VVT2oxC??{<I5^banr-`E%$^+VD+TM)v)}+fnO9`o7A(PI+0X`>+4(-M7nq
zna<tve7aZV{dO(xN#As<cWN)|oyu3)yCryiR@s;Ho0~6I#-zI*7m>*FdU)i>)vK&4
zV=~$d7uuDCTNL}naGEAN^);-WY*reeXg=kDzRekvjuKC=P3swL%8un_t>eo(&Lg<d
zh3!-<FXvR&G(pkh*DtR8dYJn}@XcS-Cs({w*>&Z$|Kf9|Pk7XspJYucj*)(Led)HD
zd`3d*ZjJtRjG5PJ<aj0vRCm1<+hjRyUj(a3x=weRo7VxwnUafhw&*)Q2)evzXI|ly
z{&O|YA8U7|2Q3UWPW*n%Zm->$rp)+FriVXx=1I@wt?~<f?H8Hc;VwAa%WVCoWnU!@
zD8$FsiTrKUF6j=rJ9BdB-hQV=&+hea^p{w1Nr7d@iVLq^ZO}S>uiHaA_RPGQ{IA;O
zHt$(*=+rmQ^0f6+r&XMbxwYP7OFFNtw*JC1s<Rj~d0u~e6jSL`_0HhjMV|b?*VS{T
zxkcvq6$l2*pW&z9eE*|bMf#3?o-xymG;*@f>NqZ$$Rn|4TE^BZkv*Q5<Rh=$u<Jd1
zPOC?0e(IFXy=xBJP2an^Cwp?cU+v+3>3@?F_OCbFk#l?Z*Pz>zrZ(FZak;-<+Pq8o
z^y?nSwH!@;6H51J$98_-ku||@tGMKrj@f?l=e6Hlu#^A4^dzgRBFE-eKE)zpw|WkS
z)}OJC_{#Nh*>>gkY9eeGgO0y7|H9P&UBuM9XLs;N<69a(zj)-{ZklR8`TebXlX7oL
znlIG1Qiwj!<PdH0=|XPb#;`!KEj!lQOn7){#=_?TAye3UPkvXhJ#*~cx>v{Doqx(4
zZgg3zxkcDql(`}C$lmZNHf(ji-JUXc->ST;)xI88ePwEt2k*3FCGqu&Pe0c!pY%Ya
zTrX{^wEosl?D=kKG4aojnXNK&xqnv4cG(HroM=|{IUMI~T`x^s!+Ja6JLdxi&aBNZ
z<#~?=I8HjaDkNo#pvleY!c}^O0_xnIS~ipRJ-oy4^L5Ubdk(9v`ioth)R0v@+xB4G
ztZkDNd~WF22UcEbHEx@pWSwncw%Pi5%<<dF8~3hO6rS+ID}Ti|5o=D}pCMB$W{dpc
z-PX73n+tR5+ftWzU)Sy|>hLpn)QYjOOx|&K%WgB*2PP`^mo@&SR5*5O>^ZMeC-L^G
zN^|l1st9JAdD9mAz5TstN^?lnf%EP^o^8INcj0C_r{eFFy_z?sSSWX1{*z@_IVb*n
zW8bp!>dKDA_Wn!Xuo}nj%3go3Z2j{I?8d)cr9Co?Pad-QBmU!m-h^h8Mc0``@?srB
z!rE*niC%rdZOIa&#mc&Uk~m+)?2Sck0RrbNr<_SNUM#3LKlQWS-{*VFOm<X-O;eLN
zc5K3jUtX!EWo3E%<(acLxk^9Y7MFI@Lus#z$wbp-3<a*tqB@NMI}YqTwP3rK<<73@
zb9}sa|8olPyz}gfa+A;m)yCx$>{Y`rq^P>Sdbsv(=$U;#4;qW>erP#sboat)@3W^4
zE}DOB{<GDF`b^bpidSv8uD9!>k_YR~M^e{+ZwOSX-tsm<jQNqH`#r(Dt_A)rvo}v$
z=_Z|XEXvTd`Q!#?t=*Hu!_V%s>0P<=%OoXsru36q#(nC{4<t2YeB(=4_Opre%}Y1-
zSfqb(o7v+jy*JORtu@WvqZP|nZ7m|Kcxdum_a`%NGP6ehzp-PrNZfCs_H#m7dutx~
z8J^{z>RcXay84M~iSL7FygnzkAAR#@qwl*r9TzQY4=kvEA1I|8Rm2=vTF|!aSNbtA
zM}|fJtyghzA3IfYUAK}kWXX(=<tmy}S<-eqnxZv9>q2?6$(Ge=2Mg+-^6tA;Vd~d5
zd1qIP#*s~ljmKM;JbJOa<W22klXQ_l;V-k#h<p<?Q@n7<=v3C5*9^1r3o0kg(0Q*_
zc|K_3=l?m(1{(|hK5ba3`6A^0;aj$UeP91>{IPYb`sDq7jJK;6TR+<4$<8a^BXCCl
zUV~ut``<FN89!>@FSm|4S@b+Pz$5o&;m_!Fk>9qP(sw7`N;)&6{(j-c>Q7VF-rF>h
z`_I>k`?nW&&s}|7YODM-D;Z&~BU|`CR4(*>_IJX9lmAb|=Hz^7nvwCcrEA_7%ihhA
zB1?H4rX0MzW`~cLLUfyL^r1ag%eKB(HgNp$&>;8mhTB)4C|TV*zvM{A>f8yB`d4pg
zaa=yNVD2ZS#dT4)F6sszH4>DZlhHl7Y?+zy8_nwIONVxO6{bis`NUcZZ`AzcuD0@&
zMRJ>6(2*jARo)Mt_9-Mt#%<<4(-@Ln!?yiXZrvi`-E|6v|J6S-zpCn+HZ92G`Mcgb
z0t<LJSU;$rUu3tSP0`N$-P0EzB=@{b{&z+1@!E`gOcz?5^H!~JoBrvzjo?a`cAGu_
zg*UE#d3(vq9R?yfe?y*IM0GZ0bVMC`;a>G*zQE4hRT9c7owMH@=K6a%P|<Gghf7tR
z!e3vVU-)->XZ}np4w>1ml2aZAmdJ=$rD(FOSraB~Bj(kxhx;MRM2U`5A9kPgyR`W7
zjbmqCTbiA@m-=%?fOT`W%Czs|9<LtCuTRnI2vpoK-BNkAgZ$U9C%e;P+w_lC?K&~-
zM|k=Qt-ZasKP;WGoAbqoh-km9>Qz!@XWGi9_SZi*oA~|C=E!F@PFxWM>hZf~bDjAr
zd3bJss9sLl>&MSMEPt*QkTS6>(|Y(#B#P0Jmql0T(6UR3@eQ*=mb-85tmequ{zv_0
zw}Q;kH7pk`f94<f{rt*hh1Jv8<-bNoZeF*ETl(|wd0`g{<t9m=5K`Amm=dsk>&%Kb
ze`|JU9b;jcVyD}9TRPq`p)=O-$7kgU!uzx@Z#mh=cD3K-(>aypVM`8FFdks|HktE)
zyWR1*1>qkfzD4OU&%Bhe_hqpuf9;7AJNTv6Z~bUL)9c%<MNe$9<uhl*ukMhDYgV^d
zJW+beB%Ycj%G2!n!@1Q0R!?H6s;RGy48OLZVkc`%XbKk><CQJbwsHi0bS^n#b2_>0
z?tH`d9oO<Z9@vM;TOD5fQTK>knBnKwtvR~in%4$|HEemmyM5;t*TXY6uXXbkzVziz
z>4ZpuI<eE|*7+(#{q*fyW<L9v+{U{iu7_SZUex&UNb(5JO<5Mzn6-aSop16Ge!5R~
z(zUz{rsW4J`5JE=l(vxGDZcmP;y>$pHh)_rzQ{asa<JD9?#W**4n_S_E!kU_Ug_K&
zY+EclWAWNeOlS92)pH3wJ>EE@@<i?&#;V&NqcbjC=ng(>rF81s&2{_5mNc%kE-kzJ
zGovru=2Shy?Tgbhd|Xoh>D^TMmc6F9|DF9TpMKLf-}IEYue^H~G(RO(Yq#p9R>>CG
z<jw0?nic)yOP9Hq=5omks|#*j`dcpett&%d#3a+}r*qyt2@jS3k}^@eap^akYsQ+&
zB`Y?HRVOdy-TWl1G`RA@r1Xd1qLk#X@nx(uIC{`FtT0Lbjl$_85qS@93D0{cDjeH9
z$L@=4Y>muAJ$Y%qPl73BZ<Oxanw(?~d2u4l^38;bJ#&+iv`<UjoXwMP*63?Jr@;#i
z_fK4>7a4z8#(C%Fm-WJHzE0||Xjsm6!H4aUsbJ?hrZ44-UMJ<`PMkOI!%jizmF=hh
zGpnipO{j`lB070n%5MuF7W?S4zUIYJZ*NVp@#ol^77`i$wnRwY(P?v)DBEe}TQ%9-
zwb=>9#y=dSPcNQgqi|>rSL-|>whv`%pE_N#-C=cvWwJ*1gkM!DSuGZ2JJ{#3y*sTl
zPrj!Ak>{E#zuaouo(Y<6JjU}WYT<&ggXgYG>Y3}Zt@C{qAiGh$JwjH+H9@nwKE+mY
z^Bm4If49sp`0;i@ZS`SA$E0%G!;9)TPt;5}J$bj}*OebWpOorjO7^Jd@Y4A9vM$_n
z&kx(gqVu_{b}0ULj9l~a?$fv78UL9hV~<Z>_<Mt^r^3kyGq&C4L3fX|8SnP{JWI-G
zxo59Jgxa(0%LN7+doRh|y<t$f{vp?*KNTM)9o(~IN|^6D0|iTQ@1UJ~&Ch4W7yF$x
zowVCq{QAcF=KIUaHKO=SouYTCIYw=EF?+Q|K+T}>cKVVnP8*XZ8ol~qaWQ`VhmH?B
zZcS@icD3o}M&Er}Wy>{R`Cp$N(;j_$#l}lBp6_gSJ=2@L;M%p@TpuI&WVi3`kN)uG
z+oP_c{#o;%XcvDs4RiW_WpgTr)v~H@xnZTA=eLKK8$H`!_vL$AoO<7xR@tRfmT7fw
zYYldvuyBw67HLD<cc;TkR<dvMF3$|tUHIao=y8RDQ&BlhyR>2%kIj;rdPP$yQCeo*
z{7q(;W>*Ago<H>M39p=oryBSDy<4BA|KPKT$*oiK_S<{=-En@8?x<&nPJgoI^K(|=
zYi@ab>R5QTz|(@C-_2HdDGP2oSAO9jTdKs4_|jhX9UBENbR-<)(VdgQ9C7b(=lzA3
zYCYe*YoE;a`yl^ab6rQZ$9t`J6#v_5{8aaM`uQN&{If@{tQG23Q&G6SdDi|Y5v}ta
zGw#-8JUjgCoW+HI-xe7L%(>Mbxc66v<c%Z$D?c<HzkOK$x4L4t>b<4Uwesy^EZ0U&
z+F2<Z#Bu(o(}feMOxw7_*g78l+!*h?e73*Lx<u{Qine|Ctdh%rB*@Fh-r28u{+N=@
zs*VrKY?aJz1llc-jjFiB!yT#6;y5e8Z?EM|4>6Z%a`S#$uap&CmMX)xWc|VaOLy=2
zF1z&0MvdZ+Ny}Y}^%d3be0}Gg{C~^B6VmTreEKa@A$IoDsivn*KW}{vXY0Hw)xXrp
zu432iZK|I6j(?t7265K@I?Q<6d!v0=c&_EH+$*ideSejfH{3dMbak4}gm01J`RBg<
zWm;8!^2dq$YkMqbdagETobg7^TCGO)%(8m@1QE7tpITqqYP@@peYr!_eDi6pTg4)8
zOZNWTU$i?w_kw*e|4qi;ceO9{45y3BceK=W99=uF`<?!w12sXpJ1U%(?x<;8c=b_|
z$@=OeJDZ<Bc*vO^c4hIL(mAV+&k>)tbm_zydMg$GSROx^eoj^CRF+Vqg#JtGU6D!-
zU*|Y~-F2qnpqj2`g6Bp_bB=-~b820-O|SeN>C~4x)%xQ4G}bu^rw!hC7<_d0xSg8K
z-oaEGbA0_wiR*{1|6bC2ba6xZ$D6117tNhtD^r?vR`QwVgS%JfxP@KPHaMrY)-mz@
z;}3uKn$0?~IQaM%4hz8zhR=)t=&toR>b~~5&=%bV9zi<u%V+47G`uhpF1WCSdEZK2
zE7R^dn|^S<{w!;(abnBb7vC4$47R@#*4kOU;kq@i&<BTwDbY(cL?rH-2EPlxp?0hG
z+uopwR;4E&1>SHx;HEM8<%a#<cb(FfRm?eF!+q_)%f^|P0&X0wi_4t3(;!GS*y<Cr
zT=cT6|9>>Pn0NmTl<&G6yl<^`tj~kF5hk-WdGFp*TeJN8hMx>!IynWNkJopf+h84$
z_4DL2&V@S<?ODP6Cie1`+ak@{y@vK{4?Pdw@%V`0->va#mt^WQ{rjYTZRRNbbt={N
zWZD0?+tD{-7j5t^O;g;hZ+R+{C1t8!*|Vc+8+s+Vt}>>aiE7kgI^=We<id|@8P&f2
zeSSGUDauNA`;!+tx%yZ7%;oafX%Mw-o3A3bU`$z5iPu-zkNp?dv#YDTnPciGVA-v4
zF8gWQ&5oUY`=)c<iz_}6XRUfByH9%2!bLw>ICU$cZ1!%N<Rjo4vDJlX_Ci0NpgFnb
zN^`p-+SJuOr=@3duq85jiZQtr3Nx-<l&a5E@3Y#&F+k(kKIP4Ueoa~ty_I`*M_miz
zy5xE0_2jhjnlo+ligf*FJe{t~nP0hK<}}L{k5`L-?(5|?;9D!5`dX*(@{#>7PulzZ
z<3C<}U{lS#D=#@1ckK__G=WF*eA&4rm!4c&;<)_&Dc@?XC2v|Lt~x&dW7N^ig<1u<
zi(ky*IbMB4(eIkZ>vvr%72_w@S)1RQnU{Te{Tj2sXY;2A{b-90e;oGs?eXn5GY&VM
zy}kSOv=T89J*Gkh9s8O0+CThVy?b%FRpY`hlI*Qb`zy6`_oZ?_Zey%TxXo7m+j;ZW
z?anq*3vY<kRDHKp>ND7VV@vsy+<-NS4}z!7<XNv5%X%-{bIaG$W;=QqA1th%BKPp%
zcbT<J!j18a|E-?Ne$9LDDz`~fykSXA^yW0zP32~JE${40La)53n>67z+xdI!`#(Ex
z?p6-n5?5^)<2z5?=;@}uE!$T`_}7($Z+;g&n``4Mwvrk-sSS?~rkraGU}&10_uAmd
z?Tvh2Z?IjI`gdW8eWh3PHofnYQr>3VxSAB$WcvNc#o#QV%&vcJ9Sph^YEJJ8<(MzC
zo$f1_G?h^6ef;{%WAkSQUXMO)epTihY?%M(-`oN}k0}}6U%WHeU-`8K?!TJp#>4K!
z!DTzc<cUJumhZV`cS4R#n?L1p8K?QQxeCW$tKU^=XzNjQxV*7=_M4bxzq2+O=%(sK
z$r|Xp`@Cw%(XjEUUb$vgvhsId+lT(SyQ`0N%H3Nr+x+gk+iOCur%sgL8+YC4J9pyY
z5dPn#*A!m0Py1<F%x1A6JgPK~f6w}((<A<TSb2ZW_G4d|n)hx~+w_v<!XM#Ve3P7`
zA_cSb#i#S~Eta^qCd+41Y82CK@!it``3-+xk1iKkd|~cq-}3E>i5p*6>@r(paAn=I
zC)$_#jy73nXv}thqbz>prcd?c4)300MMhbR^G-C(%1`p$aCi>iQlI{QBi)Rhg(j;1
zKm2!%{xzj9`%6%(X-UMj5Y-}0MnmC^$+g^5R)#Irl;-X>S$fM&jpf3_TbZj`+E#8`
zv&NZ&$2n$-K>DownGarju34zOaBIYyKl7(vzTNinsLjXoo)W&VuFBQF(a07|78SkL
zEaLm>`|DR<1s7S%8>)6cHnEypt1$K2kyoXYKYeZwS@6Q?oZgkwavR$PTB?>SnfAQ=
z^gBk>Y_`d@9ezu@j~gA?eE#p7=iYT9+jw7Yu&`Oj#pdXAyshzX|K{R#oV+3yGcKNT
zbbr~EJfk=|F3ig6R5(-G%997RKIP6if3;cUqbo<m&gI8@fACCy^5fIL`Ac|zo}YAH
zdB)k!_1b3Iv%Vz>u6gu6aPQ>%Cgu!1s&77BZsod@$)96>uhXaIo&W2qY@M3S%T9~d
zyB~V^U*~o5{*BkXOgwo%CUT!|4Lj-*8Nm{qmoC}<o6|SDrRB8q(k~Nt?%2C;alUtw
z{q26vS1A(37Xv#j)(KenY}QzGV>Vx^m(81ZE+5bCy7yFmgU;P`*OE#f7vD*)Ww|NB
zb4H=m<nvmSSnq!`dUWDnY%qzfk}KM<b3&{3k84_IUTmAv|IW<oq-gea^D~Dp^=U||
zUYqlGO2U4V>wn)mZEwF{{Z!v9-g0{J@7H<V99%Dw)%D9ImOlFBd*JrjCmd7X=kw;A
z7yJ0NiLbmx-XT=oY|&qV<W@fIZQr`~CHc=eS)#gNhPGP2!d~4cEx-QnO>E$3Z4(a(
zl-#zmIKgXbx*=m6kL&drhN+&f{9k?AeecWzA12mS#oI4V$XfbDmoXtxblQp5={x&d
z=Dw1OlzPW*;vx6phtA>~>o}(e@N|E<yKq)&bckza=FTeu2PSJM*?qKUUXfLn%e?rR
z$R=;$(%p;KC+A)H6yUgROJw6a(W2|8v_Bb0Cfr-m>-g)Lji650^?#20IK=c5eQy?-
zY@B!fIV<}@$)Bfv1r}_x{kuuKF6gU>^;En2O5$0kRF5)+_V_wJnd;^JP4?BpPVI8n
zFLI{;-<>q=-0)GK`7~c=_tEo-eq4^K7mAsGEBW@{y{&lIcx|+>gF~VJmg6qPkI&sZ
z(yIALw)Jzw5iN#28r59AE2cev<F6Cm^m+4-Z`qgmHg_{tM=q$^IDdWoi<ZbZNulPX
z1kMRLWo!Q}?7R3j?(v^z+pIQZ-AmXvVQb6Pqtf3}`o#<LU4I+TezyHH%boKpKKx6Z
zZ~Lk%$B$dHqG-ag=pBdO1+3iJDs0XxUG}wlo|;_K<qNqhXRHgkax|_z?a-1<K?|>}
zskGL;yI@E9pF6EyN&R0RuWaU&v~QVq!pp%maGvLaUJu1<tM7@f`V_q)<;kWLFM};<
z3gN7`HoPzWrl>X5`jCX2gHwvQZN8GSflMRMnZo7kj_xxym9cy6rx?n8fIV&I65Ha>
z_Y|V*f8VP;ydmwp;RMB#ehI2#_xDA}uv^4G`Fy(I*unfiE{3YcL5iQwDbGtky=VW9
zwW^<=d9Qf%TS-(%sLw0l`A<F5J<W=?J(9vv8#ZbNt`iA4Hg9p*#&*8OPRDI8Jk4fp
zb+}U8Q5WIpbpGYU{=#)rqmBsgWZYnO+-}*NXK8usTb+}3*NK1s#9F-9!+HI>oasq6
z{Ot-%n>Pzrwd&nuZ%#ja!#JTMiT%vm1;;cOpHDoP{A&L<=jD#Cg`TXGo1QNpqaDt>
zx+Jk?`;HQ&lHh5f><$_Sw_MvYH{GCPw|Gf&-QBiDu3ro{GdBLa;IeL-mg(11>d8-E
zCoDO5y=+c{qJz=V^vPb*`~`-0H>a(C&bwxsv_I1oMehyojy6X&={)mo`X7FQOD}h#
zTh*4>wU?cHBMvwQtlFczN$(qfsYCh08;cgHAI&=aPFo`*DR04@FDtmEigdoR9BiKP
zWtEbJ-yA-P=LHER_of)^QjG50xp8mjoGq^yUZ20WLuAvW8R<)2xYpQJ>o09k>Ewxi
z<o)JGv(}u+8rv?UpA6EmSrB5mF(EDQQeFRn2pQR#R{x@${@h=)M>En-Kc~do)GhQ~
zW5R~x%>RuyUe1zRyJCj^-yEek{x>Bj)-2oVH+RBU8N<JPA9da^dmqw2^6|%wd(%2s
zmP(~$8f-S%xbkN>+w<LrcmlGLPR6;u32n0deLLs=^FuAySB6xoFJ#)tpCB=zNv$+u
zs#lI>>B;p1_K{O2RP@K^I4=0`A!VbPw0^Y6|I@|u<gKy~{t_$;Qt_Xc?cDY-g2$w2
zOW<0qQ}S!&l)O)KZaUBW_VhLH??)Fn1gTexJvZ=aezUY{+lsVPKc(xEm&uo{zo@A*
zkME@Y&FdXfXLRdt=lE|9%v<p=y=d#FovUq*cbVKe5vlui)kjmF8M-rkJ8VvAar#c<
z5LXJ&J<igcdV165(&ze5;~s6k9MCM5VE(1>jjm2gkG7Mgms@?`p8N7YI}SgcCzZaj
zp)ygySc)+xOVo9m&!dy9D?TLF%v1ScJg+fk3dhkZg{y0}wfl$7TV$SgVbQZYn|o?|
z{C9k5X=9)6YS&TG!oGh09`z^p1$JyQVEbqKNs>YSm)V&~=6=%cj1h}gMy%J^JFi$)
z&Gby2QuC3yozs5FpTF|g|KzQjO^-dluXoh^U_SGqcx00sb4;&|UhG$&#*5e2C{Ikj
zV8e9(Z*JKN`E|FFVr?b}tc`y9JKQyLeir|qJJYfhWfHc}UwHD>v9xC=?oEAMBGh#w
zJY0EF+l(38S$~D{9y)G4dE(O61D7TTW&S+2wsMjAe}^r*8q(vkYTjJjoZHV)(Y5>j
ziqi&3t1F$_-|WApc<#cgLrkykxEP4eIm9a4@L7Q8d)W3S(d8nFodtZkRqnr&{%TCK
z%H}<$o8%F$t1tFf{QR`XXIT67d_NraVXMFY{Kb*;73yxU{+`m>KlO>j>A0^xTg~RM
z&$%(*Y>{Vic-N7K(d-v;%#XVp@b1{L{=l33E!+7{Nq8~phW$zQs#<k?UrhE&S^q;R
zr9EDavrZkC<n!3Ob9R{bT#wqLMUjlXk!2Dxj{cXz%w7jft<+nd;BorkZMAsD1gk&I
zo;$K~TG9^$DY9ks-j`ez)Sjz&nWcMDzu^A#j(y4RK0jQO$2)&-`mH2;^|QCuYpkAk
zhasvkuq9djiu~EE`5bCqIotF5=JXv+`lisK^U2HMag4{A7t%&A5AF2)D}Futl=i`c
zjuRHL{x04Xl9gjpyRd#s;IGJCR<jq+&j@U9R_S0`IafsKrFlrSwu8_d6Q<RN_@r1$
zm~0fS+P43jVD?6*E$h*4hHb_F>!lTPJ}%QslY6GPBl|iVkLmIC`SA_fR~u`8H9t)k
z{&?x=^8XK(SI2OCTe(BK?h}jU|KvBbwj|XZviKL2AoR|X<x0zs@Z4EPRlO&?Shj;>
z7KefGyZkCgWA97O2Ujs2zf+y&)WWpnN!Z3x>;3Hc^WT^J{&HSy$?v31LdQDJE!ivc
z<+k0Im8+t4E!MBO_N(BNeu?J3*{_$odaf*+`;Ps?B7XLjmdc-Qx<ol`6rNNp7q#)v
z49;TjXxZ}c=eu-D->~iay0~e3hmG=)nOQ6Nd&NKNJ%44z$NnQ^I>UD6kH@0clvO@^
zf9IpnK3Qwi>dVGm(F*Ul&j~y34o+ZbTd{^!&v<)a%rfP|&No&L2aX%A5!&dnCgf`I
z`*k*(<20ViJkB^NujDPaIcbqe_o|DkXZf@O)|)ZQMcO|}|M|)FK&ocY>N?F++heoN
zp1*m_ASiF&!bL)+3jC5qG9Eu0H$A){T(!q-yG=}3wAQQnM<3N#%zM^(pk%W@x9|F`
zCTXW+o=%;3$dq-7(9y81d$ON}t6T~@n()g_+INA5^T%1GQkBf@p-uj4=6iF?XnR?A
zRvR09HPrsX{O&`=zeN+=OeRScC%=E&CL`tC5Li6JL#%9FW47MTRexSHX0zR`GF6vc
z{9TJZVX5ug9XuMF+3zh1(0lxR+01_nS#_!x?VsTGJJa;1W6PDUOV5wY+I_x9(6ivs
zOR3C$uhZL04*wMrd79<D=~w!V)V)&;nl7Ca(^+wtMfTw_A5o7KvE8Nt6B2#aUfy$4
zYfZC?<tZi0qZ2P)nz(aj@zYQ<v)QSIsxMzp`J27_+C|5Sj((99m(`xU3}EePc-AyI
zT4Lh;D;}w-%TLNOWQSdO!t$)G-uJNJ-$S=2H_6U_#l@WcML}mR+cBoR4JzAahp*UE
zYqC10M^WgwiFv4o<A+tJZ{7})KR9Dk+AFPzt)a!s)0QzUkZL{f=0(BsWojE@%v-KW
zaV*+%@5($+)s{Np&4LOYz7JaszfDb&^flRGqI!ba`)hk)f{3HXn<?!FEzi#7Tw|-4
z^z_VYt+>C-7uKxrTfinDe>(b&@8(IdZ=N{ii7yM@{^3=gmE5ZbeA>30=Ok65|4d!0
zC>E6Ev22>Anzxc*9M9`t&DX9k{wOZ_E!uX;mAjk^|Gwg2@BZ1X<z|*wd*DcE=7*$$
z<eBIFZHvAbrWr{rnp>OeFLhTwP)Dbu!$17b0**J!CM9panVi(tQG8i`g-pzhLrgEb
z*|r?WQflvAv6+d{%B@m<UD?NJ)hh!gsUN-)7WmL;Y5AhQqu-utNXzzl-CX>_*7kGU
z$(#DqA|&|O#Z3Rawx2AgX+G7@f8qPb#{N#PB77%E=O0h@-Cd}a>RqQ<d9ho=bZe{M
zrIbX^jFia^*I#EJD4p=jSYz?-Gr2~4{hfpMEi+JAbtEZ&uiwFstKTPZ{;PIh=HVH8
zRO4!nrix2`3TyO^d!DQz2Nwo$WIy?pYRWWu{oNJDYyGFTFD?A2me{VW;=K6u0VT=T
z`P^r7zs7S<)RjHiBY#ro?ovL<^Z%FnnJG4VtIOFQdsFSPd;9G49kRhQ0%Yog#4DCf
z_+jd<rEYiP((A|n9ynUhQh#$R&Zu&CU1!Fk-GXT^w@aLPT@~&7YPG|ZbO+~2{a<r~
zK77<<=$XA=;)jBobRE;pgUY9t%x-6Uo|<;hx$lfwZDqoQR%6ELO*5M}uYc41u>NDs
zky1hLTCeXx@88_r$l>gF#5PY*c<=j)wFZnvi%eZpefQO6NgR~gB_Vl4+Dr9uXKJJ3
z*&F*}Y~$|opOD&fNvZ3q<WrB7jUVTPA5zQ?I&&oIOWQB!TjHDbYaR=m3!Qps6ji>H
z=ak{!$x$bl<gu~wZ*cc4SRQ|YGe|7%{d%$0i#zsTc=)f-sw(RDkBwY;>)MQ1G>=_u
zy?gLgSTH-!E%}X~?zOV!@4h!HF8^RbjVH^Z1-my~S70m(+$Hh;Ys`)^_MWN5>t?!q
zd7$>EV+zxYXs*Recdx(7_l@Z+&r7B`20v<#-|)8Fao5-5w!@VSpHnrT4mlkbc@$Z&
z@{Vr(&K2zqp1bljGqTvHRB82HQ(wO8^Q<SDKb<ydc$rt0J}b0iPo89!QfRrBH;8FY
z`Gl*M79z8!$kv6IWhJ&>zj1$m-j12P;fmqM7T>+*xV7)@^)t01%I}MPldko3{7euE
z{;|Ps$NP+Rfxq)NJ&Ch@EOlt|p1cArQJcN9ZzOZcXmQqi^}Deu8Ew<M&|EI`VjcGt
z$91PCZWL({s*gMV#MZgzO;?Y^_7G29h1GvD__kf@d|UsmVZn;RBV}7>tL~i1Y$LJv
zX-25ZGtb}G|LDesANI(aFSM}!wfO#WiMydHTeF{k-;i;Pd&|#b{Y`)WUS8GqDyeXX
zTEqX}nrp5L>|E7+N~R&CBEhu5rk?5I^40D$HqGG5G|3Wv!PNU`$ML@^jrl&xt3F&X
zag#SaV=`}gkF@=TF3;WvVcusqa~U*8u4xF=boE)0eQ4LG6Rxtd2j;)sBzSAz{kfc{
z>+F~`crI*Xd8;)eGCu6w;x+w|)6*JfY~lDGROoYT$KJUSd&D~GYThgEVU<10x-s{R
zdsWs2)|qbmJ+4fh>DSq$Y<a?eX1vhs$-)v7n5W9E{~yEt-au=$t72B_)K5z6853R@
zEM97_9{wa`ZF$k@Hq|?MqO42yzh>c#H&}hVHYfjW_@@ZoUt9W5Oz9V2&RwX}ATg=u
zuyIqdKzZnf5KoP@%rZO8b(AMGmK?}xUZ~jSeQ3Hn_trDsQs;Et1tnRV+OKdLwn!%!
zd<{!vp1IKFfbC<!6OIl~bT0{tvs{^JoBBdsxu|XWd--)O27z0;b$*8}GWg!%^u+al
z-z<i?Tapak$$q{5Yw^mW{tQi~c`grI%`LB=R(dC~c6r)9#eaV%2vlxe$u`A$gKVt(
zC7Zq1BoD>rYgT^#C3e_c?8i#aPlnS@yWit~wych|HcYK|$-i3%O1U$Q`qfp~W^D7j
z5)!%njnVX(m;Z>R+!ZNP+PID3#N7!qh35yG9uVld)@J%HH})`R%G=<x^ShtDxxy-?
zbg)K7MSfGVe3l5y(Km7K#@zoubT3|9(pQ|g`q(-H#Va2!nuKi=d{p*H?^(e7OCsXA
zOmkNS9gRIa(W2O|OJL6AoziR1N$*-)#3?f=ym0s7RqF(tXN7&-b2M?6bI9EV`%Ow_
zp8N2{;38++vL!RNKfXNSw(hI-Q~$>NE01j5u=j8KyZFmNVKd$M8LrpW#67C1Ot&t&
z+9;T>WF<5`r&s5?_w{u@4y+E%jWJ!4%>Bj9_~b|1oA2Uu-<=jWa{eE*G4ZL=qm$e`
zuN+!a*iQdibeMJ38HL=>j8$x%oEi@`&phqSw~0Sx?DECkhh^@z>ESki)mz^4tdtiE
zT~M@G#b9B(>pJ~q?_3_Lxv{?cQK~C$Tl}bIPl234ZRZ=&|1WI9OgiR?KHtU>G(DX?
z)z&dHMDXjQ`cCah`xY8)-KX!#Xu&hhXwjm=Ct`azgRV0^ntF7C$F$pP6$0v)92QQ9
zc%~M5GW14W#&NC~uM2I<9L!xxj{WuTHWZoMeSpVr`j57Qr$c6?pP#9m!1*#W_J3{N
z!99gayD9?`J%z)v4zXL@>2;}I<Gnc3B8L0A%za+Xrw@-wTdZ%{{zl_mh^MrDw~u&2
zV@hQ}!>glT#nf{oR%eR8n(eMwCMdU`X&T4tzXy-jzgK1YBC}VX-?u*E<D^sPoXUJm
znr`mn+c@3(ZM@~bV;K`~uDj5c`kMX3!?@=2jjz9%zkcU=?C!+}Jt-~m7J0KxovuVR
zXB*jeUzoKf$SUNgf@IdEIrfYHtYBQxaJfEubN96P^phry6H~t5mfpC+z#<`~Pq<Gr
z&{g)>4wt}tFANsUc^q=~{PO@c({TCkuhLGYd9_bIzKvr>-uff@vwYOFE&J=Q&9D39
zo2e6|s;aOlqw$|g*vumnzH&)znbL8%Ej>~q{%%ZFf9xlbi&h6+YB$UHN3QDr!e_ri
z|K)UxYc11{`Tx&xP)jyrJH+&Nb8d!SaXZ(ex6-K_3p9AIFYse2FfX*8yOb@}Y0}S*
zL!W1x{;2x*p~kqu{Q1pYhZ!Guae8F>{JQ<tTOue)TKjLopA$K2S6tS%oEx~m@~7!x
zJLABN&)LTwGS7>=>sGF5_r2>!+vF)fbAIth3U>RgTT@zS(|PK^wdgHB)BeqV!L|F?
z>zY?Lqn7=ev3`}u?0J)H^<PZa+SL4zclY$0B}`FgMAas3=4-idx<xIUpE+Q&`@PVV
zX?set!e(l05t^A)xwSY;eaS(#mbSm1n<wl%9DMD9>=iYajmJ)l)~GD}<fOlP`h2I7
z_NSg_e?C05peOzzZ+vClyRQ<m{EX&?lh<nIzUs^U@7P<fw^Vf2<O$Jpxa&U)9sFs$
zW~%IRTa)Yl!4XH+O1aA&E#3cO<7AeYdn^|Z3h(QZW;@;JvtgZ^s?mhVe6!Q(rY|x?
z1uh<vnw>R$&Fp9$BgMnz3+5;9V7e>U+`sV8@~C|_hDYwH)?I#a_UHS<776B|E$?mS
z&zSjZL*JQ{qO(jIfqpG~WhK`I%V%?S$z6Nn_^1ELLDBbS?`|AWF;5boc1y^nYL?9`
znbq5l9&;_Z@tO1CEs?bOAy#i!RP9acV=>b+POsgu_k8chORMI7c-|>H>%d~q*}LEV
zlWPk-_+Pu~W@6nvwqu%Gi`Why+#DgUzBMb~y0C1=l!GOLe_M|KHaRkN&Bx;grx;&#
zI?1{A|9+Wfvv19U9~|qizgxc9RYU2Iy!6yr**A8G9P1U@_;5q*q6c^NR(|2yIcJyP
zI^N>{Da*S~MBQlM<kCFgQ;@+ck?gx{wp&GRW3bMrRr4z&Ym?ooSzdg~4iFOEanh{$
zNL9@Pl`ugk2NpX=llJ}pFS{J`E}MQm_}hBbcN2Cx${aFs<5<h(6w?uw>>%QCIp;x|
zYV(Wyg-?x7d+Mazm0Y7_74P(AMOKdeyPY$-1%&LE8or#AX56VhxyH3P=jXmfAHKG%
zt<(!Lw@ep580q(QmPw}B)YdzpwJTP*JH@=V-1~IxB*oT6{5>V-O;SFaIWC=Mc;dCp
zoT;1FZJ7MZb~e9KnN;+}|Gi>s54CzYES;{<f6$t5ukVEe*8hIIy*Az8bBF6KroF~K
zA=Yy*C9XcO?q+%O%O3`38nt3RDY&&PT=Zu(^ZKb3{wiPnf1GDqmT<i{&8R2mX=r9~
zWs-OI|6{RrH$`t8QfA~)xg0O1An`1$#M57YhMcWdZk7j!%-x;y7F_(_A?q?TcV1^@
zP!?Bt*OD(PcNclJW|hyHG<*Ak6P2nn8ve&N2%UXzHpeA@aqT39w24wiw|<&zIB%XW
z^KSL|tcMX371ytFm#G%|GXKerD(lmEw-$Zxy>McaUzZQ3+QO0p+irxI{}H~oW5P^T
z)eqr*O)s0uT)6TD+Gfkm6!)r|B;jLM8nf3`qnWq*hy0}z4XTk7^||&e_&ZVJ$&>QR
z2ETJ#mLKo0Os@A!Je2Z%O~)a-&HQu9mfep0@yNcJRi|$DtYpor&-&j#`;sHR<x{lZ
zzvzqp%p5yrrM$f2_2oCq+aC|)=F86D*nX_v_S!46xf)MczUe&mp88<P#x;_EFBGll
zdbVVd-0i@9nVYPp^**(qx6H!H-?o$MpTpwrhTld8JKug6JQ4XaO`=u7S*Mg={E+aG
zhUw-JT3UvRA@?5Z=F1*^>r+?o@zklLy7#ruI+iESx%&46i`q&(-QHh+j>lem^>9X?
zOknCA!!V~zZr(G0ZZGy)BKxATf%C{8?Wr~;`{uuHGut)Q+2%-rSGbJPoVST`YgT=+
zT(M}jo!P6BRSi;V3&RxW=XNs{uKRNH^GDUE!qbjSJ-W-D>AU{D$zLDmMK4NHGph*Q
zTpKT_8Efk>yY_0i#<8R_x#g0(%T~J=+`qu+EnTb7=5G5-PO`kPy+q<S%cGp7lXo8u
zjg88-oBlC)*<%x(51LNj9zV>lTKYZzR5zo}I*!!&=4yFvTBSR>)TG55|7yxVlh0jh
zR??Yyb9)<i!GVzC_bwN0!X-`>`@MhC6k%7V(CzSI&&*G+H$A^~@bw>!CqV_avo@X0
z?9vp!`L#YUq@*a*>covZNl&f)-_+MGoojp7ZOi5p$HLNkCum$zI(vS0QH*nt>0Q4c
zl{*WL=Pv%6cgH~bUPhqvyxDvnD<1oAI$GrPGx~e-1O4MGy<+zytaa7$75Tn@;g@Ma
z-<40^iFIH+_h|mowRXY(S!Z@I^|8%;ytaE)KcmH}OO1@}-yWWld=YTtZhygVuH}mV
zs?>tk)gAPWs}5Zoo`3OxSZMgdC2?T^M?YQB{WCdFX!47roU6BfPl-3o+jqOIoy+m}
z8*A5+a_I;A7u(pgDs3}gIXPzX+(*By);gFa@H0%lYTxR0XRdq$d-YPkhpil+FDQiA
zE@_+S7W}urX3xj2c9zo9h2KSPvQ#g9bW&$!9rvbIv0XM=H<hk^^bh!J!LadDzuu`|
z6ZYAi^nB^JCH{0yVU45Q3$=B*N$szUZ@(z{S^qlEMTvo@$79j1Ibjx$&v&`lmgi54
zG|TPUTrK$X?TnVrcJ0f1d_Hp9+f=jgemu8Jr&g^ZAlY4>XT@i|S4V6rj@8-~O+S4r
zXnI`H4m*#-k!mR|d%rBTx-lzt)7J|RPI8wV|NYN)62JSF^Xq3iChofK&K#t%_RQ%S
zJRiULZxdyos6R32hsTP=T0B*ATf%Of-p&91@7`U?Gv-|SR&;D#7F*de#aStv4)+_{
zsGjnbxFpx~Gm-h4S&;NX?TbwsO_FiCqF1^ic^}%loLf`6w>EG83Nu}m%Pj?rfqx1<
zyfrOJci+~*ylImZ+l8~e-~BCq9A)ov>^pGd=Y<E8XEV$B_v=+8h5h>_zhT8STS=Mz
zLr3pi&A-vI=!N>BL$Qx<FJB@pebL(Ur`?;We~cWvH}?P1IVJh;_**MQ{?4rU?Kg5N
z9=M*V>=a7haA!%VT-s&k>fc;*N+lR4oeE<=ud5wCyCo@OcWLWM!$R&(ZfnKK>h>Gl
z)CBi32;DkX&i*W-TGG<pLgBxVMt3iB#x%}KQQsq1{OfkDp6NQfrG6=6tN)4gI%UIE
zrbeIsUM`8*VyPB&v+~)y)qK{;^B*2vek<rz`)`kzqS-ZP_dOF`xartp)u%kyo4FR$
z{@s@?IBj0aX88q?%iVoKp0F!%l-cOXCWhVryLZnAO}XW_8`w>b9iMS0@E_lu8-YB}
zUae*OHI?P=a>s_dOvwwUwjVcqC0FUEcKbtvE+gX({z%1(nV;m;*IQ(M?q>Eco!XRq
zf8w<@!8023s^j)>fB#qWLY$|=gOT^>HiKx^OfH$wmj}cybSCCqa%yEdsb#SI>AuXe
zixnC-l9n9kyLf9$4`b26Q_}*MFy)E_Tw-<)<vyWm8uo(A@FM@m`5H=dOS8BH4?ldW
z_Dj03Ea}Q2rC%W~E1CW&8Be~?9k9D{ZR`EV|E^`EmHf}S|1aapo}`?LO-_oO=PcuV
zZ{&rjzgV;Azk9xylFLKx!mBTDTzQqp^JML*AAS`Mzgs`m#yEVbm9Kp==l}neCkuJ)
zSr&gbopt0vMTC>kym;S-Hs<>mKl$qZaM~i5K!q=L+fFYrv6H_(W#iIIzI!%snz&B;
zT*4oF>)9vu%{FpDjnR8UOzWRm<co@ST&X^Dm(9qtY301qEGa3$&LF{SVJqt5-7<Iz
z16a7e#U)GSKV5fJE>&O}&%~2P=L$_;UMrsZuKKqWe;l7?)`adC6V1b?%`+F*cB^oC
z@Gn1)fwR6Oe8%;)HCvzL=RJ*z7vc_DdNaa6F7r*T{-+K$QHzQG=X^h3-@nRSB&i{`
zu8+Czn%=g_$}0s^)?ZbeBHx&Q?wf}3=XsxJ7WP%oE+`Z<`co49-(%X7jlYUNKAxwq
zefd@Qnst9Jy-_%L>{L+LpS~KkfUoBJly`bPI<rQ3Mv3u~LhrA8HNBs$X4(8lHYP!?
zDEhEO+?)x!n7G%hy)oz0GP#&5iF1;BulX>?I^Uf0@jdrzwTlPetz47e@>Ru9&SA0;
z$GIO$jw1ILOPc4oPv7qGE@9@&;LyrHzW=_aroa7=x&NBUq&MQ1RD%jWTr2aucTnEd
zfpPiAM>1EQcSuP#g~WEV&tG+AmECOaWqM|NRgaWiymIm8)$cQE-@B`tNlNLc$$Fjq
zvRuP!+Mav&`9rP-vUkj!?55V#KT%t8&R%xuv$Y%YWpCeWR9#>D^Q1&|+j8M^FI=SC
zFSey~G&!BVoI8KXn?oY27ugt?ACNsVRZx8$Ur>;ca;46jzXAszyooM!*Ay44ardf~
z{qC?ndd_F|`IG;DXPOzd^mUWE=;N4tLDAL!-2ztcSGv4`b@FFc5sLtJwbNChsnvDo
zHLdJ|bx+rQwpNyZXREsETr77ByW0om@H3gOe+$Xq+A!(yj(zV_Ga2Nq7Cv6yVbAX+
z7rXJChel<=J@MmQ-o1Ci=lGcH$a+1=YG05Sr^T-Wp}QG-qz&?~*@VBkr@Z#Vi%=8p
zqixUD&yT!u`slImdgrcx{P(h9=BAbITc54`+xf6R{oUC&Hyj>UUYUBEwee`Q`}2EW
z>UHvRJ}|^MD(ro;g>&1N6)_KY?lP3;$j!QEK6k~B=MJCZCA3dx7N2WRw@dz<bCQQ)
z{Q=pC*B|(j8lMGCi{4?#V0!st)P#iH(N0TOTW?zW+UWTPkrwq6B^RvT)(4839g(u_
zPp{;ApOEDD%QPq=XXX0P?|m-jit~<dxKpH<zxKntoXQn*_FZ4%uIVNC=7Ysq7S)#y
z6|bfzXqRL@U8rIj;PD`>TqZAS_s_W#EmqpDO8u*|=Xv~!|K{IoKb?CdRQ@ljE=~0f
zgHe7|R`Qy%#8+--KRNo{sppk>aj8h>%Js?+q0pX~XOX{eK6CPuPGjwnaq`I1vtrWL
zIhk~1y<@@Cq9oqzGjDV<Io2L95nCK<J~8adbCq<yCC~o9syz06>C=FFo20pqTAE}F
z1-@ar@lJoW4o7QkaO3K0JAa!^xb=>6oluZ)yhyEe>5~xFHyU}b?zqg}9K)f(!4kjg
z!~I)NEl=|@MsG~J5oN-2rBa&7=yRauYX4W^4_ZHcH+SJIRQ~If{&<Jr5+1k67b{cs
z`*(F5sqDIPA#mf;ADacfDoY=j5wTmw?#P;1@nTFKUA1<xI_$r*EN=XL^v_zi=Jp3&
z6NM!gLamlK?wWhkfwAKEiAQxy);M<YyL}ATUSxhN{Zzt{OWHH$J-=%7x$HjQdK=xN
zN59>Eck?j+t?Kl}p1Z>;CObO3p6GDb<>J}N_rteIyW~q))ogAy5bO8sW%~EUA&WVC
z-z}4kU5_&buJJl~xgPv{_qs#){=BZ!FGHACoZ;T|&*X4N`|Bq~?-`eOUzd0+Vcit`
zZ)W($*&60tdAIprb<AW+KW+H$Gc!Z)t7xf98uC20Y3n2|E5Epw>!W{ePHLv*)&tv{
zWrRzNrsv78Onel!jI(3!tGKt7`irKvU6m1=o2;K=Un=waW7U(10tH-&H%|X+xnxpo
z()e_7;na&uCr2qy<WIA{#?rmBsw{HxCi_Ve*~Rgn_Aa@j5}?}h!zS5&(wAkmlDlQk
zOHAWTxsvDdGV-(T+*cE#esSJ9pU<1Kd|zPI&8P(hsdH~%SQ((qB75cBzQ^-+{X5_$
z!IZy+_t}pH_q4PYy}$VWW6ON!1z8_L3YR~Ky6ovKzUkfOc7c}pg3I#mPMwsXF1j+r
zVNr+l(S1vqR!Hk^a62_?^@EsyN~Iw>GyPc)7H@m;w@5nZZT7h--*tZ%zIwySmJ{~j
zS88T@mDTC%Yszw@!VVl3`1L{Wd5Gzgi0daT0@jNMbaSxk&Aaia<VDgRy*vXGlNj;a
zGIoWnW_|fv3_f&rNM?7wZuqQf)~@gGwkG1soE?Sv8OPnfP3!(=y!frtwyyts-KTLq
zy^*$?$6dwk{^MKOhl;e*gUa{RaR1X6e%fX<ZOZT278+SrGApxZJYWs!32-<NY@hU)
zuaV>4m;Fjk$#X)UU!P@C(9^$KbVJPj6Xj<6SRUMLvpVulKFGC>@#oIK@FiuOajBJc
zYS&iJ?aa{IZ~XkhqvU_H!@8DrxIa?~S#V87?WP>_i*HJ61O<LrPMrTODa)+1V)3n@
zm&X|{Rh8Fh8t*=k=$V>r@+ag&!t)pRcKuaY_D5D`m*{V%`~IJl{}ohEKJ$~ye8cBz
z8)N^rrK_c$`RW|bSZ@D&-Ga0Ggbv;lPkCw4^v1|p!GtF<*UQ@a@yZ)2JMGoZ-~8CV
zb8F!{@!xyX`0G_=w<sQ6l5%*iV7Atxkj{`p&6j7ryW;2by4q0a^zNoTTdO0J=as#=
z{xzcb`F4ZFb5dAr4ldjNiPQg5_65d8XB*W|^PbtSn_0ilfwlaWYw8@|m^-IKewv=y
z_&F=Rz?$)7XByk1NTZ{N%R8E$>{kqQw(MJW)kQ_5=Ad`*+iUA49%MZK@6o<rmOExm
zINGGT#q@ZwR^p*Kar`sya<JW2Jb7%k0dp&7)bxMz>fbS1D)0OEPx8z5wI6<-elek4
zs;XA{tdP?ChU#zq-{!qDIP%v1(9y|#$vX@_f8Ti_sVvFsrfRRJ-Gpxmy(fQYbG^&k
zry*p&RyHn=nTcgt_?N(!-!|x-kh)|LzI*A1JPU^@M*lKp`@{ra-)DMQViPkvSO08D
z<L=HBPu~}INt{o5wFP|s?7x4m|G)Vmx7tU|7t-U3o@H{s{m3EuZRxfbMh^0qmxSfd
zFG=9&N_$q7SR}D*JyYp&pQFV~7yObmHhUZC^+NbAlkok69jfa%HV0kV=kavP*G1Dl
zJ8(1a_ddPZ_*JLHmF>PqznIjd&a|xIU;E4GzL;sPwTnH=JeFt2i<eE5^<I0#s7$yv
z<omju4C%k-e5x~R3Nt6N+S_FbygBT$t+(x(W#h&~M<uq+Qi;rqRc2bV{M_JKwsn&v
zd#K*4%l&@NbIreT?aIHoY4aNKEZYUe_ioB2#c=L*3M}i03{B_R8(aEfUcPd!ix<0;
zf@6x!+fP~zvAN8vGFXIncdxL$BgQvXxcdRuv?`^ybLwL))@)nobg|QLM#sP1ANF)R
zpWU<4q<?W4Uwh*3Ih&Yge`U?S_UC}lhb>;_pHJVJBHBMaE>!ipuxU$q+~fPs9=ZDG
z_US)4%9Q_+gPl$J*u-BFh7Ui-zcyiHoq6Gofv=`}-XE22*UXdYf*#iV!Dp`@malQ)
zd@Ug6lC5}lX6D{nwukGQ#lEdsuw{{-&P+eg7arn)4Rg8QICM-sd*D+4k=gIP^deH0
z9$i<vQ&fyosh#8Ci%VNJxlJmR-nZCD<nOmtyuO7V(WNXa4)r=M3zXk;I$L^HouR4k
z#fE1#99gdxdwHb9G3!)0FFCofH^s0|&%Usw$@g2Sa?OpFc=wJyCbeNZE#>%ISl5IL
z^X+!b^<B^_wDDHe?}G=`<;!?W?V@{+E>2rM-DdUqgs{u@?5wpqOO*I#DfVr!xNs(N
zcGHZ?4U^{P{HdOylk-93LW~Zdq~0I4S7&xByH;d=G448eb7@)d&Huk9S)L9Ic(B+q
zJ15@mqC%oxN7=pADcz?f_s@B<TxH&_m6P>nxYq7APEo#larSbnc-cc2_oRM#sLA()
zCFQ1;d+tP8<#3+mr<H~4*Kghb^r*Gc^WgRs!pt)q<}4I2>zK7{Vjthaj|-Y(RA)cl
zyo$>=*Yo$bk|xHM(zVO3lqEbUS}7rDUj9GGVs*pkr5<%_rU?kwyfT`*Z|dK&riMS=
z6YC6`A5MP1Rx8&^<jK>ZH_ewbZuhgZ1bFAZZJyYg*0<q#ebF-(l^|VCCpM;=Z$gXK
zrmhS9zh(2uIhlqpH|ojAo;c+v*gStlq4pL-=B%=o`?;3N1rKIf>hFv@BB3XdB0q11
zm$izD!(tU)rfU-;bJAzAhMlrWR(-#+N4m&wM-SiOi+B7a?r=>1X4_Cyx_9qN>%VKZ
z?=rX`Jh?sNeS2HY$L{I3>tpX;|35+U_k|9}P2%>Pxt;;OXQG3f%su;hSpK}4HtEk(
zj!MygOREL^Ellquwr=<kot#+Dc4hTz?RS?2KRKAr<OmFsGp%g4*E4ceD!v=Me(kCa
zi7x~{iTUy;EWEGkBlR}p)RCOo)`uPiM)*7EZf2BrQDELQVdADIeY*=LKic6JQ~Kxr
z@=Y17H@uQRKCbz#^Oj}eMA0XYmEWg&Zz)`U`)jVebJxb7o8F#MkJ&l(<l8ql!ql&9
ziu}eu*UCv{UGDss%oU&A+b+bbe&J&6`||v!qS)GZS_)sJzdb6*iraL>_~f;0LzdQe
zc~^x0b<TWa^C;DVllhfOz_yzvbyl(8o44sD#wMRpc+n8O?(sjiS4Spk%lBkNxPLjU
ze6E1u1Xt;fxvWobnQUKU)biQ(&I<ht=Z~MhAK@M!_EV;*#69B5wCVe8zbt%xPh7Ka
zt#H<Kmu2eD&vy1WsJ&BK@#wbbmH4hVzk4PL2J=|msycdO^>PjM4XkG-tvO!Xdn`Sw
zGhR-3nc?dBQ=B(0U$(e3fz^z0Z_@q72fH2$Z8)U<=*i;O=Fuui6TkZxdbY=PD{p)1
zr^)<M=cba*$~Bv~&pTGG$n^dkGlM;MyUu}SO%<6p+KoPbJ`iUmZhls^Kls4xCl}(H
zQ+HR!&$0QuAX>dGb<6gJ$G6_UHmk&Di>m*FW$Y?Kd-EmQLaGnC+twD{%fIx-LAL9+
z?xxnR2^@|N_ZUxjcStGj734YJ`#sGzp{~>Qit-zu<kyYY|NRS52wh(KOIRS>@qbUq
z*($g87xQ+$R!TmmGyV7D{R~pN38H#c)jaJTg&U^t{C=I;TKv;HS7#vxomYDTmUyjM
zbHX6^kVe#wExY30W~nB<N!3jMI(6zyZHLf6ONA%=p5iyAYp+b76#92kXW7ZyoA*bv
zMXr1O^4f>`YCe~iRMXFUZLiNh;1<yQ{?*BU{rgRC8@yyvOf3FeXDw&D=lB%Eh>dC|
zPKrro|KaE5ShP)Uwd=XGtxs!yXvs0^e`}oDD7e3Fw}H}|y)Si2GbVp``IojKWd1I`
zK#OOmjz~W@R{rggw`3Jp;<h%C;E2RXjxW+x?v0ywlv%I;=dxmAK=Y+ucZnCR*~&69
zdmA0u-|$OCr_aCf=lk{DoohR$_w8R^G=bmmv*E7q8U~kFtL<sAJSlB5Rp`Mhhbx&!
zR(qD-3ynNFhwbg`*1eNYXL!{9+kaz2;`6d&E9dd72%j^h#x!Ai&|+Th^nQsw#d=~&
zH9Cc!Q(u(DJmdY-m{W6VU$F7ddn&Utjs~=_&RU<H)ljjdtbu!>h{bXP`}t{+MW^eg
zvX$JMyl=~m7n8h|k2)NTH{Hup!o18fFtUk_^P7uE)be*$O{e=!^ryBuFl*WOyuBNL
zt>e+FO;>K#KHa@umh1Yl+c&vHjGlZBQGLPc7P9L|qVd(v%mS6)X~rqq2Cq0nY8T2&
zv?&~sOB7#x`S$Vo(vn6Iox7u3{@QD=5WSv#ezW$5fV(n(SJ+*QdsOq5<(ux(Z;THf
z_WE9)CR`%jmgV~E^Ok)9b82<33#cCMmenn=_12lPZh72;hu@!7O?h$jZ-_t+zw-ia
z<1}6|rsPQ;R=bWK*}s={nVH|Li?eQA<!Re=Zl|oso~rW;a?)Q4-3Uu+JF@c3@ly<9
zYNu7Fe3^B#`;D-_$H}>S<@>t-vOoW0_r1nY@@&xoZTT;o5)Vi_?bu+p*WmWv%}@56
zs%3b^5&Pp(>wCXr`yAOt%iJEmvE!?5_WkwO*y+#zKZ0iaJZem>_U$YYTPpF|ddtMZ
z@Yn-u)q)v2s~>*0Kb-IXDzmIZbJpz--RG=jf<<45CSG2zHG$<AZ^dlcNtsoAUgcA=
zSDmb{i75MZ_x?E>_r<gAjDG}vQtT9siT`r<l}~ZlrJb9fFSftI8oKKJt3&JBuPXla
zE1t_DYiYkXNlmt?_;R0P%!)6{KGjOw@814)wBYQ&%Ko<3c7KmPj}mS<?!lOPDyZV*
zcFm`MD!TG3C)CPZU)k+-`pmbJ_YLlTojYlEVOHzi-5c+{ypdN~#GPv{@akIk?P*Vg
zc^gE#FL(a0Yxd_ooEvxPP{sTOg{`f(e)KsRNGI8P#cy!zmEv7db9l$~rM}L-3we9b
zJnpfoerp!E>d@2Orqg_;9G`q^SNPlAGV0PZV&s|MpR-BbEubUX-d+(?+0w~6E#kDk
z&<-1sa{ec)3R>Tv+|p&CFLT*`*2cV~86Opu<o{h4+GH_v%0*$_*)tn|oLf?x$98(c
zFN^yHw{F-)m2cnhM5gnP#kzIB(rVw^F^MIwIkNZ6tE-pSKVz{k(cN?NkW1!Wv5!aY
zu3Eq||EW<GtJakZjJfPRD!W|v^ft0A-M?q2tM<0@-V4_q)f2y7elJmH*^H;FCl@C?
z%6fmo_`z1aiBZ4r*)DVn7JfccJY7A8U;TApxa&l2v-i`yeblw1JLTSrHa_WM+Gr5<
zfBjVNb?*`qN_RDW+kEgV%Z`&<-@k0!7O<mg-Pd0Zd+#2+;u~NumaH)+?N6xWz7HMV
zQzreqbF^Rk=Etw?VphkZzc;SD&o}$a?-&JP$HFCSInN!>%?th~Hb;47{;3UhKeGB2
z(;7wgUTT^4aHi6oRdT=C*&j!9C)~W?DV4t7=Bjl2f`1R)I1Vk~b)O|ZTl8y5P2x<}
zQ{sQ$HGI}GyvN`xEM6>a)n|Ho@yDjzdLxE^N)J1#k_~RLNr~Ta*ub*zcj?Pw9-UkU
z+rkjB^NAT(CR=4JtNFQtb3W^T0k;d&>b`KUW}dzNR3PtU{%!2G%?~6e?2>W#w10(=
zUG!1Ku+FUQ94DVlcK>O`=lvzUVaAz?J+oi#ezbg9n0VLR3*I{01Qwn0dNtQ~vI<M{
z)aX^2r=;y38clStJb31`@tdw6a~B2Qo4)7zLqUy(MuDUIwwq7l=Q()8|MRo|_pZIr
z=$hc~zeFZ-O^n<^m-;7}SEgF29J%Z~wIbq*MtRC}Z&i;%r(3!IK74)<R#?RJpkZam
z+Fz>7shq2FeOB=cd)Ye3tot+bLg;tZ`6)`<X4@HdPrA|g==}_vTq&!x(`FvU-A#OP
z+kd{xi=Ck|O~CK*!i|;Q&9#|-R!zIfVSL@@>Rp?v#67K=cWk%DNi5a2nG__-#CLg}
z%l<3tezZmTOgs?5@npxsj;bSTXRS}p-;=aP^loSe`|sdSE2N+AS|%K!e`=al=2yMu
z>V10r$-+xH)1BlRK1EG)UD}#=z%aeD-T3#C^o+QyCV#be`m6g-dpSNx^EJ7Uy|^#$
zEZgP17FG-TAM6o}oGGxN^+n~4<f;AI2BB>6KVEGu>R7_Ke3HcuR*i$F)^_~r?3of8
zzdTKp`@Y-Ej?LP3F$P*e=EV;scF$(pDkpheW#%2jCqX5ZDqOu<(;L~ZFR*DUIQwz)
zBJah2Uz`71S$lqYR~?6_j`|Tr>oUEJlnX(3!q!gf^@<hn*n4bS4EMp86Fz7A#_v8V
zZ5t(1$0qIiyDGeP<=icK7rkR_qZ5t)EET$YOJO=EkACmNJL;i*Nw064&YS2Ovq^So
z<*n~Vk=rUY7Ctrj!n^YRPCkDr!&jobTczG;&&zkHoF#R8KU)Lq$@83l|EL~1KKWmP
zevG2Dyx_8<ucy9lO5(g`J!Nv&0f7Tm9$kBX2^oe3C`3J7v+i$C>eq!+Qnuw3xn`Oz
z7x12A`skF*ljrw7$+=wH);xbfty+x6>6i28udQi5vviu0)KdTW7iByKj}2$I%argY
zcb+kjogd1T7U65(&bnydk1q?}R$q^Gt|@jn;-aRuE+)!y4omS#vDxx&{>>|_PuTCb
zyCbS$dFz~RuAld+El-RtC(F(I6Li7x)t|T5X0)1zzMn34`A2(DsQ;_>zWbX(6vA_6
z1}uvca1M#&5c+V8W5L5&aT_<Ck}TPnzcgRzisze>yMl&|GHO>c)i?6?MqHh7b>}K;
zOQCY!6DzcgHB+L#FMTwBw;c0c^RAjl&r=?C9xh!HILo=-D%GX$`+Jucw^D=--92~w
zM&gq1>r)I@^+-!RYt^_PY*ZC~(Ahk44*&BsxqH?J-L76#ns-a7Jz#o|ib!Vq>*;pS
zjC@5enlTqBuXxT|%@Aj#%T%<y=klWknr4mp6|=)P94opP)IG!Y+FF*E_LlC#Ib5a3
zz8O89WxgscpxJ%Kk<O0O?7P@lLa*wV+43%p44=6)^eCH)UCzUQ$G&mhi1VDC<9pgT
z>A;ty#rvC?D$N;t5AyK7lZ{!wrDMhgu2Q`mp(TduFD~}f?mHLz`9g7p@46$eK1?_-
zV>x|Zk<OQ}P@a`Fn-h!A8ejaIf7Ioxl?;Qp%7Vw+E3+By=k;Dy%0Cqpe%C#Jsl@vp
z-qv+lZ}qM{P|{SHG2cH!R7>+>PS3NeJHPtx_PKhi*(c_rz@2yE(`7S#?ccxrX>9ZT
z>I~cMTED`&U*E9mzjWW)?%qt!DT^Nd%;|Y~M1(0Uz~XDRaPjI@*=5qb?$2JEzgp<i
zv*_HFgE>j7o?f|nlg(}^?@{HMatG#Jt;iQ;`g<@vZo=Dul23jw)1TR!T2J3lC!Smy
zypONy^sNkj^*(o@QkM8BcZ8}eYPLxwozJkhomw&FS)NES`>R{NYYZBDs`rYDPdwV9
zk>z>z&f{XkwNj7Hv#d+&-8=PDVxG;dUssP!`1#Ox+teeMBEJdToL+kTPt1juV+kLP
zyYe;#3coM>Qujt7^flX3i#nA}SF-#X&$O<Yo;CB_LN?*~tb2`T1^Mn?@^GQktNbNd
zrc*16`FHJ2n=&td+bt{pw}lhd?mpCRVB|Je@3fcUj<6>d1z!r*>=w|=Y?oC}f2gLI
zS!}XIdiR<e+`=BcOpl+jERPCWap=*v9)lFU^Y(Y7DrYZ!dNKXuRQ;f*`IA@PPJ7q>
zDp2ecqi2*_#;ulHg*RufmHJicJpZdQlhgUIZEGeJ2k#EiOP&9#@K1|L%Iv(i?N9s9
zKh|Xzczi_t=idqIzL~YPJoS5ayCm58*|k{*OjW1ftNr6&c(+l=oqMX=6qm1)s$*5p
zRXq^B{D|v&{s)ort!{c(di@NRoj=bfu2_EbzM@0KjTsWFme<d1-t>9ZtA8Q7|L<O5
zUw?LH!oJPru2+iR?XtNaF0|)|uKYaLv{+qNr7G8uwAlR`v+K6Uuj>+=kyjJdHf_SY
zSNcCcyqNgkRXFp-os<KsZtPWTI2G^rOJUA;)8nxYJB4@IZo2N4`}$!ApS5M=#7nCj
z=gr;8=O%x3>*;m9dp8B0t6L&>yL0IohQu54&pmi|FR+^%7GA8Uv!af7)0TqL5Y06i
zrxwNW8me<lW!i3ey)L3)QVHvg(_VHK9;w^a7d2m$Iw&{Ie#KSyte2stfBpxhn9bF;
z+kHTI!HF!luW8EDy012^zQ3wvcfKO)^^*&E<~BZmYCQYW;w1lq&Bt>SP2@GUMb=pF
z+Ngcz;N!jD%FKAYUO&HUmE^GPg5|_teMug%Cro!ICQWVTR{6G6`u&rC$=f;4`1!8v
z$PY})ZLFD{`2WM=V`hv+*FM)Ki<-$C=sJ2X@<&;SR_Ke}>=Pn*Z)weB=ks&UpJQj{
z|MmsTv^T3wk926fEDC>Ay}xDi#^#NaMHJ_yxxVFWk^i5O`)Gb_l|$F`r0C^49(c`|
zG+%-HfZRUjsk3)K)R_D|FlhBso~cG}w`F%aK4;cAaz^b^zNbtvZ`!k{3+Joy{yeRp
zzeOx!*4g`Fr<wS|cCVbAzgs_OUie+E6m6L>wv<PI>U2de%~4TOTBW?8&pV9ooxvRe
zwYsz4x19g<YtmO;yKhO0;>#ERWl%J^_GP{B|ED)o>=Ki_cts3E&j>tnPB~=0`fQkC
z==aqrc`hIJb~Zjd(falC$8{$RzQ<pS{uz5Te)nUR-0ur{yr19yC%kUXWk;Ug;?IfK
z?Bi_Y8!xW7EB(yJbf<BrasDlZ#XJ^&d>j}oul(m(ejxXs#aZvo$CfX)ieKdvE;K8u
z|G%G<{QNh^3aSzu)F;obZdmPkb=huB_dd-gqg08mM@Q5BUtT<XYmR5T%1Ohisw;au
ztuAcTxYWLE!=lYIMVzLta&gpO{h;W;IUOchYyEp{_o{zxT9PYLp|Lrb$^TJ=t7p5Z
z`BR6?=NTvXCu`?v#|KE>?y3{rRQ<Vc$CA3HWraLT<fQxbC%kgVkTJFPmb>LsShw+N
z{f%5!hi@l;nk;Vc=9wtybh|*XsN})S-lsPe)INV)BeTTt=|Q1Se<mt02*(=V>B;;1
z`gY-@tV?${CnrkwFJDkQM{3j4X}nzP&u1RIQo$4J$8_kKvdG+x^O7{)%(i`V#C83{
zyGxUspULgED37{2dt=m_QkEGnJoa2PKHPqA@?*}fx2DcF@_T|0N>?tnSQ#$;ySaw*
z_a;7zJBKIsGPtalwA-`6eDi_=%@b@bGml;GvyXh^6)$#jj?R>Ymmfdj`17~bYO{I2
z;>Aa^)x&SfJhI{mWiJ*B65bstS`{I#y7sNC_x%r!=QCW&zsp(|?RxJQ{XM0$mtD?1
z<TX!r^v^$v3?}n0RQb$Tea3yZ@d(q#Ghe@JWxcGBRKGsQWBVDGJ8eR`DxU(cr&zw5
z;3Z-*_0TNiyOFyxem{yicus7?j;&8K(|$xxGrqc<@!${cP2xXJ6@C}kUgo@H%I1Bg
zdt04%FX^}c%uutO_kiA(*#7MYw#{R&x|8yHK_t&k$FEN=q^wqId&_?I!``)$Y^`1?
z*B8%yDmqVK#gik)MTFRc58UJre6O|K;&q=<bou*l=T>XJIcU4@;3{|SlFZC=1;3Ao
zi+pQu>V5cmzN6)Vi0E4`y?gGhtW0OPD&-dz!m<0w>$W{lenvJ)y)mA+K6c07Aj{kG
z#lc@K8C%8u7McV!_uQLWJmsoiO0ZMjyI0Cu4!>pGpG}c5n6Nlab$-zusc9DdbL#JQ
zd_2h3a8BK$Z(hQ7JIA>ud-_5@9?8Dl`E`oLTxUnE{Am&@SC@wDIs9){widhZ>opn|
zt9O1}RyfaS&wZ9z6O0lbPd+VvInZ}zrTn|c`Duc?7vAc4>$>Eu)rUoHj?)64F1{~d
zo*K4xhkCX+&nf|fpbo9JEY^}l$FINDxh^l#Y;ADk{x?6#sPop{b6U%bYTg_CGM!Z(
zx_8FfYg>&(`p#XsuweRC-Ki@Vp7IXb`1_H$m27>T)uX7sZ`m)B=HB0|?vSarG1%hL
zr1>j)n6FM2%rt6yX?dwbbnoHiy<fjRy4;l=oEu_X80g~~JKsXE|1neXE=A+~i83vY
zpT6&VB%dVwQ=j*zYo^i6l9rh7nF1jX|1XTZ8{PQX@A=Vq$vc}E%6otLIo)>r;_saL
z_rwmT&(1&hHtoF@?sTa7lH{IKlWre3<%<y6#GVz#fA%T2!{N6|eviKwy97MUTtDZ}
z(xSXBevNjwTh0#s_BY;{$q0%5_dZlr!t5HSx8U8kxmvR(YE4i0x%5fbMTtj;3+66b
zc;<)T^(F7Ws=qQ2|5`nJ;p8bTJG=}`Y}s#D<i7jvkTP+~C+~yNnL4J&W0H7Wep_A3
zGWTT)SX5p&Z_P~sfiGs?)*4n7_-!^%;!oLm?UnJviBjd)ZkDdFJtm~Uay8F%Vy(Z&
z8gbQKal&u9*Q{6+wPtbdcdHP^JuCUvz2EiRdAC;PUbb{5yCgHskIH*gE$?Y4ADe&6
zWirPO{dXIh?LL+{)*Vqir^QupdJ(6DOy7+{a}%>w*W0vbcR4cKOij^q%>Dg?OKMkS
z#P_RWfBrtcr`P&N-Tj`;9K#1UF7JuT%(oEe<r5Jqwc_y>TUD&^-^hNoq}MMmUJe7D
zT>G5zip0Jr;tONa3};TLnqK|wify{CcG{5(IaVKX7XQ|0i5Ki~&a2tT>~-#$k*rHd
z+lm)KJ<9EG6D<56DMy6gtr0z}!KJo4*o2LJU!wV6W4*bCIq&woi;>;bd)Vuq{=P(>
z%`Wqn%gtJHKf?G?<itn5Up$t^JpHlufXb^lo+HJnGdCVEv*5npogsc%U}Bx*GmWi1
zh8<JFLvH9S-IeRlf1+CE`meT+7v?;F#`<ng*QICARtR@Kd?=ZwdNgsVqwxQ-UD^9K
zt}~F8S$p8dQmLIMgZP)Q@Nt}sZt1-<PeOCi<HFA>1qF`THQ7JT-@Bk_{qe%|okr`f
zdq&-QJ*#7%%Z}ITPjic<9(E}n>bdG6E!}XfdGXEkeY+(0_{BLJH6Jehwxxc#%!;>Z
zf0VB;(JKFZBFV8}>2|lWoT})9Ome|d7jIRqV3^--Gr{rIvgLu%?bo;qgiYqlyG~*@
zlYjsAl2cH<i&(qr@&44_-`g&H`&;*YmGQF4cX<EY%HX%tmXw%fE#I=T*0IXR`QXP!
z4-s9<)$O^P?<#7jaWK2uT)C&jk$W$FbHbMI7iC|+ly_b`?fZNNmx=>6>P+ekTGNd?
z-gQP~=Dv|#)TXq<>DD#zyNjE+a-IjjNZG`<j(5_`+}D4)Cp=(0F?-&@%pDJyqj%pF
z=*e1~n#<S!{LqWYt4lUjdi<Mv>ztX6mX6EO$45*YN>}V;uk{u*TC_`mE$ZIc7ta1}
zrT(V#?3boC%&G0s^510s{IOwX1H(u0p!59fGnc0;t@_FHGKN>@+#z{BMwu%IeFBQC
zEEP0$_DSqob<^7K=l%ze*QC`gmJC}P<B;OPlXGH{nb?AjCM;W7yVIWUUr_vLUSZ#j
z!yBWIhv#V)%svz3&OUomv$gtu?W4OIwMAsvU%x*a{O#iJ8R~z235HJ#7ZSX3y{WXv
zZ_9&ok(PgVt>TTJmZ9v~QOCH~Su#FXE8N27YTKdfdnaz!IUf{yk^8*bjfVd!S+iXq
zm-LkGNnq%os2gEWyY<Mj>7~2uKWoJ#KjNCdL`8S;vv-PTpRt^lkKVFqyC|DsPI@P!
ze8S8FuV23YEBcq|yy?_{cE$Xqo#j<8#WD*s?PQrPKK|TaVVc7^Su>)o?Di3#<p+yv
z6+#RBqWV|fi2TxEboq|X<6x5wd~xNLJd+lAaE1ST^?Rvfi*t4J>+I>hd`>!dnK%3I
zjZ^rd`q@OUj`hpY6CKvN<~du>S~l#iWwrSrXfat+XXhpRlP<k$XWCxc-yi-c=e?QS
z+-c&rO7o{Tmv1XL=oKv0^Jey*3Pux?=f<s4ZTB31CVwqFRHfM+Ien7l>E^3>>AKH%
zwH=kN6PsW3+$2CVpW{i+t)|0AO-zk9_HTN}`f17y6}B}GCfqFPiTZqUeV^1@#)P?l
zjyx=$yZ@y5@t&j4-dhRlTfa*>l5laWp2H-8jt29<D+@L9F0;;(_-x;E{SjYrf|=@s
z_sg}GOnD={N%iuJ#lQb}sQXN-E-}7-{>m5cz?b@xp;IQhU$tb=>C_jiURii<(lP^!
z_uX&p84VWIrR~jAUGkZ4&3DbZs(|u-shY*fJvUEV-M^|me|esQ^1Xd7w%^lpc;uo^
zxGfjiB`$Hm?rN`g#U_zG)t??S&r4V&w#ntaKKsKf-jg=W5Y}q%cGy<$y42cl$u&XN
zYDfOK$i#C?IK4d#eH%U&>bfT+A8zbU+2Zl<d8}D$<A$rnhdD1>hQBXy4lsYn++WEO
zG1ojM@r~0I4~2+Qj_H~&&$zGq8-IeeeN{%>5*7K#PvwCHUyjY?xbcGR?c`Us>#WYU
zl*@Js%&ck-TCB>jXZK5sN4IJfXG&L#UykZupZ!*nLA><6*4!()kN3R4{6K5Nt~Zt|
zzs6M^lj=Lj!875=>?O`~jlM91uQ_m3cSeD~k?SS9)P4DLH8;M#5YVi|{d7(CMSto1
z3t8XmcJ*&MKUH$|gQH$A?G=w+-*KB;EnB<j7QeyEEjE8wC$<0oV-jF8fx~8VgRZH0
zW%z-qJFK_n$GW{Wy_Nec-#lv54w1aDxQho;3**IXq+UsUt62Qkpr^EZjV)uKUx6K?
z@iW=|K5L6-3S=+1EhV7ic;@`1ma=@UsN~b^GZ-_wMUSqZzOi1MYg3o_TNlwsn;z~o
zXw$hMzS_s*L6H0Bmd-t=dp0lJrgFBsbr$=~^N+87{60N2Y+~R0IUhT%en|T)e823_
z^BeiEf=}8x|0(djy(~$0Q__3sf<^A(4|cgqzS=F&7n4<|DEjNfb+=GCugF@KslF!8
zHF1CWbLGBgai%Ok;Ho=$>%-@ZDt(X12_L-HpL12_qt+JgX@Rdh@4r0h`(oo=M|P>>
zmVt}D{McGNf%V(Y89Ni-oj1I2)W>O7i8ANvD6T(Kuc{Ys{?%CUFzRW-mGE6Rq`xSq
zhjlOh>Mqjp(z)`@zBcF2-3PJ?)<!4T<XKvJg}F{<)>F)IX|#~N%6)R?bICk&_s7!J
za*iJ68U`Qpre0OpSMR}?z_Q<O<A0|&A6|7bO_llBl2iEA>YPu4_<>2`&$e&fF)vPO
z;@S|_xh>gyqD)dhf8Ho`=!*OUj#CVL_ph9}SXP{{VRwaFpxu<*KgZpp(-PDlC$4R}
zbNfd^)U>vhrx}mlS&-ED!RhePeK+;2%3qfxrH5x9KP0(&8`IkCGLDo<RytAFW$&(K
zZ*vNs^?O}(MsncS4;HRL4+56`KYeC;&+X+i7N3^TJ29i^$b^e5?Ewe+|7`nId-5;C
zs<8hP#2<Jsh`S=?kf#z{e(LVllUWkn+ooGbTAgqzJ89$jrD|u@q$O5*?BYk)c^NS|
zs#@#oO?EEjx87j?O;bet!gjyu)eH5%C~R*3`A+ZmZ1HH$nJ2c|1%zdImRfnPos-UJ
zIW2NmZwFs2-+_md+oaClNcGI#v8H3sv|6TE-B-8&N|+y7WxB{J_v5_Fe4fUx=S1&#
zD}UKo>S3<*PvzTAtKVk+v2kzhZXUkWSiI(P!4pBV7jNyqZrX6{;+x8-<m~evQF`Uw
zX6pW>(>>b^Q#zlRbiMiK=(hX+ZAKk;NA`CoMed!EHR-W1clhNyKeCc(<C$+cH=B)@
xcXpk(TzUQ9uB-RmqAq2rRrY><(-M5G@<DlOT9WyeAige_EeTV0MtHid2LK2}S?&M;
literal 0
HcmV?d00001
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_0002.v b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_0002.v
new file mode 100644
index 0000000000..c609d06e2b
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_0002.v
@@ -0,0 +1,7850 @@
+// ip_stratixiv_mac_10g_0002.v
+
+// This file was auto-generated from altera_eth_10g_mac_hw.tcl. If you edit it your changes
+// will probably be lost.
+//
+// Generated using ACDS version 11.1sp2 259 at 2014.10.02.11:39:44
+
+`timescale 1 ps / 1 ps
+module ip_stratixiv_mac_10g_0002 (
+ input wire csr_clk_clk, // csr_clk.clk
+ input wire csr_reset_reset_n, // csr_reset.reset_n
+ input wire [12:0] csr_address, // csr.address
+ output wire csr_waitrequest, // .waitrequest
+ input wire csr_read, // .read
+ output wire [31:0] csr_readdata, // .readdata
+ input wire csr_write, // .write
+ input wire [31:0] csr_writedata, // .writedata
+ input wire tx_clk_clk, // tx_clk.clk
+ input wire tx_reset_reset_n, // tx_reset.reset_n
+ input wire avalon_st_tx_startofpacket, // avalon_st_tx.startofpacket
+ input wire avalon_st_tx_valid, // .valid
+ input wire [63:0] avalon_st_tx_data, // .data
+ input wire [2:0] avalon_st_tx_empty, // .empty
+ output wire avalon_st_tx_ready, // .ready
+ input wire avalon_st_tx_error, // .error
+ input wire avalon_st_tx_endofpacket, // .endofpacket
+ input wire [1:0] avalon_st_pause_data, // avalon_st_pause.data
+ output wire [71:0] xgmii_tx_data, // xgmii_tx.data
+ output wire avalon_st_txstatus_valid, // avalon_st_txstatus.valid
+ output wire [39:0] avalon_st_txstatus_data, // .data
+ output wire [6:0] avalon_st_txstatus_error, // .error
+ input wire rx_clk_clk, // rx_clk.clk
+ input wire rx_reset_reset_n, // rx_reset.reset_n
+ input wire [71:0] xgmii_rx_data, // xgmii_rx.data
+ output wire avalon_st_rx_startofpacket, // avalon_st_rx.startofpacket
+ output wire avalon_st_rx_endofpacket, // .endofpacket
+ output wire avalon_st_rx_valid, // .valid
+ input wire avalon_st_rx_ready, // .ready
+ output wire [63:0] avalon_st_rx_data, // .data
+ output wire [2:0] avalon_st_rx_empty, // .empty
+ output wire [5:0] avalon_st_rx_error, // .error
+ output wire avalon_st_rxstatus_valid, // avalon_st_rxstatus.valid
+ output wire [39:0] avalon_st_rxstatus_data, // .data
+ output wire [6:0] avalon_st_rxstatus_error, // .error
+ output wire [1:0] link_fault_status_xgmii_rx_data // link_fault_status_xgmii_rx.data
+ );
+
+ wire tx_eth_packet_underflow_control_avalon_streaming_source_endofpacket; // tx_eth_packet_underflow_control:data_src_eop -> tx_eth_pad_inserter:data_sink_eop
+ wire tx_eth_packet_underflow_control_avalon_streaming_source_valid; // tx_eth_packet_underflow_control:data_src_valid -> tx_eth_pad_inserter:data_sink_valid
+ wire tx_eth_packet_underflow_control_avalon_streaming_source_startofpacket; // tx_eth_packet_underflow_control:data_src_sop -> tx_eth_pad_inserter:data_sink_sop
+ wire [1:0] tx_eth_packet_underflow_control_avalon_streaming_source_error; // tx_eth_packet_underflow_control:data_src_error -> tx_eth_pad_inserter:data_sink_error
+ wire [2:0] tx_eth_packet_underflow_control_avalon_streaming_source_empty; // tx_eth_packet_underflow_control:data_src_empty -> tx_eth_pad_inserter:data_sink_empty
+ wire [63:0] tx_eth_packet_underflow_control_avalon_streaming_source_data; // tx_eth_packet_underflow_control:data_src_data -> tx_eth_pad_inserter:data_sink_data
+ wire tx_eth_packet_underflow_control_avalon_streaming_source_ready; // tx_eth_pad_inserter:data_sink_ready -> tx_eth_packet_underflow_control:data_src_ready
+ wire tx_eth_pause_beat_conversion_pause_beat_src_valid; // tx_eth_pause_beat_conversion:pause_beat_src_valid -> tx_eth_pkt_backpressure_control:pausebeats_sink_valid
+ wire [31:0] tx_eth_pause_beat_conversion_pause_beat_src_data; // tx_eth_pause_beat_conversion:pause_beat_src_data -> tx_eth_pkt_backpressure_control:pausebeats_sink_data
+ wire tx_eth_pad_inserter_avalon_st_source_data_endofpacket; // tx_eth_pad_inserter:data_src_eop -> tx_eth_pkt_backpressure_control:data_sink_eop
+ wire tx_eth_pad_inserter_avalon_st_source_data_valid; // tx_eth_pad_inserter:data_src_valid -> tx_eth_pkt_backpressure_control:data_sink_valid
+ wire tx_eth_pad_inserter_avalon_st_source_data_startofpacket; // tx_eth_pad_inserter:data_src_sop -> tx_eth_pkt_backpressure_control:data_sink_sop
+ wire [1:0] tx_eth_pad_inserter_avalon_st_source_data_error; // tx_eth_pad_inserter:data_src_error -> tx_eth_pkt_backpressure_control:data_sink_error
+ wire [2:0] tx_eth_pad_inserter_avalon_st_source_data_empty; // tx_eth_pad_inserter:data_src_empty -> tx_eth_pkt_backpressure_control:data_sink_empty
+ wire [63:0] tx_eth_pad_inserter_avalon_st_source_data_data; // tx_eth_pad_inserter:data_src_data -> tx_eth_pkt_backpressure_control:data_sink_data
+ wire tx_eth_pad_inserter_avalon_st_source_data_ready; // tx_eth_pkt_backpressure_control:data_sink_ready -> tx_eth_pad_inserter:data_src_ready
+ wire tx_eth_pause_ctrl_gen_pause_packet_endofpacket; // tx_eth_pause_ctrl_gen:pause_source_eop -> tx_st_pause_ctrl_error_adapter:in_endofpacket
+ wire tx_eth_pause_ctrl_gen_pause_packet_valid; // tx_eth_pause_ctrl_gen:pause_source_valid -> tx_st_pause_ctrl_error_adapter:in_valid
+ wire tx_eth_pause_ctrl_gen_pause_packet_startofpacket; // tx_eth_pause_ctrl_gen:pause_source_sop -> tx_st_pause_ctrl_error_adapter:in_startofpacket
+ wire [0:0] tx_eth_pause_ctrl_gen_pause_packet_error; // tx_eth_pause_ctrl_gen:pause_source_error -> tx_st_pause_ctrl_error_adapter:in_error
+ wire [2:0] tx_eth_pause_ctrl_gen_pause_packet_empty; // tx_eth_pause_ctrl_gen:pause_source_empty -> tx_st_pause_ctrl_error_adapter:in_empty
+ wire [63:0] tx_eth_pause_ctrl_gen_pause_packet_data; // tx_eth_pause_ctrl_gen:pause_source_data -> tx_st_pause_ctrl_error_adapter:in_data
+ wire tx_eth_pause_ctrl_gen_pause_packet_ready; // tx_st_pause_ctrl_error_adapter:in_ready -> tx_eth_pause_ctrl_gen:pause_source_ready
+ wire tx_eth_pkt_backpressure_control_avalon_st_source_data_endofpacket; // tx_eth_pkt_backpressure_control:data_src_eop -> tx_st_mux_flow_control_user_frame:in0_endofpacket
+ wire tx_eth_pkt_backpressure_control_avalon_st_source_data_valid; // tx_eth_pkt_backpressure_control:data_src_valid -> tx_st_mux_flow_control_user_frame:in0_valid
+ wire tx_eth_pkt_backpressure_control_avalon_st_source_data_startofpacket; // tx_eth_pkt_backpressure_control:data_src_sop -> tx_st_mux_flow_control_user_frame:in0_startofpacket
+ wire [1:0] tx_eth_pkt_backpressure_control_avalon_st_source_data_error; // tx_eth_pkt_backpressure_control:data_src_error -> tx_st_mux_flow_control_user_frame:in0_error
+ wire [2:0] tx_eth_pkt_backpressure_control_avalon_st_source_data_empty; // tx_eth_pkt_backpressure_control:data_src_empty -> tx_st_mux_flow_control_user_frame:in0_empty
+ wire [63:0] tx_eth_pkt_backpressure_control_avalon_st_source_data_data; // tx_eth_pkt_backpressure_control:data_src_data -> tx_st_mux_flow_control_user_frame:in0_data
+ wire tx_eth_pkt_backpressure_control_avalon_st_source_data_ready; // tx_st_mux_flow_control_user_frame:in0_ready -> tx_eth_pkt_backpressure_control:data_src_ready
+ wire tx_st_pause_ctrl_error_adapter_out_endofpacket; // tx_st_pause_ctrl_error_adapter:out_endofpacket -> tx_st_mux_flow_control_user_frame:in1_endofpacket
+ wire tx_st_pause_ctrl_error_adapter_out_valid; // tx_st_pause_ctrl_error_adapter:out_valid -> tx_st_mux_flow_control_user_frame:in1_valid
+ wire tx_st_pause_ctrl_error_adapter_out_startofpacket; // tx_st_pause_ctrl_error_adapter:out_startofpacket -> tx_st_mux_flow_control_user_frame:in1_startofpacket
+ wire [1:0] tx_st_pause_ctrl_error_adapter_out_error; // tx_st_pause_ctrl_error_adapter:out_error -> tx_st_mux_flow_control_user_frame:in1_error
+ wire [2:0] tx_st_pause_ctrl_error_adapter_out_empty; // tx_st_pause_ctrl_error_adapter:out_empty -> tx_st_mux_flow_control_user_frame:in1_empty
+ wire [63:0] tx_st_pause_ctrl_error_adapter_out_data; // tx_st_pause_ctrl_error_adapter:out_data -> tx_st_mux_flow_control_user_frame:in1_data
+ wire tx_st_pause_ctrl_error_adapter_out_ready; // tx_st_mux_flow_control_user_frame:in1_ready -> tx_st_pause_ctrl_error_adapter:out_ready
+ wire tx_st_mux_flow_control_user_frame_out_endofpacket; // tx_st_mux_flow_control_user_frame:out_endofpacket -> tx_eth_address_inserter:data_sink_eop
+ wire tx_st_mux_flow_control_user_frame_out_valid; // tx_st_mux_flow_control_user_frame:out_valid -> tx_eth_address_inserter:data_sink_valid
+ wire tx_st_mux_flow_control_user_frame_out_startofpacket; // tx_st_mux_flow_control_user_frame:out_startofpacket -> tx_eth_address_inserter:data_sink_sop
+ wire [1:0] tx_st_mux_flow_control_user_frame_out_error; // tx_st_mux_flow_control_user_frame:out_error -> tx_eth_address_inserter:data_sink_error
+ wire [2:0] tx_st_mux_flow_control_user_frame_out_empty; // tx_st_mux_flow_control_user_frame:out_empty -> tx_eth_address_inserter:data_sink_empty
+ wire [63:0] tx_st_mux_flow_control_user_frame_out_data; // tx_st_mux_flow_control_user_frame:out_data -> tx_eth_address_inserter:data_sink_data
+ wire tx_st_mux_flow_control_user_frame_out_ready; // tx_eth_address_inserter:data_sink_ready -> tx_st_mux_flow_control_user_frame:out_ready
+ wire tx_eth_address_inserter_avalon_streaming_source_endofpacket; // tx_eth_address_inserter:data_src_eop -> tx_eth_crc_inserter:data_sink_eop
+ wire tx_eth_address_inserter_avalon_streaming_source_valid; // tx_eth_address_inserter:data_src_valid -> tx_eth_crc_inserter:data_sink_valid
+ wire tx_eth_address_inserter_avalon_streaming_source_startofpacket; // tx_eth_address_inserter:data_src_sop -> tx_eth_crc_inserter:data_sink_sop
+ wire [1:0] tx_eth_address_inserter_avalon_streaming_source_error; // tx_eth_address_inserter:data_src_error -> tx_eth_crc_inserter:data_sink_error
+ wire [2:0] tx_eth_address_inserter_avalon_streaming_source_empty; // tx_eth_address_inserter:data_src_empty -> tx_eth_crc_inserter:data_sink_empty
+ wire [63:0] tx_eth_address_inserter_avalon_streaming_source_data; // tx_eth_address_inserter:data_src_data -> tx_eth_crc_inserter:data_sink_data
+ wire tx_eth_address_inserter_avalon_streaming_source_ready; // tx_eth_crc_inserter:data_sink_ready -> tx_eth_address_inserter:data_src_ready
+ wire tx_eth_crc_inserter_avalon_streaming_source_endofpacket; // tx_eth_crc_inserter:data_src_eop -> tx_st_pipeline_stage_rs:in_endofpacket
+ wire tx_eth_crc_inserter_avalon_streaming_source_valid; // tx_eth_crc_inserter:data_src_valid -> tx_st_pipeline_stage_rs:in_valid
+ wire tx_eth_crc_inserter_avalon_streaming_source_startofpacket; // tx_eth_crc_inserter:data_src_sop -> tx_st_pipeline_stage_rs:in_startofpacket
+ wire [2:0] tx_eth_crc_inserter_avalon_streaming_source_error; // tx_eth_crc_inserter:data_src_error -> tx_st_pipeline_stage_rs:in_error
+ wire [2:0] tx_eth_crc_inserter_avalon_streaming_source_empty; // tx_eth_crc_inserter:data_src_empty -> tx_st_pipeline_stage_rs:in_empty
+ wire [63:0] tx_eth_crc_inserter_avalon_streaming_source_data; // tx_eth_crc_inserter:data_src_data -> tx_st_pipeline_stage_rs:in_data
+ wire tx_eth_crc_inserter_avalon_streaming_source_ready; // tx_st_pipeline_stage_rs:in_ready -> tx_eth_crc_inserter:data_src_ready
+ wire tx_st_pipeline_stage_rs_source0_endofpacket; // tx_st_pipeline_stage_rs:out_endofpacket -> tx_st_splitter_1:in0_endofpacket
+ wire tx_st_pipeline_stage_rs_source0_valid; // tx_st_pipeline_stage_rs:out_valid -> tx_st_splitter_1:in0_valid
+ wire tx_st_pipeline_stage_rs_source0_startofpacket; // tx_st_pipeline_stage_rs:out_startofpacket -> tx_st_splitter_1:in0_startofpacket
+ wire [2:0] tx_st_pipeline_stage_rs_source0_error; // tx_st_pipeline_stage_rs:out_error -> tx_st_splitter_1:in0_error
+ wire [63:0] tx_st_pipeline_stage_rs_source0_data; // tx_st_pipeline_stage_rs:out_data -> tx_st_splitter_1:in0_data
+ wire [2:0] tx_st_pipeline_stage_rs_source0_empty; // tx_st_pipeline_stage_rs:out_empty -> tx_st_splitter_1:in0_empty
+ wire tx_st_pipeline_stage_rs_source0_ready; // tx_st_splitter_1:in0_ready -> tx_st_pipeline_stage_rs:out_ready
+ wire tx_st_splitter_1_out0_endofpacket; // tx_st_splitter_1:out0_endofpacket -> tx_st_timing_adapter_frame_decoder:in_endofpacket
+ wire tx_st_splitter_1_out0_valid; // tx_st_splitter_1:out0_valid -> tx_st_timing_adapter_frame_decoder:in_valid
+ wire tx_st_splitter_1_out0_startofpacket; // tx_st_splitter_1:out0_startofpacket -> tx_st_timing_adapter_frame_decoder:in_startofpacket
+ wire [2:0] tx_st_splitter_1_out0_error; // tx_st_splitter_1:out0_error -> tx_st_timing_adapter_frame_decoder:in_error
+ wire [63:0] tx_st_splitter_1_out0_data; // tx_st_splitter_1:out0_data -> tx_st_timing_adapter_frame_decoder:in_data
+ wire [2:0] tx_st_splitter_1_out0_empty; // tx_st_splitter_1:out0_empty -> tx_st_timing_adapter_frame_decoder:in_empty
+ wire tx_st_splitter_1_out0_ready; // tx_st_timing_adapter_frame_decoder:in_ready -> tx_st_splitter_1:out0_ready
+ wire tx_st_splitter_1_out1_endofpacket; // tx_st_splitter_1:out1_endofpacket -> tx_eth_packet_formatter:data_sink_eop
+ wire tx_st_splitter_1_out1_valid; // tx_st_splitter_1:out1_valid -> tx_eth_packet_formatter:data_sink_valid
+ wire tx_st_splitter_1_out1_startofpacket; // tx_st_splitter_1:out1_startofpacket -> tx_eth_packet_formatter:data_sink_sop
+ wire [2:0] tx_st_splitter_1_out1_error; // tx_st_splitter_1:out1_error -> tx_eth_packet_formatter:data_sink_error
+ wire [63:0] tx_st_splitter_1_out1_data; // tx_st_splitter_1:out1_data -> tx_eth_packet_formatter:data_sink_data
+ wire [2:0] tx_st_splitter_1_out1_empty; // tx_st_splitter_1:out1_empty -> tx_eth_packet_formatter:data_sink_empty
+ wire tx_st_splitter_1_out1_ready; // tx_eth_packet_formatter:data_sink_ready -> tx_st_splitter_1:out1_ready
+ wire tx_st_timing_adapter_frame_decoder_out_endofpacket; // tx_st_timing_adapter_frame_decoder:out_endofpacket -> tx_eth_frame_decoder:data_sink_eop
+ wire tx_st_timing_adapter_frame_decoder_out_valid; // tx_st_timing_adapter_frame_decoder:out_valid -> tx_eth_frame_decoder:data_sink_valid
+ wire tx_st_timing_adapter_frame_decoder_out_startofpacket; // tx_st_timing_adapter_frame_decoder:out_startofpacket -> tx_eth_frame_decoder:data_sink_sop
+ wire [2:0] tx_st_timing_adapter_frame_decoder_out_error; // tx_st_timing_adapter_frame_decoder:out_error -> tx_eth_frame_decoder:data_sink_error
+ wire [2:0] tx_st_timing_adapter_frame_decoder_out_empty; // tx_st_timing_adapter_frame_decoder:out_empty -> tx_eth_frame_decoder:data_sink_empty
+ wire [63:0] tx_st_timing_adapter_frame_decoder_out_data; // tx_st_timing_adapter_frame_decoder:out_data -> tx_eth_frame_decoder:data_sink_data
+ wire tx_eth_frame_decoder_avalon_st_rxstatus_src_valid; // tx_eth_frame_decoder:rxstatus_src_valid -> tx_st_error_adapter_stat:in_valid
+ wire [5:0] tx_eth_frame_decoder_avalon_st_rxstatus_src_error; // tx_eth_frame_decoder:rxstatus_src_error -> tx_st_error_adapter_stat:in_error
+ wire [39:0] tx_eth_frame_decoder_avalon_st_rxstatus_src_data; // tx_eth_frame_decoder:rxstatus_src_data -> tx_st_error_adapter_stat:in_data
+ wire tx_st_error_adapter_stat_out_valid; // tx_st_error_adapter_stat:out_valid -> tx_st_timing_adapter_splitter_status_in:in_valid
+ wire [6:0] tx_st_error_adapter_stat_out_error; // tx_st_error_adapter_stat:out_error -> tx_st_timing_adapter_splitter_status_in:in_error
+ wire [39:0] tx_st_error_adapter_stat_out_data; // tx_st_error_adapter_stat:out_data -> tx_st_timing_adapter_splitter_status_in:in_data
+ wire tx_st_timing_adapter_splitter_status_in_out_valid; // tx_st_timing_adapter_splitter_status_in:out_valid -> tx_st_status_splitter:in0_valid
+ wire [6:0] tx_st_timing_adapter_splitter_status_in_out_error; // tx_st_timing_adapter_splitter_status_in:out_error -> tx_st_status_splitter:in0_error
+ wire [39:0] tx_st_timing_adapter_splitter_status_in_out_data; // tx_st_timing_adapter_splitter_status_in:out_data -> tx_st_status_splitter:in0_data
+ wire tx_st_timing_adapter_splitter_status_in_out_ready; // tx_st_status_splitter:in0_ready -> tx_st_timing_adapter_splitter_status_in:out_ready
+ wire tx_st_status_splitter_out0_valid; // tx_st_status_splitter:out0_valid -> tx_st_timing_adapter_splitter_status_statistics:in_valid
+ wire [6:0] tx_st_status_splitter_out0_error; // tx_st_status_splitter:out0_error -> tx_st_timing_adapter_splitter_status_statistics:in_error
+ wire [39:0] tx_st_status_splitter_out0_data; // tx_st_status_splitter:out0_data -> tx_st_timing_adapter_splitter_status_statistics:in_data
+ wire tx_st_status_splitter_out0_ready; // tx_st_timing_adapter_splitter_status_statistics:in_ready -> tx_st_status_splitter:out0_ready
+ wire tx_st_timing_adapter_splitter_status_statistics_out_valid; // tx_st_timing_adapter_splitter_status_statistics:out_valid -> tx_eth_statistics_collector:stat_sink_valid
+ wire [6:0] tx_st_timing_adapter_splitter_status_statistics_out_error; // tx_st_timing_adapter_splitter_status_statistics:out_error -> tx_eth_statistics_collector:stat_sink_error
+ wire [39:0] tx_st_timing_adapter_splitter_status_statistics_out_data; // tx_st_timing_adapter_splitter_status_statistics:out_data -> tx_eth_statistics_collector:stat_sink_data
+ wire tx_st_status_splitter_out1_valid; // tx_st_status_splitter:out1_valid -> tx_st_timing_adapter_splitter_status_output:in_valid
+ wire [6:0] tx_st_status_splitter_out1_error; // tx_st_status_splitter:out1_error -> tx_st_timing_adapter_splitter_status_output:in_error
+ wire [39:0] tx_st_status_splitter_out1_data; // tx_st_status_splitter:out1_data -> tx_st_timing_adapter_splitter_status_output:in_data
+ wire tx_st_status_splitter_out1_ready; // tx_st_timing_adapter_splitter_status_output:in_ready -> tx_st_status_splitter:out1_ready
+ wire tx_eth_packet_formatter_data_src_endofpacket; // tx_eth_packet_formatter:data_src_eop -> tx_eth_xgmii_termination:data_sink_eop
+ wire tx_eth_packet_formatter_data_src_valid; // tx_eth_packet_formatter:data_src_valid -> tx_eth_xgmii_termination:data_sink_valid
+ wire tx_eth_packet_formatter_data_src_startofpacket; // tx_eth_packet_formatter:data_src_sop -> tx_eth_xgmii_termination:data_sink_sop
+ wire [2:0] tx_eth_packet_formatter_data_src_empty; // tx_eth_packet_formatter:data_src_empty -> tx_eth_xgmii_termination:data_sink_empty
+ wire [71:0] tx_eth_packet_formatter_data_src_data; // tx_eth_packet_formatter:data_src_data -> tx_eth_xgmii_termination:data_sink_data
+ wire tx_eth_packet_formatter_data_src_ready; // tx_eth_xgmii_termination:data_sink_ready -> tx_eth_packet_formatter:data_src_ready
+ wire [71:0] tx_eth_xgmii_termination_avalon_streaming_source_data; // tx_eth_xgmii_termination:xgmii_src_data -> tx_eth_link_fault_generation:mii_sink_data
+ wire rx_st_timing_adapter_interface_conversion_out_valid; // rx_st_timing_adapter_interface_conversion:out_valid -> rx_st_splitter_xgmii:in0_valid
+ wire [71:0] rx_st_timing_adapter_interface_conversion_out_data; // rx_st_timing_adapter_interface_conversion:out_data -> rx_st_splitter_xgmii:in0_data
+ wire rx_st_timing_adapter_interface_conversion_out_ready; // rx_st_splitter_xgmii:in0_ready -> rx_st_timing_adapter_interface_conversion:out_ready
+ wire rx_st_splitter_xgmii_out0_valid; // rx_st_splitter_xgmii:out0_valid -> rx_st_timing_adapter_lane_decoder:in_valid
+ wire [71:0] rx_st_splitter_xgmii_out0_data; // rx_st_splitter_xgmii:out0_data -> rx_st_timing_adapter_lane_decoder:in_data
+ wire rx_st_splitter_xgmii_out0_ready; // rx_st_timing_adapter_lane_decoder:in_ready -> rx_st_splitter_xgmii:out0_ready
+ wire [71:0] rx_st_timing_adapter_lane_decoder_out_data; // rx_st_timing_adapter_lane_decoder:out_data -> rx_eth_lane_decoder:xgmii_sink_data
+ wire rx_st_splitter_xgmii_out1_valid; // rx_st_splitter_xgmii:out1_valid -> rx_st_timing_adapter_link_fault_detection:in_valid
+ wire [71:0] rx_st_splitter_xgmii_out1_data; // rx_st_splitter_xgmii:out1_data -> rx_st_timing_adapter_link_fault_detection:in_data
+ wire rx_st_splitter_xgmii_out1_ready; // rx_st_timing_adapter_link_fault_detection:in_ready -> rx_st_splitter_xgmii:out1_ready
+ wire [71:0] rx_st_timing_adapter_link_fault_detection_out_data; // rx_st_timing_adapter_link_fault_detection:out_data -> rx_eth_link_fault_detection:mii_sink_data
+ wire rx_eth_pkt_backpressure_control_avalon_st_source_data_endofpacket; // rx_eth_pkt_backpressure_control:data_src_eop -> rx_st_timing_adapter_frame_status_in:in_endofpacket
+ wire rx_eth_pkt_backpressure_control_avalon_st_source_data_valid; // rx_eth_pkt_backpressure_control:data_src_valid -> rx_st_timing_adapter_frame_status_in:in_valid
+ wire rx_eth_pkt_backpressure_control_avalon_st_source_data_startofpacket; // rx_eth_pkt_backpressure_control:data_src_sop -> rx_st_timing_adapter_frame_status_in:in_startofpacket
+ wire [0:0] rx_eth_pkt_backpressure_control_avalon_st_source_data_error; // rx_eth_pkt_backpressure_control:data_src_error -> rx_st_timing_adapter_frame_status_in:in_error
+ wire [2:0] rx_eth_pkt_backpressure_control_avalon_st_source_data_empty; // rx_eth_pkt_backpressure_control:data_src_empty -> rx_st_timing_adapter_frame_status_in:in_empty
+ wire [63:0] rx_eth_pkt_backpressure_control_avalon_st_source_data_data; // rx_eth_pkt_backpressure_control:data_src_data -> rx_st_timing_adapter_frame_status_in:in_data
+ wire rx_st_timing_adapter_frame_status_in_out_endofpacket; // rx_st_timing_adapter_frame_status_in:out_endofpacket -> rx_st_frame_status_splitter:in0_endofpacket
+ wire rx_st_timing_adapter_frame_status_in_out_valid; // rx_st_timing_adapter_frame_status_in:out_valid -> rx_st_frame_status_splitter:in0_valid
+ wire rx_st_timing_adapter_frame_status_in_out_startofpacket; // rx_st_timing_adapter_frame_status_in:out_startofpacket -> rx_st_frame_status_splitter:in0_startofpacket
+ wire rx_st_timing_adapter_frame_status_in_out_error; // rx_st_timing_adapter_frame_status_in:out_error -> rx_st_frame_status_splitter:in0_error
+ wire [2:0] rx_st_timing_adapter_frame_status_in_out_empty; // rx_st_timing_adapter_frame_status_in:out_empty -> rx_st_frame_status_splitter:in0_empty
+ wire [63:0] rx_st_timing_adapter_frame_status_in_out_data; // rx_st_timing_adapter_frame_status_in:out_data -> rx_st_frame_status_splitter:in0_data
+ wire rx_st_timing_adapter_frame_status_in_out_ready; // rx_st_frame_status_splitter:in0_ready -> rx_st_timing_adapter_frame_status_in:out_ready
+ wire rx_st_frame_status_splitter_out0_endofpacket; // rx_st_frame_status_splitter:out0_endofpacket -> rx_timing_adapter_frame_status_out_frame_decoder:in_endofpacket
+ wire rx_st_frame_status_splitter_out0_valid; // rx_st_frame_status_splitter:out0_valid -> rx_timing_adapter_frame_status_out_frame_decoder:in_valid
+ wire rx_st_frame_status_splitter_out0_startofpacket; // rx_st_frame_status_splitter:out0_startofpacket -> rx_timing_adapter_frame_status_out_frame_decoder:in_startofpacket
+ wire rx_st_frame_status_splitter_out0_error; // rx_st_frame_status_splitter:out0_error -> rx_timing_adapter_frame_status_out_frame_decoder:in_error
+ wire [63:0] rx_st_frame_status_splitter_out0_data; // rx_st_frame_status_splitter:out0_data -> rx_timing_adapter_frame_status_out_frame_decoder:in_data
+ wire [2:0] rx_st_frame_status_splitter_out0_empty; // rx_st_frame_status_splitter:out0_empty -> rx_timing_adapter_frame_status_out_frame_decoder:in_empty
+ wire rx_st_frame_status_splitter_out0_ready; // rx_timing_adapter_frame_status_out_frame_decoder:in_ready -> rx_st_frame_status_splitter:out0_ready
+ wire rx_timing_adapter_frame_status_out_frame_decoder_out_endofpacket; // rx_timing_adapter_frame_status_out_frame_decoder:out_endofpacket -> rx_eth_frame_decoder:data_sink_eop
+ wire rx_timing_adapter_frame_status_out_frame_decoder_out_valid; // rx_timing_adapter_frame_status_out_frame_decoder:out_valid -> rx_eth_frame_decoder:data_sink_valid
+ wire rx_timing_adapter_frame_status_out_frame_decoder_out_startofpacket; // rx_timing_adapter_frame_status_out_frame_decoder:out_startofpacket -> rx_eth_frame_decoder:data_sink_sop
+ wire rx_timing_adapter_frame_status_out_frame_decoder_out_error; // rx_timing_adapter_frame_status_out_frame_decoder:out_error -> rx_eth_frame_decoder:data_sink_error
+ wire [2:0] rx_timing_adapter_frame_status_out_frame_decoder_out_empty; // rx_timing_adapter_frame_status_out_frame_decoder:out_empty -> rx_eth_frame_decoder:data_sink_empty
+ wire [63:0] rx_timing_adapter_frame_status_out_frame_decoder_out_data; // rx_timing_adapter_frame_status_out_frame_decoder:out_data -> rx_eth_frame_decoder:data_sink_data
+ wire rx_eth_frame_decoder_avalon_st_data_src_endofpacket; // rx_eth_frame_decoder:data_src_eop -> rx_eth_frame_status_merger:frame_decoder_data_sink_eop
+ wire rx_eth_frame_decoder_avalon_st_data_src_valid; // rx_eth_frame_decoder:data_src_valid -> rx_eth_frame_status_merger:frame_decoder_data_sink_valid
+ wire rx_eth_frame_decoder_avalon_st_data_src_startofpacket; // rx_eth_frame_decoder:data_src_sop -> rx_eth_frame_status_merger:frame_decoder_data_sink_sop
+ wire [3:0] rx_eth_frame_decoder_avalon_st_data_src_error; // rx_eth_frame_decoder:data_src_error -> rx_eth_frame_status_merger:frame_decoder_data_sink_error
+ wire [2:0] rx_eth_frame_decoder_avalon_st_data_src_empty; // rx_eth_frame_decoder:data_src_empty -> rx_eth_frame_status_merger:frame_decoder_data_sink_empty
+ wire [63:0] rx_eth_frame_decoder_avalon_st_data_src_data; // rx_eth_frame_decoder:data_src_data -> rx_eth_frame_status_merger:frame_decoder_data_sink_data
+ wire rx_eth_frame_decoder_avalon_st_pauselen_src_valid; // rx_eth_frame_decoder:pauselen_src_valid -> rx_eth_frame_status_merger:pauselen_sink_valid
+ wire [15:0] rx_eth_frame_decoder_avalon_st_pauselen_src_data; // rx_eth_frame_decoder:pauselen_src_data -> rx_eth_frame_status_merger:pauselen_sink_data
+ wire rx_st_frame_status_splitter_out1_endofpacket; // rx_st_frame_status_splitter:out1_endofpacket -> rx_timing_adapter_frame_status_out_crc_checker:in_endofpacket
+ wire rx_st_frame_status_splitter_out1_valid; // rx_st_frame_status_splitter:out1_valid -> rx_timing_adapter_frame_status_out_crc_checker:in_valid
+ wire rx_st_frame_status_splitter_out1_startofpacket; // rx_st_frame_status_splitter:out1_startofpacket -> rx_timing_adapter_frame_status_out_crc_checker:in_startofpacket
+ wire rx_st_frame_status_splitter_out1_error; // rx_st_frame_status_splitter:out1_error -> rx_timing_adapter_frame_status_out_crc_checker:in_error
+ wire [63:0] rx_st_frame_status_splitter_out1_data; // rx_st_frame_status_splitter:out1_data -> rx_timing_adapter_frame_status_out_crc_checker:in_data
+ wire [2:0] rx_st_frame_status_splitter_out1_empty; // rx_st_frame_status_splitter:out1_empty -> rx_timing_adapter_frame_status_out_crc_checker:in_empty
+ wire rx_st_frame_status_splitter_out1_ready; // rx_timing_adapter_frame_status_out_crc_checker:in_ready -> rx_st_frame_status_splitter:out1_ready
+ wire rx_timing_adapter_frame_status_out_crc_checker_out_endofpacket; // rx_timing_adapter_frame_status_out_crc_checker:out_endofpacket -> rx_eth_crc_checker:data_sink_eop
+ wire rx_timing_adapter_frame_status_out_crc_checker_out_valid; // rx_timing_adapter_frame_status_out_crc_checker:out_valid -> rx_eth_crc_checker:data_sink_valid
+ wire rx_timing_adapter_frame_status_out_crc_checker_out_startofpacket; // rx_timing_adapter_frame_status_out_crc_checker:out_startofpacket -> rx_eth_crc_checker:data_sink_sop
+ wire rx_timing_adapter_frame_status_out_crc_checker_out_error; // rx_timing_adapter_frame_status_out_crc_checker:out_error -> rx_eth_crc_checker:data_sink_error
+ wire [2:0] rx_timing_adapter_frame_status_out_crc_checker_out_empty; // rx_timing_adapter_frame_status_out_crc_checker:out_empty -> rx_eth_crc_checker:data_sink_empty
+ wire [63:0] rx_timing_adapter_frame_status_out_crc_checker_out_data; // rx_timing_adapter_frame_status_out_crc_checker:out_data -> rx_eth_crc_checker:data_sink_data
+ wire rx_eth_frame_status_merger_data_src_endofpacket; // rx_eth_frame_status_merger:data_src_eop -> rx_eth_crc_pad_rem:data_sink_eop
+ wire rx_eth_frame_status_merger_data_src_valid; // rx_eth_frame_status_merger:data_src_valid -> rx_eth_crc_pad_rem:data_sink_valid
+ wire rx_eth_frame_status_merger_data_src_startofpacket; // rx_eth_frame_status_merger:data_src_sop -> rx_eth_crc_pad_rem:data_sink_sop
+ wire [4:0] rx_eth_frame_status_merger_data_src_error; // rx_eth_frame_status_merger:data_src_error -> rx_eth_crc_pad_rem:data_sink_error
+ wire [2:0] rx_eth_frame_status_merger_data_src_empty; // rx_eth_frame_status_merger:data_src_empty -> rx_eth_crc_pad_rem:data_sink_empty
+ wire [63:0] rx_eth_frame_status_merger_data_src_data; // rx_eth_frame_status_merger:data_src_data -> rx_eth_crc_pad_rem:data_sink_data
+ wire rx_eth_frame_decoder_avalon_st_pktinfo_src_valid; // rx_eth_frame_decoder:pktinfo_src_valid -> rx_eth_crc_pad_rem:status_sink_valid
+ wire [22:0] rx_eth_frame_decoder_avalon_st_pktinfo_src_data; // rx_eth_frame_decoder:pktinfo_src_data -> rx_eth_crc_pad_rem:status_sink_data
+ wire rx_eth_crc_pad_rem_avalon_streaming_source_data_endofpacket; // rx_eth_crc_pad_rem:data_source_eop -> rx_eth_packet_overflow_control:data_sink_eop
+ wire rx_eth_crc_pad_rem_avalon_streaming_source_data_valid; // rx_eth_crc_pad_rem:data_source_valid -> rx_eth_packet_overflow_control:data_sink_valid
+ wire rx_eth_crc_pad_rem_avalon_streaming_source_data_startofpacket; // rx_eth_crc_pad_rem:data_source_sop -> rx_eth_packet_overflow_control:data_sink_sop
+ wire [4:0] rx_eth_crc_pad_rem_avalon_streaming_source_data_error; // rx_eth_crc_pad_rem:data_source_error -> rx_eth_packet_overflow_control:data_sink_error
+ wire [2:0] rx_eth_crc_pad_rem_avalon_streaming_source_data_empty; // rx_eth_crc_pad_rem:data_source_empty -> rx_eth_packet_overflow_control:data_sink_empty
+ wire [63:0] rx_eth_crc_pad_rem_avalon_streaming_source_data_data; // rx_eth_crc_pad_rem:data_source_data -> rx_eth_packet_overflow_control:data_sink_data
+ wire rx_eth_crc_checker_avalon_streaming_source_endofpacket; // rx_eth_crc_checker:data_src_eop -> rx_eth_frame_status_merger:crc_checker_data_sink_eop
+ wire rx_eth_crc_checker_avalon_streaming_source_valid; // rx_eth_crc_checker:data_src_valid -> rx_eth_frame_status_merger:crc_checker_data_sink_valid
+ wire rx_eth_crc_checker_avalon_streaming_source_startofpacket; // rx_eth_crc_checker:data_src_sop -> rx_eth_frame_status_merger:crc_checker_data_sink_sop
+ wire [1:0] rx_eth_crc_checker_avalon_streaming_source_error; // rx_eth_crc_checker:data_src_error -> rx_eth_frame_status_merger:crc_checker_data_sink_error
+ wire [2:0] rx_eth_crc_checker_avalon_streaming_source_empty; // rx_eth_crc_checker:data_src_empty -> rx_eth_frame_status_merger:crc_checker_data_sink_empty
+ wire [63:0] rx_eth_crc_checker_avalon_streaming_source_data; // rx_eth_crc_checker:data_src_data -> rx_eth_frame_status_merger:crc_checker_data_sink_data
+ wire rx_eth_frame_decoder_avalon_st_rxstatus_src_valid; // rx_eth_frame_decoder:rxstatus_src_valid -> rx_eth_frame_status_merger:rxstatus_sink_valid
+ wire [3:0] rx_eth_frame_decoder_avalon_st_rxstatus_src_error; // rx_eth_frame_decoder:rxstatus_src_error -> rx_eth_frame_status_merger:rxstatus_sink_error
+ wire [39:0] rx_eth_frame_decoder_avalon_st_rxstatus_src_data; // rx_eth_frame_decoder:rxstatus_src_data -> rx_eth_frame_status_merger:rxstatus_sink_data
+ wire rx_eth_frame_status_merger_rxstatus_src_valid; // rx_eth_frame_status_merger:rxstatus_src_valid -> rx_st_error_adapter_stat:in_valid
+ wire [4:0] rx_eth_frame_status_merger_rxstatus_src_error; // rx_eth_frame_status_merger:rxstatus_src_error -> rx_st_error_adapter_stat:in_error
+ wire [39:0] rx_eth_frame_status_merger_rxstatus_src_data; // rx_eth_frame_status_merger:rxstatus_src_data -> rx_st_error_adapter_stat:in_data
+ wire rx_st_error_adapter_stat_out_valid; // rx_st_error_adapter_stat:out_valid -> rx_st_timing_adapter_splitter_status_in:in_valid
+ wire [6:0] rx_st_error_adapter_stat_out_error; // rx_st_error_adapter_stat:out_error -> rx_st_timing_adapter_splitter_status_in:in_error
+ wire [39:0] rx_st_error_adapter_stat_out_data; // rx_st_error_adapter_stat:out_data -> rx_st_timing_adapter_splitter_status_in:in_data
+ wire rx_st_timing_adapter_splitter_status_in_out_valid; // rx_st_timing_adapter_splitter_status_in:out_valid -> rx_st_status_splitter:in0_valid
+ wire [6:0] rx_st_timing_adapter_splitter_status_in_out_error; // rx_st_timing_adapter_splitter_status_in:out_error -> rx_st_status_splitter:in0_error
+ wire [39:0] rx_st_timing_adapter_splitter_status_in_out_data; // rx_st_timing_adapter_splitter_status_in:out_data -> rx_st_status_splitter:in0_data
+ wire rx_st_timing_adapter_splitter_status_in_out_ready; // rx_st_status_splitter:in0_ready -> rx_st_timing_adapter_splitter_status_in:out_ready
+ wire rx_st_status_splitter_out0_valid; // rx_st_status_splitter:out0_valid -> rx_st_timing_adapter_splitter_status_statistics:in_valid
+ wire [6:0] rx_st_status_splitter_out0_error; // rx_st_status_splitter:out0_error -> rx_st_timing_adapter_splitter_status_statistics:in_error
+ wire [39:0] rx_st_status_splitter_out0_data; // rx_st_status_splitter:out0_data -> rx_st_timing_adapter_splitter_status_statistics:in_data
+ wire rx_st_status_splitter_out0_ready; // rx_st_timing_adapter_splitter_status_statistics:in_ready -> rx_st_status_splitter:out0_ready
+ wire rx_st_timing_adapter_splitter_status_statistics_out_valid; // rx_st_timing_adapter_splitter_status_statistics:out_valid -> rx_st_status_statistics_delay:in0_valid
+ wire [6:0] rx_st_timing_adapter_splitter_status_statistics_out_error; // rx_st_timing_adapter_splitter_status_statistics:out_error -> rx_st_status_statistics_delay:in0_error
+ wire [39:0] rx_st_timing_adapter_splitter_status_statistics_out_data; // rx_st_timing_adapter_splitter_status_statistics:out_data -> rx_st_status_statistics_delay:in0_data
+ wire rx_st_status_statistics_delay_out_valid; // rx_st_status_statistics_delay:out0_valid -> rx_eth_statistics_collector:stat_sink_valid
+ wire [6:0] rx_st_status_statistics_delay_out_error; // rx_st_status_statistics_delay:out0_error -> rx_eth_statistics_collector:stat_sink_error
+ wire [39:0] rx_st_status_statistics_delay_out_data; // rx_st_status_statistics_delay:out0_data -> rx_eth_statistics_collector:stat_sink_data
+ wire rx_st_status_splitter_out1_valid; // rx_st_status_splitter:out1_valid -> rx_st_timing_adapter_splitter_status_output:in_valid
+ wire [6:0] rx_st_status_splitter_out1_error; // rx_st_status_splitter:out1_error -> rx_st_timing_adapter_splitter_status_output:in_error
+ wire [39:0] rx_st_status_splitter_out1_data; // rx_st_status_splitter:out1_data -> rx_st_timing_adapter_splitter_status_output:in_data
+ wire rx_st_status_splitter_out1_ready; // rx_st_timing_adapter_splitter_status_output:in_ready -> rx_st_status_splitter:out1_ready
+ wire rx_st_timing_adapter_splitter_status_output_out_valid; // rx_st_timing_adapter_splitter_status_output:out_valid -> rx_st_status_output_delay:in0_valid
+ wire [6:0] rx_st_timing_adapter_splitter_status_output_out_error; // rx_st_timing_adapter_splitter_status_output:out_error -> rx_st_status_output_delay:in0_error
+ wire [39:0] rx_st_timing_adapter_splitter_status_output_out_data; // rx_st_timing_adapter_splitter_status_output:out_data -> rx_st_status_output_delay:in0_data
+ wire rx_eth_lane_decoder_avalon_streaming_source_endofpacket; // rx_eth_lane_decoder:rxdata_src_eop -> rx_eth_pkt_backpressure_control:data_sink_eop
+ wire rx_eth_lane_decoder_avalon_streaming_source_valid; // rx_eth_lane_decoder:rxdata_src_valid -> rx_eth_pkt_backpressure_control:data_sink_valid
+ wire rx_eth_lane_decoder_avalon_streaming_source_startofpacket; // rx_eth_lane_decoder:rxdata_src_sop -> rx_eth_pkt_backpressure_control:data_sink_sop
+ wire [0:0] rx_eth_lane_decoder_avalon_streaming_source_error; // rx_eth_lane_decoder:rxdata_src_error -> rx_eth_pkt_backpressure_control:data_sink_error
+ wire [2:0] rx_eth_lane_decoder_avalon_streaming_source_empty; // rx_eth_lane_decoder:rxdata_src_empty -> rx_eth_pkt_backpressure_control:data_sink_empty
+ wire [63:0] rx_eth_lane_decoder_avalon_streaming_source_data; // rx_eth_lane_decoder:rxdata_src_data -> rx_eth_pkt_backpressure_control:data_sink_data
+ wire [1:0] rx_eth_link_fault_detection_link_fault_src_data; // rx_eth_link_fault_detection:link_fault_src_data -> txrx_timing_adapter_link_fault_status_rx:in_data
+ wire txrx_timing_adapter_link_fault_status_rx_out_valid; // txrx_timing_adapter_link_fault_status_rx:out_valid -> txrx_st_splitter_link_fault_status:in0_valid
+ wire [1:0] txrx_timing_adapter_link_fault_status_rx_out_data; // txrx_timing_adapter_link_fault_status_rx:out_data -> txrx_st_splitter_link_fault_status:in0_data
+ wire txrx_timing_adapter_link_fault_status_rx_out_ready; // txrx_st_splitter_link_fault_status:in0_ready -> txrx_timing_adapter_link_fault_status_rx:out_ready
+ wire txrx_st_splitter_link_fault_status_out0_valid; // txrx_st_splitter_link_fault_status:out0_valid -> txrx_timing_adapter_link_fault_status_export:in_valid
+ wire [1:0] txrx_st_splitter_link_fault_status_out0_data; // txrx_st_splitter_link_fault_status:out0_data -> txrx_timing_adapter_link_fault_status_export:in_data
+ wire txrx_st_splitter_link_fault_status_out0_ready; // txrx_timing_adapter_link_fault_status_export:in_ready -> txrx_st_splitter_link_fault_status:out0_ready
+ wire txrx_st_splitter_link_fault_status_out1_valid; // txrx_st_splitter_link_fault_status:out1_valid -> rxtx_dc_fifo_link_fault_status:in_valid
+ wire [1:0] txrx_st_splitter_link_fault_status_out1_data; // txrx_st_splitter_link_fault_status:out1_data -> rxtx_dc_fifo_link_fault_status:in_data
+ wire txrx_st_splitter_link_fault_status_out1_ready; // rxtx_dc_fifo_link_fault_status:in_ready -> txrx_st_splitter_link_fault_status:out1_ready
+ wire rxtx_dc_fifo_link_fault_status_out_valid; // rxtx_dc_fifo_link_fault_status:out_valid -> rxtx_timing_adapter_link_fault_status_tx:in_valid
+ wire [1:0] rxtx_dc_fifo_link_fault_status_out_data; // rxtx_dc_fifo_link_fault_status:out_data -> rxtx_timing_adapter_link_fault_status_tx:in_data
+ wire rxtx_dc_fifo_link_fault_status_out_ready; // rxtx_timing_adapter_link_fault_status_tx:in_ready -> rxtx_dc_fifo_link_fault_status:out_ready
+ wire [1:0] rxtx_timing_adapter_link_fault_status_tx_out_data; // rxtx_timing_adapter_link_fault_status_tx:out_data -> tx_eth_link_fault_generation:link_fault_sink_data
+ wire rx_eth_frame_status_merger_pauselen_src_valid; // rx_eth_frame_status_merger:pauselen_src_valid -> rxtx_timing_adapter_pauselen_rx:in_valid
+ wire [15:0] rx_eth_frame_status_merger_pauselen_src_data; // rx_eth_frame_status_merger:pauselen_src_data -> rxtx_timing_adapter_pauselen_rx:in_data
+ wire rxtx_timing_adapter_pauselen_rx_out_valid; // rxtx_timing_adapter_pauselen_rx:out_valid -> rxtx_dc_fifo_pauselen:in_valid
+ wire [15:0] rxtx_timing_adapter_pauselen_rx_out_data; // rxtx_timing_adapter_pauselen_rx:out_data -> rxtx_dc_fifo_pauselen:in_data
+ wire rxtx_timing_adapter_pauselen_rx_out_ready; // rxtx_dc_fifo_pauselen:in_ready -> rxtx_timing_adapter_pauselen_rx:out_ready
+ wire rxtx_dc_fifo_pauselen_out_valid; // rxtx_dc_fifo_pauselen:out_valid -> rxtx_timing_adapter_pauselen_tx:in_valid
+ wire [15:0] rxtx_dc_fifo_pauselen_out_data; // rxtx_dc_fifo_pauselen:out_data -> rxtx_timing_adapter_pauselen_tx:in_data
+ wire rxtx_dc_fifo_pauselen_out_ready; // rxtx_timing_adapter_pauselen_tx:in_ready -> rxtx_dc_fifo_pauselen:out_ready
+ wire rxtx_timing_adapter_pauselen_tx_out_valid; // rxtx_timing_adapter_pauselen_tx:out_valid -> tx_eth_pause_beat_conversion:pause_quanta_sink_valid
+ wire [15:0] rxtx_timing_adapter_pauselen_tx_out_data; // rxtx_timing_adapter_pauselen_tx:out_data -> tx_eth_pause_beat_conversion:pause_quanta_sink_data
+ wire merlin_master_translator_avalon_universal_master_0_waitrequest; // merlin_master_translator_avalon_universal_master_0_translator:av_waitrequest -> merlin_master_translator:uav_waitrequest
+ wire [2:0] merlin_master_translator_avalon_universal_master_0_burstcount; // merlin_master_translator:uav_burstcount -> merlin_master_translator_avalon_universal_master_0_translator:av_burstcount
+ wire [31:0] merlin_master_translator_avalon_universal_master_0_writedata; // merlin_master_translator:uav_writedata -> merlin_master_translator_avalon_universal_master_0_translator:av_writedata
+ wire [14:0] merlin_master_translator_avalon_universal_master_0_address; // merlin_master_translator:uav_address -> merlin_master_translator_avalon_universal_master_0_translator:av_address
+ wire merlin_master_translator_avalon_universal_master_0_lock; // merlin_master_translator:uav_lock -> merlin_master_translator_avalon_universal_master_0_translator:av_lock
+ wire merlin_master_translator_avalon_universal_master_0_write; // merlin_master_translator:uav_write -> merlin_master_translator_avalon_universal_master_0_translator:av_write
+ wire merlin_master_translator_avalon_universal_master_0_read; // merlin_master_translator:uav_read -> merlin_master_translator_avalon_universal_master_0_translator:av_read
+ wire [31:0] merlin_master_translator_avalon_universal_master_0_readdata; // merlin_master_translator_avalon_universal_master_0_translator:av_readdata -> merlin_master_translator:uav_readdata
+ wire merlin_master_translator_avalon_universal_master_0_debugaccess; // merlin_master_translator:uav_debugaccess -> merlin_master_translator_avalon_universal_master_0_translator:av_debugaccess
+ wire [3:0] merlin_master_translator_avalon_universal_master_0_byteenable; // merlin_master_translator:uav_byteenable -> merlin_master_translator_avalon_universal_master_0_translator:av_byteenable
+ wire merlin_master_translator_avalon_universal_master_0_readdatavalid; // merlin_master_translator_avalon_universal_master_0_translator:av_readdatavalid -> merlin_master_translator:uav_readdatavalid
+ wire tx_bridge_s0_translator_avalon_anti_slave_0_waitrequest; // tx_bridge:s0_waitrequest -> tx_bridge_s0_translator:av_waitrequest
+ wire tx_bridge_s0_translator_avalon_anti_slave_0_burstcount; // tx_bridge_s0_translator:av_burstcount -> tx_bridge:s0_burstcount
+ wire [31:0] tx_bridge_s0_translator_avalon_anti_slave_0_writedata; // tx_bridge_s0_translator:av_writedata -> tx_bridge:s0_writedata
+ wire [13:0] tx_bridge_s0_translator_avalon_anti_slave_0_address; // tx_bridge_s0_translator:av_address -> tx_bridge:s0_address
+ wire tx_bridge_s0_translator_avalon_anti_slave_0_write; // tx_bridge_s0_translator:av_write -> tx_bridge:s0_write
+ wire tx_bridge_s0_translator_avalon_anti_slave_0_read; // tx_bridge_s0_translator:av_read -> tx_bridge:s0_read
+ wire [31:0] tx_bridge_s0_translator_avalon_anti_slave_0_readdata; // tx_bridge:s0_readdata -> tx_bridge_s0_translator:av_readdata
+ wire tx_bridge_s0_translator_avalon_anti_slave_0_debugaccess; // tx_bridge_s0_translator:av_debugaccess -> tx_bridge:s0_debugaccess
+ wire tx_bridge_s0_translator_avalon_anti_slave_0_readdatavalid; // tx_bridge:s0_readdatavalid -> tx_bridge_s0_translator:av_readdatavalid
+ wire [3:0] tx_bridge_s0_translator_avalon_anti_slave_0_byteenable; // tx_bridge_s0_translator:av_byteenable -> tx_bridge:s0_byteenable
+ wire rx_bridge_s0_translator_avalon_anti_slave_0_waitrequest; // rx_bridge:s0_waitrequest -> rx_bridge_s0_translator:av_waitrequest
+ wire rx_bridge_s0_translator_avalon_anti_slave_0_burstcount; // rx_bridge_s0_translator:av_burstcount -> rx_bridge:s0_burstcount
+ wire [31:0] rx_bridge_s0_translator_avalon_anti_slave_0_writedata; // rx_bridge_s0_translator:av_writedata -> rx_bridge:s0_writedata
+ wire [13:0] rx_bridge_s0_translator_avalon_anti_slave_0_address; // rx_bridge_s0_translator:av_address -> rx_bridge:s0_address
+ wire rx_bridge_s0_translator_avalon_anti_slave_0_write; // rx_bridge_s0_translator:av_write -> rx_bridge:s0_write
+ wire rx_bridge_s0_translator_avalon_anti_slave_0_read; // rx_bridge_s0_translator:av_read -> rx_bridge:s0_read
+ wire [31:0] rx_bridge_s0_translator_avalon_anti_slave_0_readdata; // rx_bridge:s0_readdata -> rx_bridge_s0_translator:av_readdata
+ wire rx_bridge_s0_translator_avalon_anti_slave_0_debugaccess; // rx_bridge_s0_translator:av_debugaccess -> rx_bridge:s0_debugaccess
+ wire rx_bridge_s0_translator_avalon_anti_slave_0_readdatavalid; // rx_bridge:s0_readdatavalid -> rx_bridge_s0_translator:av_readdatavalid
+ wire [3:0] rx_bridge_s0_translator_avalon_anti_slave_0_byteenable; // rx_bridge_s0_translator:av_byteenable -> rx_bridge:s0_byteenable
+ wire [0:0] tx_bridge_m0_burstcount; // tx_bridge:m0_burstcount -> tx_bridge_m0_translator:av_burstcount
+ wire tx_bridge_m0_waitrequest; // tx_bridge_m0_translator:av_waitrequest -> tx_bridge:m0_waitrequest
+ wire [13:0] tx_bridge_m0_address; // tx_bridge:m0_address -> tx_bridge_m0_translator:av_address
+ wire [31:0] tx_bridge_m0_writedata; // tx_bridge:m0_writedata -> tx_bridge_m0_translator:av_writedata
+ wire tx_bridge_m0_write; // tx_bridge:m0_write -> tx_bridge_m0_translator:av_write
+ wire tx_bridge_m0_read; // tx_bridge:m0_read -> tx_bridge_m0_translator:av_read
+ wire [31:0] tx_bridge_m0_readdata; // tx_bridge_m0_translator:av_readdata -> tx_bridge:m0_readdata
+ wire tx_bridge_m0_debugaccess; // tx_bridge:m0_debugaccess -> tx_bridge_m0_translator:av_debugaccess
+ wire [3:0] tx_bridge_m0_byteenable; // tx_bridge:m0_byteenable -> tx_bridge_m0_translator:av_byteenable
+ wire tx_bridge_m0_readdatavalid; // tx_bridge_m0_translator:av_readdatavalid -> tx_bridge:m0_readdatavalid
+ wire [31:0] tx_eth_pkt_backpressure_control_csr_translator_avalon_anti_slave_0_writedata; // tx_eth_pkt_backpressure_control_csr_translator:av_writedata -> tx_eth_pkt_backpressure_control:csr_writedata
+ wire tx_eth_pkt_backpressure_control_csr_translator_avalon_anti_slave_0_address; // tx_eth_pkt_backpressure_control_csr_translator:av_address -> tx_eth_pkt_backpressure_control:csr_address
+ wire tx_eth_pkt_backpressure_control_csr_translator_avalon_anti_slave_0_write; // tx_eth_pkt_backpressure_control_csr_translator:av_write -> tx_eth_pkt_backpressure_control:csr_write
+ wire tx_eth_pkt_backpressure_control_csr_translator_avalon_anti_slave_0_read; // tx_eth_pkt_backpressure_control_csr_translator:av_read -> tx_eth_pkt_backpressure_control:csr_read
+ wire [31:0] tx_eth_pkt_backpressure_control_csr_translator_avalon_anti_slave_0_readdata; // tx_eth_pkt_backpressure_control:csr_readdata -> tx_eth_pkt_backpressure_control_csr_translator:av_readdata
+ wire [31:0] tx_eth_pad_inserter_csr_translator_avalon_anti_slave_0_writedata; // tx_eth_pad_inserter_csr_translator:av_writedata -> tx_eth_pad_inserter:csr_writedata
+ wire tx_eth_pad_inserter_csr_translator_avalon_anti_slave_0_address; // tx_eth_pad_inserter_csr_translator:av_address -> tx_eth_pad_inserter:csr_address
+ wire tx_eth_pad_inserter_csr_translator_avalon_anti_slave_0_write; // tx_eth_pad_inserter_csr_translator:av_write -> tx_eth_pad_inserter:csr_write
+ wire tx_eth_pad_inserter_csr_translator_avalon_anti_slave_0_read; // tx_eth_pad_inserter_csr_translator:av_read -> tx_eth_pad_inserter:csr_read
+ wire [31:0] tx_eth_pad_inserter_csr_translator_avalon_anti_slave_0_readdata; // tx_eth_pad_inserter:csr_readdata -> tx_eth_pad_inserter_csr_translator:av_readdata
+ wire [31:0] tx_eth_crc_inserter_csr_translator_avalon_anti_slave_0_writedata; // tx_eth_crc_inserter_csr_translator:av_writedata -> tx_eth_crc_inserter:csr_writedata
+ wire tx_eth_crc_inserter_csr_translator_avalon_anti_slave_0_address; // tx_eth_crc_inserter_csr_translator:av_address -> tx_eth_crc_inserter:csr_address
+ wire tx_eth_crc_inserter_csr_translator_avalon_anti_slave_0_write; // tx_eth_crc_inserter_csr_translator:av_write -> tx_eth_crc_inserter:csr_write
+ wire tx_eth_crc_inserter_csr_translator_avalon_anti_slave_0_read; // tx_eth_crc_inserter_csr_translator:av_read -> tx_eth_crc_inserter:csr_read
+ wire [31:0] tx_eth_crc_inserter_csr_translator_avalon_anti_slave_0_readdata; // tx_eth_crc_inserter:csr_readdata -> tx_eth_crc_inserter_csr_translator:av_readdata
+ wire [31:0] tx_eth_pause_ctrl_gen_csr_translator_avalon_anti_slave_0_writedata; // tx_eth_pause_ctrl_gen_csr_translator:av_writedata -> tx_eth_pause_ctrl_gen:csr_writedata
+ wire [1:0] tx_eth_pause_ctrl_gen_csr_translator_avalon_anti_slave_0_address; // tx_eth_pause_ctrl_gen_csr_translator:av_address -> tx_eth_pause_ctrl_gen:csr_address
+ wire tx_eth_pause_ctrl_gen_csr_translator_avalon_anti_slave_0_write; // tx_eth_pause_ctrl_gen_csr_translator:av_write -> tx_eth_pause_ctrl_gen:csr_write
+ wire tx_eth_pause_ctrl_gen_csr_translator_avalon_anti_slave_0_read; // tx_eth_pause_ctrl_gen_csr_translator:av_read -> tx_eth_pause_ctrl_gen:csr_read
+ wire [31:0] tx_eth_pause_ctrl_gen_csr_translator_avalon_anti_slave_0_readdata; // tx_eth_pause_ctrl_gen:csr_readdata -> tx_eth_pause_ctrl_gen_csr_translator:av_readdata
+ wire [31:0] tx_eth_address_inserter_csr_translator_avalon_anti_slave_0_writedata; // tx_eth_address_inserter_csr_translator:av_writedata -> tx_eth_address_inserter:csr_writedata
+ wire [1:0] tx_eth_address_inserter_csr_translator_avalon_anti_slave_0_address; // tx_eth_address_inserter_csr_translator:av_address -> tx_eth_address_inserter:csr_address
+ wire tx_eth_address_inserter_csr_translator_avalon_anti_slave_0_write; // tx_eth_address_inserter_csr_translator:av_write -> tx_eth_address_inserter:csr_write
+ wire tx_eth_address_inserter_csr_translator_avalon_anti_slave_0_read; // tx_eth_address_inserter_csr_translator:av_read -> tx_eth_address_inserter:csr_read
+ wire [31:0] tx_eth_address_inserter_csr_translator_avalon_anti_slave_0_readdata; // tx_eth_address_inserter:csr_readdata -> tx_eth_address_inserter_csr_translator:av_readdata
+ wire tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_anti_slave_0_address; // tx_eth_packet_underflow_control_avalon_slave_0_translator:av_address -> tx_eth_packet_underflow_control:csr_address
+ wire tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_anti_slave_0_read; // tx_eth_packet_underflow_control_avalon_slave_0_translator:av_read -> tx_eth_packet_underflow_control:csr_read
+ wire [31:0] tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_anti_slave_0_readdata; // tx_eth_packet_underflow_control:csr_readdata -> tx_eth_packet_underflow_control_avalon_slave_0_translator:av_readdata
+ wire [31:0] tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_anti_slave_0_writedata; // tx_eth_frame_decoder_avalom_mm_csr_translator:av_writedata -> tx_eth_frame_decoder:csr_writedata
+ wire [4:0] tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_anti_slave_0_address; // tx_eth_frame_decoder_avalom_mm_csr_translator:av_address -> tx_eth_frame_decoder:csr_address
+ wire tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_anti_slave_0_write; // tx_eth_frame_decoder_avalom_mm_csr_translator:av_write -> tx_eth_frame_decoder:csr_write
+ wire tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_anti_slave_0_read; // tx_eth_frame_decoder_avalom_mm_csr_translator:av_read -> tx_eth_frame_decoder:csr_read
+ wire [31:0] tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_anti_slave_0_readdata; // tx_eth_frame_decoder:csr_readdata -> tx_eth_frame_decoder_avalom_mm_csr_translator:av_readdata
+ wire [31:0] tx_eth_statistics_collector_csr_translator_avalon_anti_slave_0_writedata; // tx_eth_statistics_collector_csr_translator:av_writedata -> tx_eth_statistics_collector:csr_writedata
+ wire [5:0] tx_eth_statistics_collector_csr_translator_avalon_anti_slave_0_address; // tx_eth_statistics_collector_csr_translator:av_address -> tx_eth_statistics_collector:csr_address
+ wire tx_eth_statistics_collector_csr_translator_avalon_anti_slave_0_write; // tx_eth_statistics_collector_csr_translator:av_write -> tx_eth_statistics_collector:csr_write
+ wire tx_eth_statistics_collector_csr_translator_avalon_anti_slave_0_read; // tx_eth_statistics_collector_csr_translator:av_read -> tx_eth_statistics_collector:csr_read
+ wire [31:0] tx_eth_statistics_collector_csr_translator_avalon_anti_slave_0_readdata; // tx_eth_statistics_collector:csr_readdata -> tx_eth_statistics_collector_csr_translator:av_readdata
+ wire [0:0] rx_bridge_m0_burstcount; // rx_bridge:m0_burstcount -> rx_bridge_m0_translator:av_burstcount
+ wire rx_bridge_m0_waitrequest; // rx_bridge_m0_translator:av_waitrequest -> rx_bridge:m0_waitrequest
+ wire [13:0] rx_bridge_m0_address; // rx_bridge:m0_address -> rx_bridge_m0_translator:av_address
+ wire [31:0] rx_bridge_m0_writedata; // rx_bridge:m0_writedata -> rx_bridge_m0_translator:av_writedata
+ wire rx_bridge_m0_write; // rx_bridge:m0_write -> rx_bridge_m0_translator:av_write
+ wire rx_bridge_m0_read; // rx_bridge:m0_read -> rx_bridge_m0_translator:av_read
+ wire [31:0] rx_bridge_m0_readdata; // rx_bridge_m0_translator:av_readdata -> rx_bridge:m0_readdata
+ wire rx_bridge_m0_debugaccess; // rx_bridge:m0_debugaccess -> rx_bridge_m0_translator:av_debugaccess
+ wire [3:0] rx_bridge_m0_byteenable; // rx_bridge:m0_byteenable -> rx_bridge_m0_translator:av_byteenable
+ wire rx_bridge_m0_readdatavalid; // rx_bridge_m0_translator:av_readdatavalid -> rx_bridge:m0_readdatavalid
+ wire [31:0] rx_eth_pkt_backpressure_control_csr_translator_avalon_anti_slave_0_writedata; // rx_eth_pkt_backpressure_control_csr_translator:av_writedata -> rx_eth_pkt_backpressure_control:csr_writedata
+ wire rx_eth_pkt_backpressure_control_csr_translator_avalon_anti_slave_0_address; // rx_eth_pkt_backpressure_control_csr_translator:av_address -> rx_eth_pkt_backpressure_control:csr_address
+ wire rx_eth_pkt_backpressure_control_csr_translator_avalon_anti_slave_0_write; // rx_eth_pkt_backpressure_control_csr_translator:av_write -> rx_eth_pkt_backpressure_control:csr_write
+ wire rx_eth_pkt_backpressure_control_csr_translator_avalon_anti_slave_0_read; // rx_eth_pkt_backpressure_control_csr_translator:av_read -> rx_eth_pkt_backpressure_control:csr_read
+ wire [31:0] rx_eth_pkt_backpressure_control_csr_translator_avalon_anti_slave_0_readdata; // rx_eth_pkt_backpressure_control:csr_readdata -> rx_eth_pkt_backpressure_control_csr_translator:av_readdata
+ wire [31:0] rx_eth_crc_pad_rem_csr_translator_avalon_anti_slave_0_writedata; // rx_eth_crc_pad_rem_csr_translator:av_writedata -> rx_eth_crc_pad_rem:csr_writedata
+ wire [1:0] rx_eth_crc_pad_rem_csr_translator_avalon_anti_slave_0_address; // rx_eth_crc_pad_rem_csr_translator:av_address -> rx_eth_crc_pad_rem:csr_address
+ wire rx_eth_crc_pad_rem_csr_translator_avalon_anti_slave_0_write; // rx_eth_crc_pad_rem_csr_translator:av_write -> rx_eth_crc_pad_rem:csr_write
+ wire rx_eth_crc_pad_rem_csr_translator_avalon_anti_slave_0_read; // rx_eth_crc_pad_rem_csr_translator:av_read -> rx_eth_crc_pad_rem:csr_read
+ wire [31:0] rx_eth_crc_pad_rem_csr_translator_avalon_anti_slave_0_readdata; // rx_eth_crc_pad_rem:csr_readdata -> rx_eth_crc_pad_rem_csr_translator:av_readdata
+ wire [31:0] rx_eth_crc_checker_csr_translator_avalon_anti_slave_0_writedata; // rx_eth_crc_checker_csr_translator:av_writedata -> rx_eth_crc_checker:csr_writedata
+ wire rx_eth_crc_checker_csr_translator_avalon_anti_slave_0_address; // rx_eth_crc_checker_csr_translator:av_address -> rx_eth_crc_checker:csr_address
+ wire rx_eth_crc_checker_csr_translator_avalon_anti_slave_0_write; // rx_eth_crc_checker_csr_translator:av_write -> rx_eth_crc_checker:csr_write
+ wire rx_eth_crc_checker_csr_translator_avalon_anti_slave_0_read; // rx_eth_crc_checker_csr_translator:av_read -> rx_eth_crc_checker:csr_read
+ wire [31:0] rx_eth_crc_checker_csr_translator_avalon_anti_slave_0_readdata; // rx_eth_crc_checker:csr_readdata -> rx_eth_crc_checker_csr_translator:av_readdata
+ wire [31:0] rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_anti_slave_0_writedata; // rx_eth_frame_decoder_avalom_mm_csr_translator:av_writedata -> rx_eth_frame_decoder:csr_writedata
+ wire [4:0] rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_anti_slave_0_address; // rx_eth_frame_decoder_avalom_mm_csr_translator:av_address -> rx_eth_frame_decoder:csr_address
+ wire rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_anti_slave_0_write; // rx_eth_frame_decoder_avalom_mm_csr_translator:av_write -> rx_eth_frame_decoder:csr_write
+ wire rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_anti_slave_0_read; // rx_eth_frame_decoder_avalom_mm_csr_translator:av_read -> rx_eth_frame_decoder:csr_read
+ wire [31:0] rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_anti_slave_0_readdata; // rx_eth_frame_decoder:csr_readdata -> rx_eth_frame_decoder_avalom_mm_csr_translator:av_readdata
+ wire [1:0] rx_eth_packet_overflow_control_csr_translator_avalon_anti_slave_0_address; // rx_eth_packet_overflow_control_csr_translator:av_address -> rx_eth_packet_overflow_control:csr_address
+ wire rx_eth_packet_overflow_control_csr_translator_avalon_anti_slave_0_read; // rx_eth_packet_overflow_control_csr_translator:av_read -> rx_eth_packet_overflow_control:csr_read
+ wire [31:0] rx_eth_packet_overflow_control_csr_translator_avalon_anti_slave_0_readdata; // rx_eth_packet_overflow_control:csr_readdata -> rx_eth_packet_overflow_control_csr_translator:av_readdata
+ wire [31:0] rx_eth_statistics_collector_csr_translator_avalon_anti_slave_0_writedata; // rx_eth_statistics_collector_csr_translator:av_writedata -> rx_eth_statistics_collector:csr_writedata
+ wire [5:0] rx_eth_statistics_collector_csr_translator_avalon_anti_slave_0_address; // rx_eth_statistics_collector_csr_translator:av_address -> rx_eth_statistics_collector:csr_address
+ wire rx_eth_statistics_collector_csr_translator_avalon_anti_slave_0_write; // rx_eth_statistics_collector_csr_translator:av_write -> rx_eth_statistics_collector:csr_write
+ wire rx_eth_statistics_collector_csr_translator_avalon_anti_slave_0_read; // rx_eth_statistics_collector_csr_translator:av_read -> rx_eth_statistics_collector:csr_read
+ wire [31:0] rx_eth_statistics_collector_csr_translator_avalon_anti_slave_0_readdata; // rx_eth_statistics_collector:csr_readdata -> rx_eth_statistics_collector_csr_translator:av_readdata
+ wire [31:0] rx_eth_lane_decoder_csr_translator_avalon_anti_slave_0_writedata; // rx_eth_lane_decoder_csr_translator:av_writedata -> rx_eth_lane_decoder:csr_writedata
+ wire rx_eth_lane_decoder_csr_translator_avalon_anti_slave_0_address; // rx_eth_lane_decoder_csr_translator:av_address -> rx_eth_lane_decoder:csr_address
+ wire rx_eth_lane_decoder_csr_translator_avalon_anti_slave_0_write; // rx_eth_lane_decoder_csr_translator:av_write -> rx_eth_lane_decoder:csr_write
+ wire rx_eth_lane_decoder_csr_translator_avalon_anti_slave_0_read; // rx_eth_lane_decoder_csr_translator:av_read -> rx_eth_lane_decoder:csr_read
+ wire [31:0] rx_eth_lane_decoder_csr_translator_avalon_anti_slave_0_readdata; // rx_eth_lane_decoder:csr_readdata -> rx_eth_lane_decoder_csr_translator:av_readdata
+ wire rx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_waitrequest; // rx_bridge_s0_translator:uav_waitrequest -> rx_bridge_s0_translator_avalon_universal_slave_0_agent:m0_waitrequest
+ wire [2:0] rx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_burstcount; // rx_bridge_s0_translator_avalon_universal_slave_0_agent:m0_burstcount -> rx_bridge_s0_translator:uav_burstcount
+ wire [31:0] rx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_writedata; // rx_bridge_s0_translator_avalon_universal_slave_0_agent:m0_writedata -> rx_bridge_s0_translator:uav_writedata
+ wire [14:0] rx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_address; // rx_bridge_s0_translator_avalon_universal_slave_0_agent:m0_address -> rx_bridge_s0_translator:uav_address
+ wire rx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_write; // rx_bridge_s0_translator_avalon_universal_slave_0_agent:m0_write -> rx_bridge_s0_translator:uav_write
+ wire rx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_lock; // rx_bridge_s0_translator_avalon_universal_slave_0_agent:m0_lock -> rx_bridge_s0_translator:uav_lock
+ wire rx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_read; // rx_bridge_s0_translator_avalon_universal_slave_0_agent:m0_read -> rx_bridge_s0_translator:uav_read
+ wire [31:0] rx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_readdata; // rx_bridge_s0_translator:uav_readdata -> rx_bridge_s0_translator_avalon_universal_slave_0_agent:m0_readdata
+ wire rx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_readdatavalid; // rx_bridge_s0_translator:uav_readdatavalid -> rx_bridge_s0_translator_avalon_universal_slave_0_agent:m0_readdatavalid
+ wire rx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_debugaccess; // rx_bridge_s0_translator_avalon_universal_slave_0_agent:m0_debugaccess -> rx_bridge_s0_translator:uav_debugaccess
+ wire [3:0] rx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_byteenable; // rx_bridge_s0_translator_avalon_universal_slave_0_agent:m0_byteenable -> rx_bridge_s0_translator:uav_byteenable
+ wire rx_bridge_s0_translator_avalon_universal_slave_0_agent_rf_source_endofpacket; // rx_bridge_s0_translator_avalon_universal_slave_0_agent:rf_source_endofpacket -> rx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo:in_endofpacket
+ wire rx_bridge_s0_translator_avalon_universal_slave_0_agent_rf_source_valid; // rx_bridge_s0_translator_avalon_universal_slave_0_agent:rf_source_valid -> rx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo:in_valid
+ wire rx_bridge_s0_translator_avalon_universal_slave_0_agent_rf_source_startofpacket; // rx_bridge_s0_translator_avalon_universal_slave_0_agent:rf_source_startofpacket -> rx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo:in_startofpacket
+ wire [66:0] rx_bridge_s0_translator_avalon_universal_slave_0_agent_rf_source_data; // rx_bridge_s0_translator_avalon_universal_slave_0_agent:rf_source_data -> rx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo:in_data
+ wire rx_bridge_s0_translator_avalon_universal_slave_0_agent_rf_source_ready; // rx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo:in_ready -> rx_bridge_s0_translator_avalon_universal_slave_0_agent:rf_source_ready
+ wire rx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket; // rx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo:out_endofpacket -> rx_bridge_s0_translator_avalon_universal_slave_0_agent:rf_sink_endofpacket
+ wire rx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid; // rx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo:out_valid -> rx_bridge_s0_translator_avalon_universal_slave_0_agent:rf_sink_valid
+ wire rx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket; // rx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo:out_startofpacket -> rx_bridge_s0_translator_avalon_universal_slave_0_agent:rf_sink_startofpacket
+ wire [66:0] rx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data; // rx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo:out_data -> rx_bridge_s0_translator_avalon_universal_slave_0_agent:rf_sink_data
+ wire rx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready; // rx_bridge_s0_translator_avalon_universal_slave_0_agent:rf_sink_ready -> rx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo:out_ready
+ wire rx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid; // rx_bridge_s0_translator_avalon_universal_slave_0_agent:rdata_fifo_src_valid -> rx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo:in_valid
+ wire [31:0] rx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data; // rx_bridge_s0_translator_avalon_universal_slave_0_agent:rdata_fifo_src_data -> rx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo:in_data
+ wire rx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready; // rx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo:in_ready -> rx_bridge_s0_translator_avalon_universal_slave_0_agent:rdata_fifo_src_ready
+ wire rx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_valid; // rx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo:out_valid -> rx_bridge_s0_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_valid
+ wire [31:0] rx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data; // rx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo:out_data -> rx_bridge_s0_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_data
+ wire rx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_ready; // rx_bridge_s0_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_ready -> rx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo:out_ready
+ wire tx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_waitrequest; // tx_bridge_s0_translator:uav_waitrequest -> tx_bridge_s0_translator_avalon_universal_slave_0_agent:m0_waitrequest
+ wire [2:0] tx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_burstcount; // tx_bridge_s0_translator_avalon_universal_slave_0_agent:m0_burstcount -> tx_bridge_s0_translator:uav_burstcount
+ wire [31:0] tx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_writedata; // tx_bridge_s0_translator_avalon_universal_slave_0_agent:m0_writedata -> tx_bridge_s0_translator:uav_writedata
+ wire [14:0] tx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_address; // tx_bridge_s0_translator_avalon_universal_slave_0_agent:m0_address -> tx_bridge_s0_translator:uav_address
+ wire tx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_write; // tx_bridge_s0_translator_avalon_universal_slave_0_agent:m0_write -> tx_bridge_s0_translator:uav_write
+ wire tx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_lock; // tx_bridge_s0_translator_avalon_universal_slave_0_agent:m0_lock -> tx_bridge_s0_translator:uav_lock
+ wire tx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_read; // tx_bridge_s0_translator_avalon_universal_slave_0_agent:m0_read -> tx_bridge_s0_translator:uav_read
+ wire [31:0] tx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_readdata; // tx_bridge_s0_translator:uav_readdata -> tx_bridge_s0_translator_avalon_universal_slave_0_agent:m0_readdata
+ wire tx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_readdatavalid; // tx_bridge_s0_translator:uav_readdatavalid -> tx_bridge_s0_translator_avalon_universal_slave_0_agent:m0_readdatavalid
+ wire tx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_debugaccess; // tx_bridge_s0_translator_avalon_universal_slave_0_agent:m0_debugaccess -> tx_bridge_s0_translator:uav_debugaccess
+ wire [3:0] tx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_byteenable; // tx_bridge_s0_translator_avalon_universal_slave_0_agent:m0_byteenable -> tx_bridge_s0_translator:uav_byteenable
+ wire tx_bridge_s0_translator_avalon_universal_slave_0_agent_rf_source_endofpacket; // tx_bridge_s0_translator_avalon_universal_slave_0_agent:rf_source_endofpacket -> tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo:in_endofpacket
+ wire tx_bridge_s0_translator_avalon_universal_slave_0_agent_rf_source_valid; // tx_bridge_s0_translator_avalon_universal_slave_0_agent:rf_source_valid -> tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo:in_valid
+ wire tx_bridge_s0_translator_avalon_universal_slave_0_agent_rf_source_startofpacket; // tx_bridge_s0_translator_avalon_universal_slave_0_agent:rf_source_startofpacket -> tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo:in_startofpacket
+ wire [66:0] tx_bridge_s0_translator_avalon_universal_slave_0_agent_rf_source_data; // tx_bridge_s0_translator_avalon_universal_slave_0_agent:rf_source_data -> tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo:in_data
+ wire tx_bridge_s0_translator_avalon_universal_slave_0_agent_rf_source_ready; // tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo:in_ready -> tx_bridge_s0_translator_avalon_universal_slave_0_agent:rf_source_ready
+ wire tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket; // tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo:out_endofpacket -> tx_bridge_s0_translator_avalon_universal_slave_0_agent:rf_sink_endofpacket
+ wire tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid; // tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo:out_valid -> tx_bridge_s0_translator_avalon_universal_slave_0_agent:rf_sink_valid
+ wire tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket; // tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo:out_startofpacket -> tx_bridge_s0_translator_avalon_universal_slave_0_agent:rf_sink_startofpacket
+ wire [66:0] tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data; // tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo:out_data -> tx_bridge_s0_translator_avalon_universal_slave_0_agent:rf_sink_data
+ wire tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready; // tx_bridge_s0_translator_avalon_universal_slave_0_agent:rf_sink_ready -> tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo:out_ready
+ wire tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid; // tx_bridge_s0_translator_avalon_universal_slave_0_agent:rdata_fifo_src_valid -> tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo:in_valid
+ wire [31:0] tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data; // tx_bridge_s0_translator_avalon_universal_slave_0_agent:rdata_fifo_src_data -> tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo:in_data
+ wire tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready; // tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo:in_ready -> tx_bridge_s0_translator_avalon_universal_slave_0_agent:rdata_fifo_src_ready
+ wire tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_valid; // tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo:out_valid -> tx_bridge_s0_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_valid
+ wire [31:0] tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data; // tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo:out_data -> tx_bridge_s0_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_data
+ wire tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_ready; // tx_bridge_s0_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_ready -> tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo:out_ready
+ wire merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_waitrequest; // merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_agent:av_waitrequest -> merlin_master_translator_avalon_universal_master_0_translator:uav_waitrequest
+ wire [2:0] merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_burstcount; // merlin_master_translator_avalon_universal_master_0_translator:uav_burstcount -> merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_agent:av_burstcount
+ wire [31:0] merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_writedata; // merlin_master_translator_avalon_universal_master_0_translator:uav_writedata -> merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_agent:av_writedata
+ wire [14:0] merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_address; // merlin_master_translator_avalon_universal_master_0_translator:uav_address -> merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_agent:av_address
+ wire merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_lock; // merlin_master_translator_avalon_universal_master_0_translator:uav_lock -> merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_agent:av_lock
+ wire merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_write; // merlin_master_translator_avalon_universal_master_0_translator:uav_write -> merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_agent:av_write
+ wire merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_read; // merlin_master_translator_avalon_universal_master_0_translator:uav_read -> merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_agent:av_read
+ wire [31:0] merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_readdata; // merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_agent:av_readdata -> merlin_master_translator_avalon_universal_master_0_translator:uav_readdata
+ wire merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_debugaccess; // merlin_master_translator_avalon_universal_master_0_translator:uav_debugaccess -> merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_agent:av_debugaccess
+ wire [3:0] merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_byteenable; // merlin_master_translator_avalon_universal_master_0_translator:uav_byteenable -> merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_agent:av_byteenable
+ wire merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_readdatavalid; // merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_agent:av_readdatavalid -> merlin_master_translator_avalon_universal_master_0_translator:uav_readdatavalid
+ wire tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_waitrequest; // tx_eth_pkt_backpressure_control_csr_translator:uav_waitrequest -> tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:m0_waitrequest
+ wire [2:0] tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_burstcount; // tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:m0_burstcount -> tx_eth_pkt_backpressure_control_csr_translator:uav_burstcount
+ wire [31:0] tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_writedata; // tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:m0_writedata -> tx_eth_pkt_backpressure_control_csr_translator:uav_writedata
+ wire [13:0] tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_address; // tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:m0_address -> tx_eth_pkt_backpressure_control_csr_translator:uav_address
+ wire tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_write; // tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:m0_write -> tx_eth_pkt_backpressure_control_csr_translator:uav_write
+ wire tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_lock; // tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:m0_lock -> tx_eth_pkt_backpressure_control_csr_translator:uav_lock
+ wire tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_read; // tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:m0_read -> tx_eth_pkt_backpressure_control_csr_translator:uav_read
+ wire [31:0] tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_readdata; // tx_eth_pkt_backpressure_control_csr_translator:uav_readdata -> tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:m0_readdata
+ wire tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_readdatavalid; // tx_eth_pkt_backpressure_control_csr_translator:uav_readdatavalid -> tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:m0_readdatavalid
+ wire tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_debugaccess; // tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:m0_debugaccess -> tx_eth_pkt_backpressure_control_csr_translator:uav_debugaccess
+ wire [3:0] tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_byteenable; // tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:m0_byteenable -> tx_eth_pkt_backpressure_control_csr_translator:uav_byteenable
+ wire tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rf_source_endofpacket; // tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:rf_source_endofpacket -> tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_endofpacket
+ wire tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rf_source_valid; // tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:rf_source_valid -> tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_valid
+ wire tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rf_source_startofpacket; // tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:rf_source_startofpacket -> tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_startofpacket
+ wire [69:0] tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rf_source_data; // tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:rf_source_data -> tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_data
+ wire tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rf_source_ready; // tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_ready -> tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:rf_source_ready
+ wire tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket; // tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_endofpacket -> tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:rf_sink_endofpacket
+ wire tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid; // tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_valid -> tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:rf_sink_valid
+ wire tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket; // tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_startofpacket -> tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:rf_sink_startofpacket
+ wire [69:0] tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data; // tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_data -> tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:rf_sink_data
+ wire tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready; // tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:rf_sink_ready -> tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_ready
+ wire tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid; // tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_src_valid -> tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_valid
+ wire [31:0] tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data; // tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_src_data -> tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_data
+ wire tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready; // tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_ready -> tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_src_ready
+ wire tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_m0_waitrequest; // tx_eth_pause_ctrl_gen_csr_translator:uav_waitrequest -> tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent:m0_waitrequest
+ wire [2:0] tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_m0_burstcount; // tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent:m0_burstcount -> tx_eth_pause_ctrl_gen_csr_translator:uav_burstcount
+ wire [31:0] tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_m0_writedata; // tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent:m0_writedata -> tx_eth_pause_ctrl_gen_csr_translator:uav_writedata
+ wire [13:0] tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_m0_address; // tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent:m0_address -> tx_eth_pause_ctrl_gen_csr_translator:uav_address
+ wire tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_m0_write; // tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent:m0_write -> tx_eth_pause_ctrl_gen_csr_translator:uav_write
+ wire tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_m0_lock; // tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent:m0_lock -> tx_eth_pause_ctrl_gen_csr_translator:uav_lock
+ wire tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_m0_read; // tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent:m0_read -> tx_eth_pause_ctrl_gen_csr_translator:uav_read
+ wire [31:0] tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_m0_readdata; // tx_eth_pause_ctrl_gen_csr_translator:uav_readdata -> tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent:m0_readdata
+ wire tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_m0_readdatavalid; // tx_eth_pause_ctrl_gen_csr_translator:uav_readdatavalid -> tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent:m0_readdatavalid
+ wire tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_m0_debugaccess; // tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent:m0_debugaccess -> tx_eth_pause_ctrl_gen_csr_translator:uav_debugaccess
+ wire [3:0] tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_m0_byteenable; // tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent:m0_byteenable -> tx_eth_pause_ctrl_gen_csr_translator:uav_byteenable
+ wire tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rf_source_endofpacket; // tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent:rf_source_endofpacket -> tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_endofpacket
+ wire tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rf_source_valid; // tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent:rf_source_valid -> tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_valid
+ wire tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rf_source_startofpacket; // tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent:rf_source_startofpacket -> tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_startofpacket
+ wire [69:0] tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rf_source_data; // tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent:rf_source_data -> tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_data
+ wire tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rf_source_ready; // tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_ready -> tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent:rf_source_ready
+ wire tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket; // tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_endofpacket -> tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent:rf_sink_endofpacket
+ wire tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid; // tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_valid -> tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent:rf_sink_valid
+ wire tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket; // tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_startofpacket -> tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent:rf_sink_startofpacket
+ wire [69:0] tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data; // tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_data -> tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent:rf_sink_data
+ wire tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready; // tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent:rf_sink_ready -> tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_ready
+ wire tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid; // tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_src_valid -> tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_valid
+ wire [31:0] tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data; // tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_src_data -> tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_data
+ wire tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready; // tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_ready -> tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_src_ready
+ wire tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_waitrequest; // tx_eth_frame_decoder_avalom_mm_csr_translator:uav_waitrequest -> tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:m0_waitrequest
+ wire [2:0] tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_burstcount; // tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:m0_burstcount -> tx_eth_frame_decoder_avalom_mm_csr_translator:uav_burstcount
+ wire [31:0] tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_writedata; // tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:m0_writedata -> tx_eth_frame_decoder_avalom_mm_csr_translator:uav_writedata
+ wire [13:0] tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_address; // tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:m0_address -> tx_eth_frame_decoder_avalom_mm_csr_translator:uav_address
+ wire tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_write; // tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:m0_write -> tx_eth_frame_decoder_avalom_mm_csr_translator:uav_write
+ wire tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_lock; // tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:m0_lock -> tx_eth_frame_decoder_avalom_mm_csr_translator:uav_lock
+ wire tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_read; // tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:m0_read -> tx_eth_frame_decoder_avalom_mm_csr_translator:uav_read
+ wire [31:0] tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_readdata; // tx_eth_frame_decoder_avalom_mm_csr_translator:uav_readdata -> tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:m0_readdata
+ wire tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_readdatavalid; // tx_eth_frame_decoder_avalom_mm_csr_translator:uav_readdatavalid -> tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:m0_readdatavalid
+ wire tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_debugaccess; // tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:m0_debugaccess -> tx_eth_frame_decoder_avalom_mm_csr_translator:uav_debugaccess
+ wire [3:0] tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_byteenable; // tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:m0_byteenable -> tx_eth_frame_decoder_avalom_mm_csr_translator:uav_byteenable
+ wire tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rf_source_endofpacket; // tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:rf_source_endofpacket -> tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_endofpacket
+ wire tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rf_source_valid; // tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:rf_source_valid -> tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_valid
+ wire tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rf_source_startofpacket; // tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:rf_source_startofpacket -> tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_startofpacket
+ wire [69:0] tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rf_source_data; // tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:rf_source_data -> tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_data
+ wire tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rf_source_ready; // tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_ready -> tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:rf_source_ready
+ wire tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket; // tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_endofpacket -> tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:rf_sink_endofpacket
+ wire tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid; // tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_valid -> tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:rf_sink_valid
+ wire tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket; // tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_startofpacket -> tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:rf_sink_startofpacket
+ wire [69:0] tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data; // tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_data -> tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:rf_sink_data
+ wire tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready; // tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:rf_sink_ready -> tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_ready
+ wire tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid; // tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_src_valid -> tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_valid
+ wire [31:0] tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data; // tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_src_data -> tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_data
+ wire tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready; // tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_ready -> tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_src_ready
+ wire tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_waitrequest; // tx_eth_statistics_collector_csr_translator:uav_waitrequest -> tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:m0_waitrequest
+ wire [2:0] tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_burstcount; // tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:m0_burstcount -> tx_eth_statistics_collector_csr_translator:uav_burstcount
+ wire [31:0] tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_writedata; // tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:m0_writedata -> tx_eth_statistics_collector_csr_translator:uav_writedata
+ wire [13:0] tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_address; // tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:m0_address -> tx_eth_statistics_collector_csr_translator:uav_address
+ wire tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_write; // tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:m0_write -> tx_eth_statistics_collector_csr_translator:uav_write
+ wire tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_lock; // tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:m0_lock -> tx_eth_statistics_collector_csr_translator:uav_lock
+ wire tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_read; // tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:m0_read -> tx_eth_statistics_collector_csr_translator:uav_read
+ wire [31:0] tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_readdata; // tx_eth_statistics_collector_csr_translator:uav_readdata -> tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:m0_readdata
+ wire tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_readdatavalid; // tx_eth_statistics_collector_csr_translator:uav_readdatavalid -> tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:m0_readdatavalid
+ wire tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_debugaccess; // tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:m0_debugaccess -> tx_eth_statistics_collector_csr_translator:uav_debugaccess
+ wire [3:0] tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_byteenable; // tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:m0_byteenable -> tx_eth_statistics_collector_csr_translator:uav_byteenable
+ wire tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rf_source_endofpacket; // tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:rf_source_endofpacket -> tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_endofpacket
+ wire tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rf_source_valid; // tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:rf_source_valid -> tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_valid
+ wire tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rf_source_startofpacket; // tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:rf_source_startofpacket -> tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_startofpacket
+ wire [69:0] tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rf_source_data; // tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:rf_source_data -> tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_data
+ wire tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rf_source_ready; // tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_ready -> tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:rf_source_ready
+ wire tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket; // tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_endofpacket -> tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:rf_sink_endofpacket
+ wire tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid; // tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_valid -> tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:rf_sink_valid
+ wire tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket; // tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_startofpacket -> tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:rf_sink_startofpacket
+ wire [69:0] tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data; // tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_data -> tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:rf_sink_data
+ wire tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready; // tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:rf_sink_ready -> tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_ready
+ wire tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid; // tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_src_valid -> tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_valid
+ wire [31:0] tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data; // tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_src_data -> tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_data
+ wire tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready; // tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_ready -> tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_src_ready
+ wire tx_bridge_m0_translator_avalon_universal_master_0_waitrequest; // tx_bridge_m0_translator_avalon_universal_master_0_agent:av_waitrequest -> tx_bridge_m0_translator:uav_waitrequest
+ wire [2:0] tx_bridge_m0_translator_avalon_universal_master_0_burstcount; // tx_bridge_m0_translator:uav_burstcount -> tx_bridge_m0_translator_avalon_universal_master_0_agent:av_burstcount
+ wire [31:0] tx_bridge_m0_translator_avalon_universal_master_0_writedata; // tx_bridge_m0_translator:uav_writedata -> tx_bridge_m0_translator_avalon_universal_master_0_agent:av_writedata
+ wire [13:0] tx_bridge_m0_translator_avalon_universal_master_0_address; // tx_bridge_m0_translator:uav_address -> tx_bridge_m0_translator_avalon_universal_master_0_agent:av_address
+ wire tx_bridge_m0_translator_avalon_universal_master_0_lock; // tx_bridge_m0_translator:uav_lock -> tx_bridge_m0_translator_avalon_universal_master_0_agent:av_lock
+ wire tx_bridge_m0_translator_avalon_universal_master_0_write; // tx_bridge_m0_translator:uav_write -> tx_bridge_m0_translator_avalon_universal_master_0_agent:av_write
+ wire tx_bridge_m0_translator_avalon_universal_master_0_read; // tx_bridge_m0_translator:uav_read -> tx_bridge_m0_translator_avalon_universal_master_0_agent:av_read
+ wire [31:0] tx_bridge_m0_translator_avalon_universal_master_0_readdata; // tx_bridge_m0_translator_avalon_universal_master_0_agent:av_readdata -> tx_bridge_m0_translator:uav_readdata
+ wire tx_bridge_m0_translator_avalon_universal_master_0_debugaccess; // tx_bridge_m0_translator:uav_debugaccess -> tx_bridge_m0_translator_avalon_universal_master_0_agent:av_debugaccess
+ wire [3:0] tx_bridge_m0_translator_avalon_universal_master_0_byteenable; // tx_bridge_m0_translator:uav_byteenable -> tx_bridge_m0_translator_avalon_universal_master_0_agent:av_byteenable
+ wire tx_bridge_m0_translator_avalon_universal_master_0_readdatavalid; // tx_bridge_m0_translator_avalon_universal_master_0_agent:av_readdatavalid -> tx_bridge_m0_translator:uav_readdatavalid
+ wire tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_waitrequest; // tx_eth_packet_underflow_control_avalon_slave_0_translator:uav_waitrequest -> tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent:m0_waitrequest
+ wire [2:0] tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_burstcount; // tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent:m0_burstcount -> tx_eth_packet_underflow_control_avalon_slave_0_translator:uav_burstcount
+ wire [31:0] tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_writedata; // tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent:m0_writedata -> tx_eth_packet_underflow_control_avalon_slave_0_translator:uav_writedata
+ wire [13:0] tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_address; // tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent:m0_address -> tx_eth_packet_underflow_control_avalon_slave_0_translator:uav_address
+ wire tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_write; // tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent:m0_write -> tx_eth_packet_underflow_control_avalon_slave_0_translator:uav_write
+ wire tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_lock; // tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent:m0_lock -> tx_eth_packet_underflow_control_avalon_slave_0_translator:uav_lock
+ wire tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_read; // tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent:m0_read -> tx_eth_packet_underflow_control_avalon_slave_0_translator:uav_read
+ wire [31:0] tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_readdata; // tx_eth_packet_underflow_control_avalon_slave_0_translator:uav_readdata -> tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent:m0_readdata
+ wire tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_readdatavalid; // tx_eth_packet_underflow_control_avalon_slave_0_translator:uav_readdatavalid -> tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent:m0_readdatavalid
+ wire tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_debugaccess; // tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent:m0_debugaccess -> tx_eth_packet_underflow_control_avalon_slave_0_translator:uav_debugaccess
+ wire [3:0] tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_byteenable; // tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent:m0_byteenable -> tx_eth_packet_underflow_control_avalon_slave_0_translator:uav_byteenable
+ wire tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rf_source_endofpacket; // tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent:rf_source_endofpacket -> tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:in_endofpacket
+ wire tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rf_source_valid; // tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent:rf_source_valid -> tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:in_valid
+ wire tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rf_source_startofpacket; // tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent:rf_source_startofpacket -> tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:in_startofpacket
+ wire [69:0] tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rf_source_data; // tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent:rf_source_data -> tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:in_data
+ wire tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rf_source_ready; // tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:in_ready -> tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent:rf_source_ready
+ wire tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket; // tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:out_endofpacket -> tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent:rf_sink_endofpacket
+ wire tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid; // tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:out_valid -> tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent:rf_sink_valid
+ wire tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket; // tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:out_startofpacket -> tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent:rf_sink_startofpacket
+ wire [69:0] tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data; // tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:out_data -> tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent:rf_sink_data
+ wire tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready; // tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent:rf_sink_ready -> tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:out_ready
+ wire tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid; // tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent:rdata_fifo_src_valid -> tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_valid
+ wire [31:0] tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data; // tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent:rdata_fifo_src_data -> tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_data
+ wire tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready; // tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_ready -> tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent:rdata_fifo_src_ready
+ wire tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_m0_waitrequest; // tx_eth_address_inserter_csr_translator:uav_waitrequest -> tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent:m0_waitrequest
+ wire [2:0] tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_m0_burstcount; // tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent:m0_burstcount -> tx_eth_address_inserter_csr_translator:uav_burstcount
+ wire [31:0] tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_m0_writedata; // tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent:m0_writedata -> tx_eth_address_inserter_csr_translator:uav_writedata
+ wire [13:0] tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_m0_address; // tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent:m0_address -> tx_eth_address_inserter_csr_translator:uav_address
+ wire tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_m0_write; // tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent:m0_write -> tx_eth_address_inserter_csr_translator:uav_write
+ wire tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_m0_lock; // tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent:m0_lock -> tx_eth_address_inserter_csr_translator:uav_lock
+ wire tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_m0_read; // tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent:m0_read -> tx_eth_address_inserter_csr_translator:uav_read
+ wire [31:0] tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_m0_readdata; // tx_eth_address_inserter_csr_translator:uav_readdata -> tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent:m0_readdata
+ wire tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_m0_readdatavalid; // tx_eth_address_inserter_csr_translator:uav_readdatavalid -> tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent:m0_readdatavalid
+ wire tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_m0_debugaccess; // tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent:m0_debugaccess -> tx_eth_address_inserter_csr_translator:uav_debugaccess
+ wire [3:0] tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_m0_byteenable; // tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent:m0_byteenable -> tx_eth_address_inserter_csr_translator:uav_byteenable
+ wire tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rf_source_endofpacket; // tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent:rf_source_endofpacket -> tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_endofpacket
+ wire tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rf_source_valid; // tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent:rf_source_valid -> tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_valid
+ wire tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rf_source_startofpacket; // tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent:rf_source_startofpacket -> tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_startofpacket
+ wire [69:0] tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rf_source_data; // tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent:rf_source_data -> tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_data
+ wire tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rf_source_ready; // tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_ready -> tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent:rf_source_ready
+ wire tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket; // tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_endofpacket -> tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent:rf_sink_endofpacket
+ wire tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid; // tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_valid -> tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent:rf_sink_valid
+ wire tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket; // tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_startofpacket -> tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent:rf_sink_startofpacket
+ wire [69:0] tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data; // tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_data -> tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent:rf_sink_data
+ wire tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready; // tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent:rf_sink_ready -> tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_ready
+ wire tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid; // tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_src_valid -> tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_valid
+ wire [31:0] tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data; // tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_src_data -> tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_data
+ wire tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready; // tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_ready -> tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_src_ready
+ wire tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_m0_waitrequest; // tx_eth_pad_inserter_csr_translator:uav_waitrequest -> tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent:m0_waitrequest
+ wire [2:0] tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_m0_burstcount; // tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent:m0_burstcount -> tx_eth_pad_inserter_csr_translator:uav_burstcount
+ wire [31:0] tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_m0_writedata; // tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent:m0_writedata -> tx_eth_pad_inserter_csr_translator:uav_writedata
+ wire [13:0] tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_m0_address; // tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent:m0_address -> tx_eth_pad_inserter_csr_translator:uav_address
+ wire tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_m0_write; // tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent:m0_write -> tx_eth_pad_inserter_csr_translator:uav_write
+ wire tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_m0_lock; // tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent:m0_lock -> tx_eth_pad_inserter_csr_translator:uav_lock
+ wire tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_m0_read; // tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent:m0_read -> tx_eth_pad_inserter_csr_translator:uav_read
+ wire [31:0] tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_m0_readdata; // tx_eth_pad_inserter_csr_translator:uav_readdata -> tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent:m0_readdata
+ wire tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_m0_readdatavalid; // tx_eth_pad_inserter_csr_translator:uav_readdatavalid -> tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent:m0_readdatavalid
+ wire tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_m0_debugaccess; // tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent:m0_debugaccess -> tx_eth_pad_inserter_csr_translator:uav_debugaccess
+ wire [3:0] tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_m0_byteenable; // tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent:m0_byteenable -> tx_eth_pad_inserter_csr_translator:uav_byteenable
+ wire tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rf_source_endofpacket; // tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent:rf_source_endofpacket -> tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_endofpacket
+ wire tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rf_source_valid; // tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent:rf_source_valid -> tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_valid
+ wire tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rf_source_startofpacket; // tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent:rf_source_startofpacket -> tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_startofpacket
+ wire [69:0] tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rf_source_data; // tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent:rf_source_data -> tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_data
+ wire tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rf_source_ready; // tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_ready -> tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent:rf_source_ready
+ wire tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket; // tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_endofpacket -> tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent:rf_sink_endofpacket
+ wire tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid; // tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_valid -> tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent:rf_sink_valid
+ wire tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket; // tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_startofpacket -> tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent:rf_sink_startofpacket
+ wire [69:0] tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data; // tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_data -> tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent:rf_sink_data
+ wire tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready; // tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent:rf_sink_ready -> tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_ready
+ wire tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid; // tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_src_valid -> tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_valid
+ wire [31:0] tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data; // tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_src_data -> tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_data
+ wire tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready; // tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_ready -> tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_src_ready
+ wire tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_m0_waitrequest; // tx_eth_crc_inserter_csr_translator:uav_waitrequest -> tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent:m0_waitrequest
+ wire [2:0] tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_m0_burstcount; // tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent:m0_burstcount -> tx_eth_crc_inserter_csr_translator:uav_burstcount
+ wire [31:0] tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_m0_writedata; // tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent:m0_writedata -> tx_eth_crc_inserter_csr_translator:uav_writedata
+ wire [13:0] tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_m0_address; // tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent:m0_address -> tx_eth_crc_inserter_csr_translator:uav_address
+ wire tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_m0_write; // tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent:m0_write -> tx_eth_crc_inserter_csr_translator:uav_write
+ wire tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_m0_lock; // tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent:m0_lock -> tx_eth_crc_inserter_csr_translator:uav_lock
+ wire tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_m0_read; // tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent:m0_read -> tx_eth_crc_inserter_csr_translator:uav_read
+ wire [31:0] tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_m0_readdata; // tx_eth_crc_inserter_csr_translator:uav_readdata -> tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent:m0_readdata
+ wire tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_m0_readdatavalid; // tx_eth_crc_inserter_csr_translator:uav_readdatavalid -> tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent:m0_readdatavalid
+ wire tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_m0_debugaccess; // tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent:m0_debugaccess -> tx_eth_crc_inserter_csr_translator:uav_debugaccess
+ wire [3:0] tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_m0_byteenable; // tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent:m0_byteenable -> tx_eth_crc_inserter_csr_translator:uav_byteenable
+ wire tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rf_source_endofpacket; // tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent:rf_source_endofpacket -> tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_endofpacket
+ wire tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rf_source_valid; // tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent:rf_source_valid -> tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_valid
+ wire tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rf_source_startofpacket; // tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent:rf_source_startofpacket -> tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_startofpacket
+ wire [69:0] tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rf_source_data; // tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent:rf_source_data -> tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_data
+ wire tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rf_source_ready; // tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_ready -> tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent:rf_source_ready
+ wire tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket; // tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_endofpacket -> tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent:rf_sink_endofpacket
+ wire tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid; // tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_valid -> tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent:rf_sink_valid
+ wire tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket; // tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_startofpacket -> tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent:rf_sink_startofpacket
+ wire [69:0] tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data; // tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_data -> tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent:rf_sink_data
+ wire tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready; // tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent:rf_sink_ready -> tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_ready
+ wire tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid; // tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_src_valid -> tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_valid
+ wire [31:0] tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data; // tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_src_data -> tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_data
+ wire tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready; // tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_ready -> tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_src_ready
+ wire rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_m0_waitrequest; // rx_eth_crc_pad_rem_csr_translator:uav_waitrequest -> rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent:m0_waitrequest
+ wire [2:0] rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_m0_burstcount; // rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent:m0_burstcount -> rx_eth_crc_pad_rem_csr_translator:uav_burstcount
+ wire [31:0] rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_m0_writedata; // rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent:m0_writedata -> rx_eth_crc_pad_rem_csr_translator:uav_writedata
+ wire [13:0] rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_m0_address; // rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent:m0_address -> rx_eth_crc_pad_rem_csr_translator:uav_address
+ wire rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_m0_write; // rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent:m0_write -> rx_eth_crc_pad_rem_csr_translator:uav_write
+ wire rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_m0_lock; // rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent:m0_lock -> rx_eth_crc_pad_rem_csr_translator:uav_lock
+ wire rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_m0_read; // rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent:m0_read -> rx_eth_crc_pad_rem_csr_translator:uav_read
+ wire [31:0] rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_m0_readdata; // rx_eth_crc_pad_rem_csr_translator:uav_readdata -> rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent:m0_readdata
+ wire rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_m0_readdatavalid; // rx_eth_crc_pad_rem_csr_translator:uav_readdatavalid -> rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent:m0_readdatavalid
+ wire rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_m0_debugaccess; // rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent:m0_debugaccess -> rx_eth_crc_pad_rem_csr_translator:uav_debugaccess
+ wire [3:0] rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_m0_byteenable; // rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent:m0_byteenable -> rx_eth_crc_pad_rem_csr_translator:uav_byteenable
+ wire rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rf_source_endofpacket; // rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent:rf_source_endofpacket -> rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_endofpacket
+ wire rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rf_source_valid; // rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent:rf_source_valid -> rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_valid
+ wire rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rf_source_startofpacket; // rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent:rf_source_startofpacket -> rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_startofpacket
+ wire [69:0] rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rf_source_data; // rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent:rf_source_data -> rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_data
+ wire rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rf_source_ready; // rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_ready -> rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent:rf_source_ready
+ wire rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket; // rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_endofpacket -> rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent:rf_sink_endofpacket
+ wire rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid; // rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_valid -> rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent:rf_sink_valid
+ wire rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket; // rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_startofpacket -> rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent:rf_sink_startofpacket
+ wire [69:0] rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data; // rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_data -> rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent:rf_sink_data
+ wire rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready; // rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent:rf_sink_ready -> rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_ready
+ wire rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid; // rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_src_valid -> rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_valid
+ wire [31:0] rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data; // rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_src_data -> rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_data
+ wire rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready; // rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_ready -> rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_src_ready
+ wire rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_waitrequest; // rx_eth_pkt_backpressure_control_csr_translator:uav_waitrequest -> rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:m0_waitrequest
+ wire [2:0] rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_burstcount; // rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:m0_burstcount -> rx_eth_pkt_backpressure_control_csr_translator:uav_burstcount
+ wire [31:0] rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_writedata; // rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:m0_writedata -> rx_eth_pkt_backpressure_control_csr_translator:uav_writedata
+ wire [13:0] rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_address; // rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:m0_address -> rx_eth_pkt_backpressure_control_csr_translator:uav_address
+ wire rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_write; // rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:m0_write -> rx_eth_pkt_backpressure_control_csr_translator:uav_write
+ wire rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_lock; // rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:m0_lock -> rx_eth_pkt_backpressure_control_csr_translator:uav_lock
+ wire rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_read; // rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:m0_read -> rx_eth_pkt_backpressure_control_csr_translator:uav_read
+ wire [31:0] rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_readdata; // rx_eth_pkt_backpressure_control_csr_translator:uav_readdata -> rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:m0_readdata
+ wire rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_readdatavalid; // rx_eth_pkt_backpressure_control_csr_translator:uav_readdatavalid -> rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:m0_readdatavalid
+ wire rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_debugaccess; // rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:m0_debugaccess -> rx_eth_pkt_backpressure_control_csr_translator:uav_debugaccess
+ wire [3:0] rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_byteenable; // rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:m0_byteenable -> rx_eth_pkt_backpressure_control_csr_translator:uav_byteenable
+ wire rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rf_source_endofpacket; // rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:rf_source_endofpacket -> rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_endofpacket
+ wire rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rf_source_valid; // rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:rf_source_valid -> rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_valid
+ wire rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rf_source_startofpacket; // rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:rf_source_startofpacket -> rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_startofpacket
+ wire [69:0] rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rf_source_data; // rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:rf_source_data -> rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_data
+ wire rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rf_source_ready; // rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_ready -> rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:rf_source_ready
+ wire rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket; // rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_endofpacket -> rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:rf_sink_endofpacket
+ wire rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid; // rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_valid -> rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:rf_sink_valid
+ wire rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket; // rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_startofpacket -> rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:rf_sink_startofpacket
+ wire [69:0] rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data; // rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_data -> rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:rf_sink_data
+ wire rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready; // rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:rf_sink_ready -> rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_ready
+ wire rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid; // rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_src_valid -> rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_valid
+ wire [31:0] rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data; // rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_src_data -> rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_data
+ wire rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready; // rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_ready -> rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_src_ready
+ wire rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_m0_waitrequest; // rx_eth_packet_overflow_control_csr_translator:uav_waitrequest -> rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent:m0_waitrequest
+ wire [2:0] rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_m0_burstcount; // rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent:m0_burstcount -> rx_eth_packet_overflow_control_csr_translator:uav_burstcount
+ wire [31:0] rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_m0_writedata; // rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent:m0_writedata -> rx_eth_packet_overflow_control_csr_translator:uav_writedata
+ wire [13:0] rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_m0_address; // rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent:m0_address -> rx_eth_packet_overflow_control_csr_translator:uav_address
+ wire rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_m0_write; // rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent:m0_write -> rx_eth_packet_overflow_control_csr_translator:uav_write
+ wire rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_m0_lock; // rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent:m0_lock -> rx_eth_packet_overflow_control_csr_translator:uav_lock
+ wire rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_m0_read; // rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent:m0_read -> rx_eth_packet_overflow_control_csr_translator:uav_read
+ wire [31:0] rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_m0_readdata; // rx_eth_packet_overflow_control_csr_translator:uav_readdata -> rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent:m0_readdata
+ wire rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_m0_readdatavalid; // rx_eth_packet_overflow_control_csr_translator:uav_readdatavalid -> rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent:m0_readdatavalid
+ wire rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_m0_debugaccess; // rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent:m0_debugaccess -> rx_eth_packet_overflow_control_csr_translator:uav_debugaccess
+ wire [3:0] rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_m0_byteenable; // rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent:m0_byteenable -> rx_eth_packet_overflow_control_csr_translator:uav_byteenable
+ wire rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rf_source_endofpacket; // rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent:rf_source_endofpacket -> rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_endofpacket
+ wire rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rf_source_valid; // rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent:rf_source_valid -> rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_valid
+ wire rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rf_source_startofpacket; // rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent:rf_source_startofpacket -> rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_startofpacket
+ wire [69:0] rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rf_source_data; // rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent:rf_source_data -> rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_data
+ wire rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rf_source_ready; // rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_ready -> rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent:rf_source_ready
+ wire rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket; // rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_endofpacket -> rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent:rf_sink_endofpacket
+ wire rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid; // rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_valid -> rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent:rf_sink_valid
+ wire rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket; // rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_startofpacket -> rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent:rf_sink_startofpacket
+ wire [69:0] rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data; // rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_data -> rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent:rf_sink_data
+ wire rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready; // rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent:rf_sink_ready -> rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_ready
+ wire rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid; // rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_src_valid -> rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_valid
+ wire [31:0] rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data; // rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_src_data -> rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_data
+ wire rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready; // rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_ready -> rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_src_ready
+ wire rx_bridge_m0_translator_avalon_universal_master_0_waitrequest; // rx_bridge_m0_translator_avalon_universal_master_0_agent:av_waitrequest -> rx_bridge_m0_translator:uav_waitrequest
+ wire [2:0] rx_bridge_m0_translator_avalon_universal_master_0_burstcount; // rx_bridge_m0_translator:uav_burstcount -> rx_bridge_m0_translator_avalon_universal_master_0_agent:av_burstcount
+ wire [31:0] rx_bridge_m0_translator_avalon_universal_master_0_writedata; // rx_bridge_m0_translator:uav_writedata -> rx_bridge_m0_translator_avalon_universal_master_0_agent:av_writedata
+ wire [13:0] rx_bridge_m0_translator_avalon_universal_master_0_address; // rx_bridge_m0_translator:uav_address -> rx_bridge_m0_translator_avalon_universal_master_0_agent:av_address
+ wire rx_bridge_m0_translator_avalon_universal_master_0_lock; // rx_bridge_m0_translator:uav_lock -> rx_bridge_m0_translator_avalon_universal_master_0_agent:av_lock
+ wire rx_bridge_m0_translator_avalon_universal_master_0_write; // rx_bridge_m0_translator:uav_write -> rx_bridge_m0_translator_avalon_universal_master_0_agent:av_write
+ wire rx_bridge_m0_translator_avalon_universal_master_0_read; // rx_bridge_m0_translator:uav_read -> rx_bridge_m0_translator_avalon_universal_master_0_agent:av_read
+ wire [31:0] rx_bridge_m0_translator_avalon_universal_master_0_readdata; // rx_bridge_m0_translator_avalon_universal_master_0_agent:av_readdata -> rx_bridge_m0_translator:uav_readdata
+ wire rx_bridge_m0_translator_avalon_universal_master_0_debugaccess; // rx_bridge_m0_translator:uav_debugaccess -> rx_bridge_m0_translator_avalon_universal_master_0_agent:av_debugaccess
+ wire [3:0] rx_bridge_m0_translator_avalon_universal_master_0_byteenable; // rx_bridge_m0_translator:uav_byteenable -> rx_bridge_m0_translator_avalon_universal_master_0_agent:av_byteenable
+ wire rx_bridge_m0_translator_avalon_universal_master_0_readdatavalid; // rx_bridge_m0_translator_avalon_universal_master_0_agent:av_readdatavalid -> rx_bridge_m0_translator:uav_readdatavalid
+ wire rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_waitrequest; // rx_eth_statistics_collector_csr_translator:uav_waitrequest -> rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:m0_waitrequest
+ wire [2:0] rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_burstcount; // rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:m0_burstcount -> rx_eth_statistics_collector_csr_translator:uav_burstcount
+ wire [31:0] rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_writedata; // rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:m0_writedata -> rx_eth_statistics_collector_csr_translator:uav_writedata
+ wire [13:0] rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_address; // rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:m0_address -> rx_eth_statistics_collector_csr_translator:uav_address
+ wire rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_write; // rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:m0_write -> rx_eth_statistics_collector_csr_translator:uav_write
+ wire rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_lock; // rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:m0_lock -> rx_eth_statistics_collector_csr_translator:uav_lock
+ wire rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_read; // rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:m0_read -> rx_eth_statistics_collector_csr_translator:uav_read
+ wire [31:0] rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_readdata; // rx_eth_statistics_collector_csr_translator:uav_readdata -> rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:m0_readdata
+ wire rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_readdatavalid; // rx_eth_statistics_collector_csr_translator:uav_readdatavalid -> rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:m0_readdatavalid
+ wire rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_debugaccess; // rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:m0_debugaccess -> rx_eth_statistics_collector_csr_translator:uav_debugaccess
+ wire [3:0] rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_byteenable; // rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:m0_byteenable -> rx_eth_statistics_collector_csr_translator:uav_byteenable
+ wire rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rf_source_endofpacket; // rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:rf_source_endofpacket -> rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_endofpacket
+ wire rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rf_source_valid; // rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:rf_source_valid -> rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_valid
+ wire rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rf_source_startofpacket; // rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:rf_source_startofpacket -> rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_startofpacket
+ wire [69:0] rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rf_source_data; // rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:rf_source_data -> rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_data
+ wire rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rf_source_ready; // rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_ready -> rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:rf_source_ready
+ wire rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket; // rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_endofpacket -> rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:rf_sink_endofpacket
+ wire rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid; // rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_valid -> rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:rf_sink_valid
+ wire rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket; // rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_startofpacket -> rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:rf_sink_startofpacket
+ wire [69:0] rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data; // rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_data -> rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:rf_sink_data
+ wire rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready; // rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:rf_sink_ready -> rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_ready
+ wire rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid; // rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_src_valid -> rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_valid
+ wire [31:0] rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data; // rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_src_data -> rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_data
+ wire rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready; // rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_ready -> rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_src_ready
+ wire rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_m0_waitrequest; // rx_eth_lane_decoder_csr_translator:uav_waitrequest -> rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent:m0_waitrequest
+ wire [2:0] rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_m0_burstcount; // rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent:m0_burstcount -> rx_eth_lane_decoder_csr_translator:uav_burstcount
+ wire [31:0] rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_m0_writedata; // rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent:m0_writedata -> rx_eth_lane_decoder_csr_translator:uav_writedata
+ wire [13:0] rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_m0_address; // rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent:m0_address -> rx_eth_lane_decoder_csr_translator:uav_address
+ wire rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_m0_write; // rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent:m0_write -> rx_eth_lane_decoder_csr_translator:uav_write
+ wire rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_m0_lock; // rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent:m0_lock -> rx_eth_lane_decoder_csr_translator:uav_lock
+ wire rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_m0_read; // rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent:m0_read -> rx_eth_lane_decoder_csr_translator:uav_read
+ wire [31:0] rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_m0_readdata; // rx_eth_lane_decoder_csr_translator:uav_readdata -> rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent:m0_readdata
+ wire rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_m0_readdatavalid; // rx_eth_lane_decoder_csr_translator:uav_readdatavalid -> rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent:m0_readdatavalid
+ wire rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_m0_debugaccess; // rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent:m0_debugaccess -> rx_eth_lane_decoder_csr_translator:uav_debugaccess
+ wire [3:0] rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_m0_byteenable; // rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent:m0_byteenable -> rx_eth_lane_decoder_csr_translator:uav_byteenable
+ wire rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rf_source_endofpacket; // rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent:rf_source_endofpacket -> rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_endofpacket
+ wire rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rf_source_valid; // rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent:rf_source_valid -> rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_valid
+ wire rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rf_source_startofpacket; // rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent:rf_source_startofpacket -> rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_startofpacket
+ wire [69:0] rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rf_source_data; // rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent:rf_source_data -> rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_data
+ wire rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rf_source_ready; // rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_ready -> rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent:rf_source_ready
+ wire rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket; // rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_endofpacket -> rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent:rf_sink_endofpacket
+ wire rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid; // rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_valid -> rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent:rf_sink_valid
+ wire rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket; // rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_startofpacket -> rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent:rf_sink_startofpacket
+ wire [69:0] rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data; // rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_data -> rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent:rf_sink_data
+ wire rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready; // rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent:rf_sink_ready -> rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_ready
+ wire rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid; // rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_src_valid -> rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_valid
+ wire [31:0] rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data; // rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_src_data -> rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_data
+ wire rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready; // rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_ready -> rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_src_ready
+ wire rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_m0_waitrequest; // rx_eth_crc_checker_csr_translator:uav_waitrequest -> rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent:m0_waitrequest
+ wire [2:0] rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_m0_burstcount; // rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent:m0_burstcount -> rx_eth_crc_checker_csr_translator:uav_burstcount
+ wire [31:0] rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_m0_writedata; // rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent:m0_writedata -> rx_eth_crc_checker_csr_translator:uav_writedata
+ wire [13:0] rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_m0_address; // rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent:m0_address -> rx_eth_crc_checker_csr_translator:uav_address
+ wire rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_m0_write; // rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent:m0_write -> rx_eth_crc_checker_csr_translator:uav_write
+ wire rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_m0_lock; // rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent:m0_lock -> rx_eth_crc_checker_csr_translator:uav_lock
+ wire rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_m0_read; // rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent:m0_read -> rx_eth_crc_checker_csr_translator:uav_read
+ wire [31:0] rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_m0_readdata; // rx_eth_crc_checker_csr_translator:uav_readdata -> rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent:m0_readdata
+ wire rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_m0_readdatavalid; // rx_eth_crc_checker_csr_translator:uav_readdatavalid -> rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent:m0_readdatavalid
+ wire rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_m0_debugaccess; // rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent:m0_debugaccess -> rx_eth_crc_checker_csr_translator:uav_debugaccess
+ wire [3:0] rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_m0_byteenable; // rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent:m0_byteenable -> rx_eth_crc_checker_csr_translator:uav_byteenable
+ wire rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rf_source_endofpacket; // rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent:rf_source_endofpacket -> rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_endofpacket
+ wire rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rf_source_valid; // rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent:rf_source_valid -> rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_valid
+ wire rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rf_source_startofpacket; // rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent:rf_source_startofpacket -> rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_startofpacket
+ wire [69:0] rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rf_source_data; // rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent:rf_source_data -> rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_data
+ wire rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rf_source_ready; // rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_ready -> rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent:rf_source_ready
+ wire rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket; // rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_endofpacket -> rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent:rf_sink_endofpacket
+ wire rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid; // rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_valid -> rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent:rf_sink_valid
+ wire rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket; // rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_startofpacket -> rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent:rf_sink_startofpacket
+ wire [69:0] rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data; // rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_data -> rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent:rf_sink_data
+ wire rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready; // rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent:rf_sink_ready -> rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_ready
+ wire rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid; // rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_src_valid -> rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_valid
+ wire [31:0] rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data; // rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_src_data -> rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_data
+ wire rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready; // rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_ready -> rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_src_ready
+ wire rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_waitrequest; // rx_eth_frame_decoder_avalom_mm_csr_translator:uav_waitrequest -> rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:m0_waitrequest
+ wire [2:0] rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_burstcount; // rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:m0_burstcount -> rx_eth_frame_decoder_avalom_mm_csr_translator:uav_burstcount
+ wire [31:0] rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_writedata; // rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:m0_writedata -> rx_eth_frame_decoder_avalom_mm_csr_translator:uav_writedata
+ wire [13:0] rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_address; // rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:m0_address -> rx_eth_frame_decoder_avalom_mm_csr_translator:uav_address
+ wire rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_write; // rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:m0_write -> rx_eth_frame_decoder_avalom_mm_csr_translator:uav_write
+ wire rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_lock; // rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:m0_lock -> rx_eth_frame_decoder_avalom_mm_csr_translator:uav_lock
+ wire rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_read; // rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:m0_read -> rx_eth_frame_decoder_avalom_mm_csr_translator:uav_read
+ wire [31:0] rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_readdata; // rx_eth_frame_decoder_avalom_mm_csr_translator:uav_readdata -> rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:m0_readdata
+ wire rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_readdatavalid; // rx_eth_frame_decoder_avalom_mm_csr_translator:uav_readdatavalid -> rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:m0_readdatavalid
+ wire rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_debugaccess; // rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:m0_debugaccess -> rx_eth_frame_decoder_avalom_mm_csr_translator:uav_debugaccess
+ wire [3:0] rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_byteenable; // rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:m0_byteenable -> rx_eth_frame_decoder_avalom_mm_csr_translator:uav_byteenable
+ wire rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rf_source_endofpacket; // rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:rf_source_endofpacket -> rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_endofpacket
+ wire rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rf_source_valid; // rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:rf_source_valid -> rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_valid
+ wire rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rf_source_startofpacket; // rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:rf_source_startofpacket -> rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_startofpacket
+ wire [69:0] rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rf_source_data; // rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:rf_source_data -> rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_data
+ wire rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rf_source_ready; // rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_ready -> rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:rf_source_ready
+ wire rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket; // rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_endofpacket -> rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:rf_sink_endofpacket
+ wire rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid; // rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_valid -> rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:rf_sink_valid
+ wire rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket; // rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_startofpacket -> rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:rf_sink_startofpacket
+ wire [69:0] rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data; // rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_data -> rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:rf_sink_data
+ wire rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready; // rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:rf_sink_ready -> rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_ready
+ wire rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid; // rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_src_valid -> rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_valid
+ wire [31:0] rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data; // rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_src_data -> rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_data
+ wire rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready; // rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_ready -> rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_src_ready
+ wire merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_agent_cp_endofpacket; // merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_agent:cp_endofpacket -> addr_router:sink_endofpacket
+ wire merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_agent_cp_valid; // merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_agent:cp_valid -> addr_router:sink_valid
+ wire merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_agent_cp_startofpacket; // merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_agent:cp_startofpacket -> addr_router:sink_startofpacket
+ wire [65:0] merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_agent_cp_data; // merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_agent:cp_data -> addr_router:sink_data
+ wire merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_agent_cp_ready; // addr_router:sink_ready -> merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_agent:cp_ready
+ wire tx_bridge_s0_translator_avalon_universal_slave_0_agent_rp_endofpacket; // tx_bridge_s0_translator_avalon_universal_slave_0_agent:rp_endofpacket -> id_router:sink_endofpacket
+ wire tx_bridge_s0_translator_avalon_universal_slave_0_agent_rp_valid; // tx_bridge_s0_translator_avalon_universal_slave_0_agent:rp_valid -> id_router:sink_valid
+ wire tx_bridge_s0_translator_avalon_universal_slave_0_agent_rp_startofpacket; // tx_bridge_s0_translator_avalon_universal_slave_0_agent:rp_startofpacket -> id_router:sink_startofpacket
+ wire [65:0] tx_bridge_s0_translator_avalon_universal_slave_0_agent_rp_data; // tx_bridge_s0_translator_avalon_universal_slave_0_agent:rp_data -> id_router:sink_data
+ wire tx_bridge_s0_translator_avalon_universal_slave_0_agent_rp_ready; // id_router:sink_ready -> tx_bridge_s0_translator_avalon_universal_slave_0_agent:rp_ready
+ wire rx_bridge_s0_translator_avalon_universal_slave_0_agent_rp_endofpacket; // rx_bridge_s0_translator_avalon_universal_slave_0_agent:rp_endofpacket -> id_router_001:sink_endofpacket
+ wire rx_bridge_s0_translator_avalon_universal_slave_0_agent_rp_valid; // rx_bridge_s0_translator_avalon_universal_slave_0_agent:rp_valid -> id_router_001:sink_valid
+ wire rx_bridge_s0_translator_avalon_universal_slave_0_agent_rp_startofpacket; // rx_bridge_s0_translator_avalon_universal_slave_0_agent:rp_startofpacket -> id_router_001:sink_startofpacket
+ wire [65:0] rx_bridge_s0_translator_avalon_universal_slave_0_agent_rp_data; // rx_bridge_s0_translator_avalon_universal_slave_0_agent:rp_data -> id_router_001:sink_data
+ wire rx_bridge_s0_translator_avalon_universal_slave_0_agent_rp_ready; // id_router_001:sink_ready -> rx_bridge_s0_translator_avalon_universal_slave_0_agent:rp_ready
+ wire tx_bridge_m0_translator_avalon_universal_master_0_agent_cp_endofpacket; // tx_bridge_m0_translator_avalon_universal_master_0_agent:cp_endofpacket -> addr_router_001:sink_endofpacket
+ wire tx_bridge_m0_translator_avalon_universal_master_0_agent_cp_valid; // tx_bridge_m0_translator_avalon_universal_master_0_agent:cp_valid -> addr_router_001:sink_valid
+ wire tx_bridge_m0_translator_avalon_universal_master_0_agent_cp_startofpacket; // tx_bridge_m0_translator_avalon_universal_master_0_agent:cp_startofpacket -> addr_router_001:sink_startofpacket
+ wire [68:0] tx_bridge_m0_translator_avalon_universal_master_0_agent_cp_data; // tx_bridge_m0_translator_avalon_universal_master_0_agent:cp_data -> addr_router_001:sink_data
+ wire tx_bridge_m0_translator_avalon_universal_master_0_agent_cp_ready; // addr_router_001:sink_ready -> tx_bridge_m0_translator_avalon_universal_master_0_agent:cp_ready
+ wire tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rp_endofpacket; // tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:rp_endofpacket -> id_router_002:sink_endofpacket
+ wire tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rp_valid; // tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:rp_valid -> id_router_002:sink_valid
+ wire tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rp_startofpacket; // tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:rp_startofpacket -> id_router_002:sink_startofpacket
+ wire [68:0] tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rp_data; // tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:rp_data -> id_router_002:sink_data
+ wire tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rp_ready; // id_router_002:sink_ready -> tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:rp_ready
+ wire tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rp_endofpacket; // tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent:rp_endofpacket -> id_router_003:sink_endofpacket
+ wire tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rp_valid; // tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent:rp_valid -> id_router_003:sink_valid
+ wire tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rp_startofpacket; // tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent:rp_startofpacket -> id_router_003:sink_startofpacket
+ wire [68:0] tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rp_data; // tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent:rp_data -> id_router_003:sink_data
+ wire tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rp_ready; // id_router_003:sink_ready -> tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent:rp_ready
+ wire tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rp_endofpacket; // tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent:rp_endofpacket -> id_router_004:sink_endofpacket
+ wire tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rp_valid; // tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent:rp_valid -> id_router_004:sink_valid
+ wire tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rp_startofpacket; // tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent:rp_startofpacket -> id_router_004:sink_startofpacket
+ wire [68:0] tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rp_data; // tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent:rp_data -> id_router_004:sink_data
+ wire tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rp_ready; // id_router_004:sink_ready -> tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent:rp_ready
+ wire tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rp_endofpacket; // tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent:rp_endofpacket -> id_router_005:sink_endofpacket
+ wire tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rp_valid; // tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent:rp_valid -> id_router_005:sink_valid
+ wire tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rp_startofpacket; // tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent:rp_startofpacket -> id_router_005:sink_startofpacket
+ wire [68:0] tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rp_data; // tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent:rp_data -> id_router_005:sink_data
+ wire tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rp_ready; // id_router_005:sink_ready -> tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent:rp_ready
+ wire tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rp_endofpacket; // tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent:rp_endofpacket -> id_router_006:sink_endofpacket
+ wire tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rp_valid; // tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent:rp_valid -> id_router_006:sink_valid
+ wire tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rp_startofpacket; // tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent:rp_startofpacket -> id_router_006:sink_startofpacket
+ wire [68:0] tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rp_data; // tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent:rp_data -> id_router_006:sink_data
+ wire tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rp_ready; // id_router_006:sink_ready -> tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent:rp_ready
+ wire tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rp_endofpacket; // tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent:rp_endofpacket -> id_router_007:sink_endofpacket
+ wire tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rp_valid; // tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent:rp_valid -> id_router_007:sink_valid
+ wire tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rp_startofpacket; // tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent:rp_startofpacket -> id_router_007:sink_startofpacket
+ wire [68:0] tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rp_data; // tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent:rp_data -> id_router_007:sink_data
+ wire tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rp_ready; // id_router_007:sink_ready -> tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent:rp_ready
+ wire tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rp_endofpacket; // tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:rp_endofpacket -> id_router_008:sink_endofpacket
+ wire tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rp_valid; // tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:rp_valid -> id_router_008:sink_valid
+ wire tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rp_startofpacket; // tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:rp_startofpacket -> id_router_008:sink_startofpacket
+ wire [68:0] tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rp_data; // tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:rp_data -> id_router_008:sink_data
+ wire tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rp_ready; // id_router_008:sink_ready -> tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:rp_ready
+ wire tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rp_endofpacket; // tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:rp_endofpacket -> id_router_009:sink_endofpacket
+ wire tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rp_valid; // tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:rp_valid -> id_router_009:sink_valid
+ wire tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rp_startofpacket; // tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:rp_startofpacket -> id_router_009:sink_startofpacket
+ wire [68:0] tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rp_data; // tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:rp_data -> id_router_009:sink_data
+ wire tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rp_ready; // id_router_009:sink_ready -> tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:rp_ready
+ wire rx_bridge_m0_translator_avalon_universal_master_0_agent_cp_endofpacket; // rx_bridge_m0_translator_avalon_universal_master_0_agent:cp_endofpacket -> addr_router_002:sink_endofpacket
+ wire rx_bridge_m0_translator_avalon_universal_master_0_agent_cp_valid; // rx_bridge_m0_translator_avalon_universal_master_0_agent:cp_valid -> addr_router_002:sink_valid
+ wire rx_bridge_m0_translator_avalon_universal_master_0_agent_cp_startofpacket; // rx_bridge_m0_translator_avalon_universal_master_0_agent:cp_startofpacket -> addr_router_002:sink_startofpacket
+ wire [68:0] rx_bridge_m0_translator_avalon_universal_master_0_agent_cp_data; // rx_bridge_m0_translator_avalon_universal_master_0_agent:cp_data -> addr_router_002:sink_data
+ wire rx_bridge_m0_translator_avalon_universal_master_0_agent_cp_ready; // addr_router_002:sink_ready -> rx_bridge_m0_translator_avalon_universal_master_0_agent:cp_ready
+ wire rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rp_endofpacket; // rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:rp_endofpacket -> id_router_010:sink_endofpacket
+ wire rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rp_valid; // rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:rp_valid -> id_router_010:sink_valid
+ wire rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rp_startofpacket; // rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:rp_startofpacket -> id_router_010:sink_startofpacket
+ wire [68:0] rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rp_data; // rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:rp_data -> id_router_010:sink_data
+ wire rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rp_ready; // id_router_010:sink_ready -> rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:rp_ready
+ wire rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rp_endofpacket; // rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent:rp_endofpacket -> id_router_011:sink_endofpacket
+ wire rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rp_valid; // rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent:rp_valid -> id_router_011:sink_valid
+ wire rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rp_startofpacket; // rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent:rp_startofpacket -> id_router_011:sink_startofpacket
+ wire [68:0] rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rp_data; // rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent:rp_data -> id_router_011:sink_data
+ wire rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rp_ready; // id_router_011:sink_ready -> rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent:rp_ready
+ wire rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rp_endofpacket; // rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent:rp_endofpacket -> id_router_012:sink_endofpacket
+ wire rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rp_valid; // rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent:rp_valid -> id_router_012:sink_valid
+ wire rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rp_startofpacket; // rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent:rp_startofpacket -> id_router_012:sink_startofpacket
+ wire [68:0] rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rp_data; // rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent:rp_data -> id_router_012:sink_data
+ wire rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rp_ready; // id_router_012:sink_ready -> rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent:rp_ready
+ wire rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rp_endofpacket; // rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:rp_endofpacket -> id_router_013:sink_endofpacket
+ wire rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rp_valid; // rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:rp_valid -> id_router_013:sink_valid
+ wire rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rp_startofpacket; // rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:rp_startofpacket -> id_router_013:sink_startofpacket
+ wire [68:0] rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rp_data; // rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:rp_data -> id_router_013:sink_data
+ wire rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rp_ready; // id_router_013:sink_ready -> rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:rp_ready
+ wire rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rp_endofpacket; // rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent:rp_endofpacket -> id_router_014:sink_endofpacket
+ wire rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rp_valid; // rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent:rp_valid -> id_router_014:sink_valid
+ wire rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rp_startofpacket; // rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent:rp_startofpacket -> id_router_014:sink_startofpacket
+ wire [68:0] rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rp_data; // rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent:rp_data -> id_router_014:sink_data
+ wire rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rp_ready; // id_router_014:sink_ready -> rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent:rp_ready
+ wire rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rp_endofpacket; // rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:rp_endofpacket -> id_router_015:sink_endofpacket
+ wire rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rp_valid; // rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:rp_valid -> id_router_015:sink_valid
+ wire rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rp_startofpacket; // rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:rp_startofpacket -> id_router_015:sink_startofpacket
+ wire [68:0] rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rp_data; // rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:rp_data -> id_router_015:sink_data
+ wire rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rp_ready; // id_router_015:sink_ready -> rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:rp_ready
+ wire rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rp_endofpacket; // rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent:rp_endofpacket -> id_router_016:sink_endofpacket
+ wire rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rp_valid; // rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent:rp_valid -> id_router_016:sink_valid
+ wire rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rp_startofpacket; // rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent:rp_startofpacket -> id_router_016:sink_startofpacket
+ wire [68:0] rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rp_data; // rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent:rp_data -> id_router_016:sink_data
+ wire rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rp_ready; // id_router_016:sink_ready -> rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent:rp_ready
+ wire addr_router_src_endofpacket; // addr_router:src_endofpacket -> limiter:cmd_sink_endofpacket
+ wire addr_router_src_valid; // addr_router:src_valid -> limiter:cmd_sink_valid
+ wire addr_router_src_startofpacket; // addr_router:src_startofpacket -> limiter:cmd_sink_startofpacket
+ wire [65:0] addr_router_src_data; // addr_router:src_data -> limiter:cmd_sink_data
+ wire [1:0] addr_router_src_channel; // addr_router:src_channel -> limiter:cmd_sink_channel
+ wire addr_router_src_ready; // limiter:cmd_sink_ready -> addr_router:src_ready
+ wire limiter_rsp_src_endofpacket; // limiter:rsp_src_endofpacket -> merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_agent:rp_endofpacket
+ wire limiter_rsp_src_valid; // limiter:rsp_src_valid -> merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_agent:rp_valid
+ wire limiter_rsp_src_startofpacket; // limiter:rsp_src_startofpacket -> merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_agent:rp_startofpacket
+ wire [65:0] limiter_rsp_src_data; // limiter:rsp_src_data -> merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_agent:rp_data
+ wire [1:0] limiter_rsp_src_channel; // limiter:rsp_src_channel -> merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_agent:rp_channel
+ wire limiter_rsp_src_ready; // merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_agent:rp_ready -> limiter:rsp_src_ready
+ wire addr_router_001_src_endofpacket; // addr_router_001:src_endofpacket -> limiter_001:cmd_sink_endofpacket
+ wire addr_router_001_src_valid; // addr_router_001:src_valid -> limiter_001:cmd_sink_valid
+ wire addr_router_001_src_startofpacket; // addr_router_001:src_startofpacket -> limiter_001:cmd_sink_startofpacket
+ wire [68:0] addr_router_001_src_data; // addr_router_001:src_data -> limiter_001:cmd_sink_data
+ wire [7:0] addr_router_001_src_channel; // addr_router_001:src_channel -> limiter_001:cmd_sink_channel
+ wire addr_router_001_src_ready; // limiter_001:cmd_sink_ready -> addr_router_001:src_ready
+ wire limiter_001_rsp_src_endofpacket; // limiter_001:rsp_src_endofpacket -> tx_bridge_m0_translator_avalon_universal_master_0_agent:rp_endofpacket
+ wire limiter_001_rsp_src_valid; // limiter_001:rsp_src_valid -> tx_bridge_m0_translator_avalon_universal_master_0_agent:rp_valid
+ wire limiter_001_rsp_src_startofpacket; // limiter_001:rsp_src_startofpacket -> tx_bridge_m0_translator_avalon_universal_master_0_agent:rp_startofpacket
+ wire [68:0] limiter_001_rsp_src_data; // limiter_001:rsp_src_data -> tx_bridge_m0_translator_avalon_universal_master_0_agent:rp_data
+ wire [7:0] limiter_001_rsp_src_channel; // limiter_001:rsp_src_channel -> tx_bridge_m0_translator_avalon_universal_master_0_agent:rp_channel
+ wire limiter_001_rsp_src_ready; // tx_bridge_m0_translator_avalon_universal_master_0_agent:rp_ready -> limiter_001:rsp_src_ready
+ wire addr_router_002_src_endofpacket; // addr_router_002:src_endofpacket -> limiter_002:cmd_sink_endofpacket
+ wire addr_router_002_src_valid; // addr_router_002:src_valid -> limiter_002:cmd_sink_valid
+ wire addr_router_002_src_startofpacket; // addr_router_002:src_startofpacket -> limiter_002:cmd_sink_startofpacket
+ wire [68:0] addr_router_002_src_data; // addr_router_002:src_data -> limiter_002:cmd_sink_data
+ wire [6:0] addr_router_002_src_channel; // addr_router_002:src_channel -> limiter_002:cmd_sink_channel
+ wire addr_router_002_src_ready; // limiter_002:cmd_sink_ready -> addr_router_002:src_ready
+ wire limiter_002_rsp_src_endofpacket; // limiter_002:rsp_src_endofpacket -> rx_bridge_m0_translator_avalon_universal_master_0_agent:rp_endofpacket
+ wire limiter_002_rsp_src_valid; // limiter_002:rsp_src_valid -> rx_bridge_m0_translator_avalon_universal_master_0_agent:rp_valid
+ wire limiter_002_rsp_src_startofpacket; // limiter_002:rsp_src_startofpacket -> rx_bridge_m0_translator_avalon_universal_master_0_agent:rp_startofpacket
+ wire [68:0] limiter_002_rsp_src_data; // limiter_002:rsp_src_data -> rx_bridge_m0_translator_avalon_universal_master_0_agent:rp_data
+ wire [6:0] limiter_002_rsp_src_channel; // limiter_002:rsp_src_channel -> rx_bridge_m0_translator_avalon_universal_master_0_agent:rp_channel
+ wire limiter_002_rsp_src_ready; // rx_bridge_m0_translator_avalon_universal_master_0_agent:rp_ready -> limiter_002:rsp_src_ready
+ wire rst_controller_reset_out_reset; // rst_controller:reset_out -> [addr_router:reset, cmd_xbar_demux:reset, crosser:in_reset, crosser_001:in_reset, crosser_002:out_reset, crosser_003:out_reset, limiter:reset, merlin_master_translator:reset, merlin_master_translator_avalon_universal_master_0_translator:reset, merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_agent:reset, rsp_xbar_mux:reset]
+ wire rst_controller_001_reset_out_reset; // rst_controller_001:reset_out -> [addr_router_001:reset, cmd_xbar_demux_001:reset, crosser:out_reset, crosser_002:in_reset, id_router:reset, id_router_002:reset, id_router_003:reset, id_router_004:reset, id_router_005:reset, id_router_006:reset, id_router_007:reset, id_router_008:reset, id_router_009:reset, limiter_001:reset, rsp_xbar_demux:reset, rsp_xbar_demux_002:reset, rsp_xbar_demux_003:reset, rsp_xbar_demux_004:reset, rsp_xbar_demux_005:reset, rsp_xbar_demux_006:reset, rsp_xbar_demux_007:reset, rsp_xbar_demux_008:reset, rsp_xbar_demux_009:reset, rsp_xbar_mux_001:reset, rxtx_dc_fifo_link_fault_status:out_reset_n, rxtx_dc_fifo_pauselen:out_reset_n, rxtx_timing_adapter_link_fault_status_tx:reset_n, rxtx_timing_adapter_pauselen_tx:reset_n, tx_bridge:reset, tx_bridge_m0_translator:reset, tx_bridge_m0_translator_avalon_universal_master_0_agent:reset, tx_bridge_s0_translator:reset, tx_bridge_s0_translator_avalon_universal_slave_0_agent:reset, tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo:reset, tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo:reset, tx_eth_address_inserter:reset, tx_eth_address_inserter_csr_translator:reset, tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent:reset, tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:reset, tx_eth_crc_inserter:reset, tx_eth_crc_inserter_csr_translator:reset, tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent:reset, tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:reset, tx_eth_frame_decoder:reset, tx_eth_frame_decoder_avalom_mm_csr_translator:reset, tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:reset, tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:reset, tx_eth_link_fault_generation:reset, tx_eth_packet_formatter:reset, tx_eth_packet_underflow_control:reset, tx_eth_packet_underflow_control_avalon_slave_0_translator:reset, tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent:reset, tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:reset, tx_eth_pad_inserter:reset, tx_eth_pad_inserter_csr_translator:reset, tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent:reset, tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:reset, tx_eth_pause_beat_conversion:reset, tx_eth_pause_ctrl_gen:reset, tx_eth_pause_ctrl_gen_csr_translator:reset, tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent:reset, tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:reset, tx_eth_pkt_backpressure_control:reset, tx_eth_pkt_backpressure_control_csr_translator:reset, tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:reset, tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:reset, tx_eth_statistics_collector:reset, tx_eth_statistics_collector_csr_translator:reset, tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:reset, tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:reset, tx_eth_xgmii_termination:reset, tx_st_error_adapter_stat:reset_n, tx_st_mux_flow_control_user_frame:reset_n, tx_st_pause_ctrl_error_adapter:reset_n, tx_st_pipeline_stage_rs:reset, tx_st_timing_adapter_frame_decoder:reset_n, tx_st_timing_adapter_splitter_status_in:reset_n, tx_st_timing_adapter_splitter_status_output:reset_n, tx_st_timing_adapter_splitter_status_statistics:reset_n]
+ wire rst_controller_002_reset_out_reset; // rst_controller_002:reset_out -> [addr_router_002:reset, cmd_xbar_demux_002:reset, crosser_001:out_reset, crosser_003:in_reset, id_router_001:reset, id_router_010:reset, id_router_011:reset, id_router_012:reset, id_router_013:reset, id_router_014:reset, id_router_015:reset, id_router_016:reset, limiter_002:reset, rsp_xbar_demux_001:reset, rsp_xbar_demux_010:reset, rsp_xbar_demux_011:reset, rsp_xbar_demux_012:reset, rsp_xbar_demux_013:reset, rsp_xbar_demux_014:reset, rsp_xbar_demux_015:reset, rsp_xbar_demux_016:reset, rsp_xbar_mux_002:reset, rx_bridge:reset, rx_bridge_m0_translator:reset, rx_bridge_m0_translator_avalon_universal_master_0_agent:reset, rx_bridge_s0_translator:reset, rx_bridge_s0_translator_avalon_universal_slave_0_agent:reset, rx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo:reset, rx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo:reset, rx_eth_crc_checker:reset, rx_eth_crc_checker_csr_translator:reset, rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent:reset, rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:reset, rx_eth_crc_pad_rem:reset, rx_eth_crc_pad_rem_csr_translator:reset, rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent:reset, rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:reset, rx_eth_frame_decoder:reset, rx_eth_frame_decoder_avalom_mm_csr_translator:reset, rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:reset, rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:reset, rx_eth_frame_status_merger:reset, rx_eth_lane_decoder:reset, rx_eth_lane_decoder_csr_translator:reset, rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent:reset, rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:reset, rx_eth_link_fault_detection:reset, rx_eth_packet_overflow_control:reset, rx_eth_packet_overflow_control_csr_translator:reset, rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent:reset, rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:reset, rx_eth_pkt_backpressure_control:reset, rx_eth_pkt_backpressure_control_csr_translator:reset, rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:reset, rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:reset, rx_eth_statistics_collector:reset, rx_eth_statistics_collector_csr_translator:reset, rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:reset, rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:reset, rx_st_error_adapter_stat:reset_n, rx_st_status_output_delay:reset_n, rx_st_status_statistics_delay:reset_n, rx_st_timing_adapter_frame_status_in:reset_n, rx_st_timing_adapter_interface_conversion:reset_n, rx_st_timing_adapter_lane_decoder:reset_n, rx_st_timing_adapter_link_fault_detection:reset_n, rx_st_timing_adapter_splitter_status_in:reset_n, rx_st_timing_adapter_splitter_status_output:reset_n, rx_st_timing_adapter_splitter_status_statistics:reset_n, rx_timing_adapter_frame_status_out_crc_checker:reset_n, rx_timing_adapter_frame_status_out_frame_decoder:reset_n, rxtx_dc_fifo_link_fault_status:in_reset_n, rxtx_dc_fifo_pauselen:in_reset_n, rxtx_timing_adapter_pauselen_rx:reset_n, txrx_timing_adapter_link_fault_status_export:reset_n, txrx_timing_adapter_link_fault_status_rx:reset_n]
+ wire limiter_cmd_src_endofpacket; // limiter:cmd_src_endofpacket -> cmd_xbar_demux:sink_endofpacket
+ wire limiter_cmd_src_startofpacket; // limiter:cmd_src_startofpacket -> cmd_xbar_demux:sink_startofpacket
+ wire [65:0] limiter_cmd_src_data; // limiter:cmd_src_data -> cmd_xbar_demux:sink_data
+ wire [1:0] limiter_cmd_src_channel; // limiter:cmd_src_channel -> cmd_xbar_demux:sink_channel
+ wire limiter_cmd_src_ready; // cmd_xbar_demux:sink_ready -> limiter:cmd_src_ready
+ wire rsp_xbar_mux_src_endofpacket; // rsp_xbar_mux:src_endofpacket -> limiter:rsp_sink_endofpacket
+ wire rsp_xbar_mux_src_valid; // rsp_xbar_mux:src_valid -> limiter:rsp_sink_valid
+ wire rsp_xbar_mux_src_startofpacket; // rsp_xbar_mux:src_startofpacket -> limiter:rsp_sink_startofpacket
+ wire [65:0] rsp_xbar_mux_src_data; // rsp_xbar_mux:src_data -> limiter:rsp_sink_data
+ wire [1:0] rsp_xbar_mux_src_channel; // rsp_xbar_mux:src_channel -> limiter:rsp_sink_channel
+ wire rsp_xbar_mux_src_ready; // limiter:rsp_sink_ready -> rsp_xbar_mux:src_ready
+ wire crosser_out_ready; // tx_bridge_s0_translator_avalon_universal_slave_0_agent:cp_ready -> crosser:out_ready
+ wire id_router_src_endofpacket; // id_router:src_endofpacket -> rsp_xbar_demux:sink_endofpacket
+ wire id_router_src_valid; // id_router:src_valid -> rsp_xbar_demux:sink_valid
+ wire id_router_src_startofpacket; // id_router:src_startofpacket -> rsp_xbar_demux:sink_startofpacket
+ wire [65:0] id_router_src_data; // id_router:src_data -> rsp_xbar_demux:sink_data
+ wire [1:0] id_router_src_channel; // id_router:src_channel -> rsp_xbar_demux:sink_channel
+ wire id_router_src_ready; // rsp_xbar_demux:sink_ready -> id_router:src_ready
+ wire crosser_001_out_ready; // rx_bridge_s0_translator_avalon_universal_slave_0_agent:cp_ready -> crosser_001:out_ready
+ wire id_router_001_src_endofpacket; // id_router_001:src_endofpacket -> rsp_xbar_demux_001:sink_endofpacket
+ wire id_router_001_src_valid; // id_router_001:src_valid -> rsp_xbar_demux_001:sink_valid
+ wire id_router_001_src_startofpacket; // id_router_001:src_startofpacket -> rsp_xbar_demux_001:sink_startofpacket
+ wire [65:0] id_router_001_src_data; // id_router_001:src_data -> rsp_xbar_demux_001:sink_data
+ wire [1:0] id_router_001_src_channel; // id_router_001:src_channel -> rsp_xbar_demux_001:sink_channel
+ wire id_router_001_src_ready; // rsp_xbar_demux_001:sink_ready -> id_router_001:src_ready
+ wire cmd_xbar_demux_001_src0_endofpacket; // cmd_xbar_demux_001:src0_endofpacket -> tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:cp_endofpacket
+ wire cmd_xbar_demux_001_src0_valid; // cmd_xbar_demux_001:src0_valid -> tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:cp_valid
+ wire cmd_xbar_demux_001_src0_startofpacket; // cmd_xbar_demux_001:src0_startofpacket -> tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:cp_startofpacket
+ wire [68:0] cmd_xbar_demux_001_src0_data; // cmd_xbar_demux_001:src0_data -> tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:cp_data
+ wire [7:0] cmd_xbar_demux_001_src0_channel; // cmd_xbar_demux_001:src0_channel -> tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:cp_channel
+ wire cmd_xbar_demux_001_src1_endofpacket; // cmd_xbar_demux_001:src1_endofpacket -> tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent:cp_endofpacket
+ wire cmd_xbar_demux_001_src1_valid; // cmd_xbar_demux_001:src1_valid -> tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent:cp_valid
+ wire cmd_xbar_demux_001_src1_startofpacket; // cmd_xbar_demux_001:src1_startofpacket -> tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent:cp_startofpacket
+ wire [68:0] cmd_xbar_demux_001_src1_data; // cmd_xbar_demux_001:src1_data -> tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent:cp_data
+ wire [7:0] cmd_xbar_demux_001_src1_channel; // cmd_xbar_demux_001:src1_channel -> tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent:cp_channel
+ wire cmd_xbar_demux_001_src2_endofpacket; // cmd_xbar_demux_001:src2_endofpacket -> tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent:cp_endofpacket
+ wire cmd_xbar_demux_001_src2_valid; // cmd_xbar_demux_001:src2_valid -> tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent:cp_valid
+ wire cmd_xbar_demux_001_src2_startofpacket; // cmd_xbar_demux_001:src2_startofpacket -> tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent:cp_startofpacket
+ wire [68:0] cmd_xbar_demux_001_src2_data; // cmd_xbar_demux_001:src2_data -> tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent:cp_data
+ wire [7:0] cmd_xbar_demux_001_src2_channel; // cmd_xbar_demux_001:src2_channel -> tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent:cp_channel
+ wire cmd_xbar_demux_001_src3_endofpacket; // cmd_xbar_demux_001:src3_endofpacket -> tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent:cp_endofpacket
+ wire cmd_xbar_demux_001_src3_valid; // cmd_xbar_demux_001:src3_valid -> tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent:cp_valid
+ wire cmd_xbar_demux_001_src3_startofpacket; // cmd_xbar_demux_001:src3_startofpacket -> tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent:cp_startofpacket
+ wire [68:0] cmd_xbar_demux_001_src3_data; // cmd_xbar_demux_001:src3_data -> tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent:cp_data
+ wire [7:0] cmd_xbar_demux_001_src3_channel; // cmd_xbar_demux_001:src3_channel -> tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent:cp_channel
+ wire cmd_xbar_demux_001_src4_endofpacket; // cmd_xbar_demux_001:src4_endofpacket -> tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent:cp_endofpacket
+ wire cmd_xbar_demux_001_src4_valid; // cmd_xbar_demux_001:src4_valid -> tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent:cp_valid
+ wire cmd_xbar_demux_001_src4_startofpacket; // cmd_xbar_demux_001:src4_startofpacket -> tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent:cp_startofpacket
+ wire [68:0] cmd_xbar_demux_001_src4_data; // cmd_xbar_demux_001:src4_data -> tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent:cp_data
+ wire [7:0] cmd_xbar_demux_001_src4_channel; // cmd_xbar_demux_001:src4_channel -> tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent:cp_channel
+ wire cmd_xbar_demux_001_src5_endofpacket; // cmd_xbar_demux_001:src5_endofpacket -> tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent:cp_endofpacket
+ wire cmd_xbar_demux_001_src5_valid; // cmd_xbar_demux_001:src5_valid -> tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent:cp_valid
+ wire cmd_xbar_demux_001_src5_startofpacket; // cmd_xbar_demux_001:src5_startofpacket -> tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent:cp_startofpacket
+ wire [68:0] cmd_xbar_demux_001_src5_data; // cmd_xbar_demux_001:src5_data -> tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent:cp_data
+ wire [7:0] cmd_xbar_demux_001_src5_channel; // cmd_xbar_demux_001:src5_channel -> tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent:cp_channel
+ wire cmd_xbar_demux_001_src6_endofpacket; // cmd_xbar_demux_001:src6_endofpacket -> tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:cp_endofpacket
+ wire cmd_xbar_demux_001_src6_valid; // cmd_xbar_demux_001:src6_valid -> tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:cp_valid
+ wire cmd_xbar_demux_001_src6_startofpacket; // cmd_xbar_demux_001:src6_startofpacket -> tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:cp_startofpacket
+ wire [68:0] cmd_xbar_demux_001_src6_data; // cmd_xbar_demux_001:src6_data -> tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:cp_data
+ wire [7:0] cmd_xbar_demux_001_src6_channel; // cmd_xbar_demux_001:src6_channel -> tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:cp_channel
+ wire cmd_xbar_demux_001_src7_endofpacket; // cmd_xbar_demux_001:src7_endofpacket -> tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:cp_endofpacket
+ wire cmd_xbar_demux_001_src7_valid; // cmd_xbar_demux_001:src7_valid -> tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:cp_valid
+ wire cmd_xbar_demux_001_src7_startofpacket; // cmd_xbar_demux_001:src7_startofpacket -> tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:cp_startofpacket
+ wire [68:0] cmd_xbar_demux_001_src7_data; // cmd_xbar_demux_001:src7_data -> tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:cp_data
+ wire [7:0] cmd_xbar_demux_001_src7_channel; // cmd_xbar_demux_001:src7_channel -> tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:cp_channel
+ wire rsp_xbar_demux_002_src0_endofpacket; // rsp_xbar_demux_002:src0_endofpacket -> rsp_xbar_mux_001:sink0_endofpacket
+ wire rsp_xbar_demux_002_src0_valid; // rsp_xbar_demux_002:src0_valid -> rsp_xbar_mux_001:sink0_valid
+ wire rsp_xbar_demux_002_src0_startofpacket; // rsp_xbar_demux_002:src0_startofpacket -> rsp_xbar_mux_001:sink0_startofpacket
+ wire [68:0] rsp_xbar_demux_002_src0_data; // rsp_xbar_demux_002:src0_data -> rsp_xbar_mux_001:sink0_data
+ wire [7:0] rsp_xbar_demux_002_src0_channel; // rsp_xbar_demux_002:src0_channel -> rsp_xbar_mux_001:sink0_channel
+ wire rsp_xbar_demux_002_src0_ready; // rsp_xbar_mux_001:sink0_ready -> rsp_xbar_demux_002:src0_ready
+ wire rsp_xbar_demux_003_src0_endofpacket; // rsp_xbar_demux_003:src0_endofpacket -> rsp_xbar_mux_001:sink1_endofpacket
+ wire rsp_xbar_demux_003_src0_valid; // rsp_xbar_demux_003:src0_valid -> rsp_xbar_mux_001:sink1_valid
+ wire rsp_xbar_demux_003_src0_startofpacket; // rsp_xbar_demux_003:src0_startofpacket -> rsp_xbar_mux_001:sink1_startofpacket
+ wire [68:0] rsp_xbar_demux_003_src0_data; // rsp_xbar_demux_003:src0_data -> rsp_xbar_mux_001:sink1_data
+ wire [7:0] rsp_xbar_demux_003_src0_channel; // rsp_xbar_demux_003:src0_channel -> rsp_xbar_mux_001:sink1_channel
+ wire rsp_xbar_demux_003_src0_ready; // rsp_xbar_mux_001:sink1_ready -> rsp_xbar_demux_003:src0_ready
+ wire rsp_xbar_demux_004_src0_endofpacket; // rsp_xbar_demux_004:src0_endofpacket -> rsp_xbar_mux_001:sink2_endofpacket
+ wire rsp_xbar_demux_004_src0_valid; // rsp_xbar_demux_004:src0_valid -> rsp_xbar_mux_001:sink2_valid
+ wire rsp_xbar_demux_004_src0_startofpacket; // rsp_xbar_demux_004:src0_startofpacket -> rsp_xbar_mux_001:sink2_startofpacket
+ wire [68:0] rsp_xbar_demux_004_src0_data; // rsp_xbar_demux_004:src0_data -> rsp_xbar_mux_001:sink2_data
+ wire [7:0] rsp_xbar_demux_004_src0_channel; // rsp_xbar_demux_004:src0_channel -> rsp_xbar_mux_001:sink2_channel
+ wire rsp_xbar_demux_004_src0_ready; // rsp_xbar_mux_001:sink2_ready -> rsp_xbar_demux_004:src0_ready
+ wire rsp_xbar_demux_005_src0_endofpacket; // rsp_xbar_demux_005:src0_endofpacket -> rsp_xbar_mux_001:sink3_endofpacket
+ wire rsp_xbar_demux_005_src0_valid; // rsp_xbar_demux_005:src0_valid -> rsp_xbar_mux_001:sink3_valid
+ wire rsp_xbar_demux_005_src0_startofpacket; // rsp_xbar_demux_005:src0_startofpacket -> rsp_xbar_mux_001:sink3_startofpacket
+ wire [68:0] rsp_xbar_demux_005_src0_data; // rsp_xbar_demux_005:src0_data -> rsp_xbar_mux_001:sink3_data
+ wire [7:0] rsp_xbar_demux_005_src0_channel; // rsp_xbar_demux_005:src0_channel -> rsp_xbar_mux_001:sink3_channel
+ wire rsp_xbar_demux_005_src0_ready; // rsp_xbar_mux_001:sink3_ready -> rsp_xbar_demux_005:src0_ready
+ wire rsp_xbar_demux_006_src0_endofpacket; // rsp_xbar_demux_006:src0_endofpacket -> rsp_xbar_mux_001:sink4_endofpacket
+ wire rsp_xbar_demux_006_src0_valid; // rsp_xbar_demux_006:src0_valid -> rsp_xbar_mux_001:sink4_valid
+ wire rsp_xbar_demux_006_src0_startofpacket; // rsp_xbar_demux_006:src0_startofpacket -> rsp_xbar_mux_001:sink4_startofpacket
+ wire [68:0] rsp_xbar_demux_006_src0_data; // rsp_xbar_demux_006:src0_data -> rsp_xbar_mux_001:sink4_data
+ wire [7:0] rsp_xbar_demux_006_src0_channel; // rsp_xbar_demux_006:src0_channel -> rsp_xbar_mux_001:sink4_channel
+ wire rsp_xbar_demux_006_src0_ready; // rsp_xbar_mux_001:sink4_ready -> rsp_xbar_demux_006:src0_ready
+ wire rsp_xbar_demux_007_src0_endofpacket; // rsp_xbar_demux_007:src0_endofpacket -> rsp_xbar_mux_001:sink5_endofpacket
+ wire rsp_xbar_demux_007_src0_valid; // rsp_xbar_demux_007:src0_valid -> rsp_xbar_mux_001:sink5_valid
+ wire rsp_xbar_demux_007_src0_startofpacket; // rsp_xbar_demux_007:src0_startofpacket -> rsp_xbar_mux_001:sink5_startofpacket
+ wire [68:0] rsp_xbar_demux_007_src0_data; // rsp_xbar_demux_007:src0_data -> rsp_xbar_mux_001:sink5_data
+ wire [7:0] rsp_xbar_demux_007_src0_channel; // rsp_xbar_demux_007:src0_channel -> rsp_xbar_mux_001:sink5_channel
+ wire rsp_xbar_demux_007_src0_ready; // rsp_xbar_mux_001:sink5_ready -> rsp_xbar_demux_007:src0_ready
+ wire rsp_xbar_demux_008_src0_endofpacket; // rsp_xbar_demux_008:src0_endofpacket -> rsp_xbar_mux_001:sink6_endofpacket
+ wire rsp_xbar_demux_008_src0_valid; // rsp_xbar_demux_008:src0_valid -> rsp_xbar_mux_001:sink6_valid
+ wire rsp_xbar_demux_008_src0_startofpacket; // rsp_xbar_demux_008:src0_startofpacket -> rsp_xbar_mux_001:sink6_startofpacket
+ wire [68:0] rsp_xbar_demux_008_src0_data; // rsp_xbar_demux_008:src0_data -> rsp_xbar_mux_001:sink6_data
+ wire [7:0] rsp_xbar_demux_008_src0_channel; // rsp_xbar_demux_008:src0_channel -> rsp_xbar_mux_001:sink6_channel
+ wire rsp_xbar_demux_008_src0_ready; // rsp_xbar_mux_001:sink6_ready -> rsp_xbar_demux_008:src0_ready
+ wire rsp_xbar_demux_009_src0_endofpacket; // rsp_xbar_demux_009:src0_endofpacket -> rsp_xbar_mux_001:sink7_endofpacket
+ wire rsp_xbar_demux_009_src0_valid; // rsp_xbar_demux_009:src0_valid -> rsp_xbar_mux_001:sink7_valid
+ wire rsp_xbar_demux_009_src0_startofpacket; // rsp_xbar_demux_009:src0_startofpacket -> rsp_xbar_mux_001:sink7_startofpacket
+ wire [68:0] rsp_xbar_demux_009_src0_data; // rsp_xbar_demux_009:src0_data -> rsp_xbar_mux_001:sink7_data
+ wire [7:0] rsp_xbar_demux_009_src0_channel; // rsp_xbar_demux_009:src0_channel -> rsp_xbar_mux_001:sink7_channel
+ wire rsp_xbar_demux_009_src0_ready; // rsp_xbar_mux_001:sink7_ready -> rsp_xbar_demux_009:src0_ready
+ wire limiter_001_cmd_src_endofpacket; // limiter_001:cmd_src_endofpacket -> cmd_xbar_demux_001:sink_endofpacket
+ wire limiter_001_cmd_src_startofpacket; // limiter_001:cmd_src_startofpacket -> cmd_xbar_demux_001:sink_startofpacket
+ wire [68:0] limiter_001_cmd_src_data; // limiter_001:cmd_src_data -> cmd_xbar_demux_001:sink_data
+ wire [7:0] limiter_001_cmd_src_channel; // limiter_001:cmd_src_channel -> cmd_xbar_demux_001:sink_channel
+ wire limiter_001_cmd_src_ready; // cmd_xbar_demux_001:sink_ready -> limiter_001:cmd_src_ready
+ wire rsp_xbar_mux_001_src_endofpacket; // rsp_xbar_mux_001:src_endofpacket -> limiter_001:rsp_sink_endofpacket
+ wire rsp_xbar_mux_001_src_valid; // rsp_xbar_mux_001:src_valid -> limiter_001:rsp_sink_valid
+ wire rsp_xbar_mux_001_src_startofpacket; // rsp_xbar_mux_001:src_startofpacket -> limiter_001:rsp_sink_startofpacket
+ wire [68:0] rsp_xbar_mux_001_src_data; // rsp_xbar_mux_001:src_data -> limiter_001:rsp_sink_data
+ wire [7:0] rsp_xbar_mux_001_src_channel; // rsp_xbar_mux_001:src_channel -> limiter_001:rsp_sink_channel
+ wire rsp_xbar_mux_001_src_ready; // limiter_001:rsp_sink_ready -> rsp_xbar_mux_001:src_ready
+ wire cmd_xbar_demux_001_src0_ready; // tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:cp_ready -> cmd_xbar_demux_001:src0_ready
+ wire id_router_002_src_endofpacket; // id_router_002:src_endofpacket -> rsp_xbar_demux_002:sink_endofpacket
+ wire id_router_002_src_valid; // id_router_002:src_valid -> rsp_xbar_demux_002:sink_valid
+ wire id_router_002_src_startofpacket; // id_router_002:src_startofpacket -> rsp_xbar_demux_002:sink_startofpacket
+ wire [68:0] id_router_002_src_data; // id_router_002:src_data -> rsp_xbar_demux_002:sink_data
+ wire [7:0] id_router_002_src_channel; // id_router_002:src_channel -> rsp_xbar_demux_002:sink_channel
+ wire id_router_002_src_ready; // rsp_xbar_demux_002:sink_ready -> id_router_002:src_ready
+ wire cmd_xbar_demux_001_src1_ready; // tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent:cp_ready -> cmd_xbar_demux_001:src1_ready
+ wire id_router_003_src_endofpacket; // id_router_003:src_endofpacket -> rsp_xbar_demux_003:sink_endofpacket
+ wire id_router_003_src_valid; // id_router_003:src_valid -> rsp_xbar_demux_003:sink_valid
+ wire id_router_003_src_startofpacket; // id_router_003:src_startofpacket -> rsp_xbar_demux_003:sink_startofpacket
+ wire [68:0] id_router_003_src_data; // id_router_003:src_data -> rsp_xbar_demux_003:sink_data
+ wire [7:0] id_router_003_src_channel; // id_router_003:src_channel -> rsp_xbar_demux_003:sink_channel
+ wire id_router_003_src_ready; // rsp_xbar_demux_003:sink_ready -> id_router_003:src_ready
+ wire cmd_xbar_demux_001_src2_ready; // tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent:cp_ready -> cmd_xbar_demux_001:src2_ready
+ wire id_router_004_src_endofpacket; // id_router_004:src_endofpacket -> rsp_xbar_demux_004:sink_endofpacket
+ wire id_router_004_src_valid; // id_router_004:src_valid -> rsp_xbar_demux_004:sink_valid
+ wire id_router_004_src_startofpacket; // id_router_004:src_startofpacket -> rsp_xbar_demux_004:sink_startofpacket
+ wire [68:0] id_router_004_src_data; // id_router_004:src_data -> rsp_xbar_demux_004:sink_data
+ wire [7:0] id_router_004_src_channel; // id_router_004:src_channel -> rsp_xbar_demux_004:sink_channel
+ wire id_router_004_src_ready; // rsp_xbar_demux_004:sink_ready -> id_router_004:src_ready
+ wire cmd_xbar_demux_001_src3_ready; // tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent:cp_ready -> cmd_xbar_demux_001:src3_ready
+ wire id_router_005_src_endofpacket; // id_router_005:src_endofpacket -> rsp_xbar_demux_005:sink_endofpacket
+ wire id_router_005_src_valid; // id_router_005:src_valid -> rsp_xbar_demux_005:sink_valid
+ wire id_router_005_src_startofpacket; // id_router_005:src_startofpacket -> rsp_xbar_demux_005:sink_startofpacket
+ wire [68:0] id_router_005_src_data; // id_router_005:src_data -> rsp_xbar_demux_005:sink_data
+ wire [7:0] id_router_005_src_channel; // id_router_005:src_channel -> rsp_xbar_demux_005:sink_channel
+ wire id_router_005_src_ready; // rsp_xbar_demux_005:sink_ready -> id_router_005:src_ready
+ wire cmd_xbar_demux_001_src4_ready; // tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent:cp_ready -> cmd_xbar_demux_001:src4_ready
+ wire id_router_006_src_endofpacket; // id_router_006:src_endofpacket -> rsp_xbar_demux_006:sink_endofpacket
+ wire id_router_006_src_valid; // id_router_006:src_valid -> rsp_xbar_demux_006:sink_valid
+ wire id_router_006_src_startofpacket; // id_router_006:src_startofpacket -> rsp_xbar_demux_006:sink_startofpacket
+ wire [68:0] id_router_006_src_data; // id_router_006:src_data -> rsp_xbar_demux_006:sink_data
+ wire [7:0] id_router_006_src_channel; // id_router_006:src_channel -> rsp_xbar_demux_006:sink_channel
+ wire id_router_006_src_ready; // rsp_xbar_demux_006:sink_ready -> id_router_006:src_ready
+ wire cmd_xbar_demux_001_src5_ready; // tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent:cp_ready -> cmd_xbar_demux_001:src5_ready
+ wire id_router_007_src_endofpacket; // id_router_007:src_endofpacket -> rsp_xbar_demux_007:sink_endofpacket
+ wire id_router_007_src_valid; // id_router_007:src_valid -> rsp_xbar_demux_007:sink_valid
+ wire id_router_007_src_startofpacket; // id_router_007:src_startofpacket -> rsp_xbar_demux_007:sink_startofpacket
+ wire [68:0] id_router_007_src_data; // id_router_007:src_data -> rsp_xbar_demux_007:sink_data
+ wire [7:0] id_router_007_src_channel; // id_router_007:src_channel -> rsp_xbar_demux_007:sink_channel
+ wire id_router_007_src_ready; // rsp_xbar_demux_007:sink_ready -> id_router_007:src_ready
+ wire cmd_xbar_demux_001_src6_ready; // tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:cp_ready -> cmd_xbar_demux_001:src6_ready
+ wire id_router_008_src_endofpacket; // id_router_008:src_endofpacket -> rsp_xbar_demux_008:sink_endofpacket
+ wire id_router_008_src_valid; // id_router_008:src_valid -> rsp_xbar_demux_008:sink_valid
+ wire id_router_008_src_startofpacket; // id_router_008:src_startofpacket -> rsp_xbar_demux_008:sink_startofpacket
+ wire [68:0] id_router_008_src_data; // id_router_008:src_data -> rsp_xbar_demux_008:sink_data
+ wire [7:0] id_router_008_src_channel; // id_router_008:src_channel -> rsp_xbar_demux_008:sink_channel
+ wire id_router_008_src_ready; // rsp_xbar_demux_008:sink_ready -> id_router_008:src_ready
+ wire cmd_xbar_demux_001_src7_ready; // tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:cp_ready -> cmd_xbar_demux_001:src7_ready
+ wire id_router_009_src_endofpacket; // id_router_009:src_endofpacket -> rsp_xbar_demux_009:sink_endofpacket
+ wire id_router_009_src_valid; // id_router_009:src_valid -> rsp_xbar_demux_009:sink_valid
+ wire id_router_009_src_startofpacket; // id_router_009:src_startofpacket -> rsp_xbar_demux_009:sink_startofpacket
+ wire [68:0] id_router_009_src_data; // id_router_009:src_data -> rsp_xbar_demux_009:sink_data
+ wire [7:0] id_router_009_src_channel; // id_router_009:src_channel -> rsp_xbar_demux_009:sink_channel
+ wire id_router_009_src_ready; // rsp_xbar_demux_009:sink_ready -> id_router_009:src_ready
+ wire cmd_xbar_demux_002_src0_endofpacket; // cmd_xbar_demux_002:src0_endofpacket -> rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:cp_endofpacket
+ wire cmd_xbar_demux_002_src0_valid; // cmd_xbar_demux_002:src0_valid -> rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:cp_valid
+ wire cmd_xbar_demux_002_src0_startofpacket; // cmd_xbar_demux_002:src0_startofpacket -> rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:cp_startofpacket
+ wire [68:0] cmd_xbar_demux_002_src0_data; // cmd_xbar_demux_002:src0_data -> rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:cp_data
+ wire [6:0] cmd_xbar_demux_002_src0_channel; // cmd_xbar_demux_002:src0_channel -> rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:cp_channel
+ wire cmd_xbar_demux_002_src1_endofpacket; // cmd_xbar_demux_002:src1_endofpacket -> rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent:cp_endofpacket
+ wire cmd_xbar_demux_002_src1_valid; // cmd_xbar_demux_002:src1_valid -> rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent:cp_valid
+ wire cmd_xbar_demux_002_src1_startofpacket; // cmd_xbar_demux_002:src1_startofpacket -> rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent:cp_startofpacket
+ wire [68:0] cmd_xbar_demux_002_src1_data; // cmd_xbar_demux_002:src1_data -> rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent:cp_data
+ wire [6:0] cmd_xbar_demux_002_src1_channel; // cmd_xbar_demux_002:src1_channel -> rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent:cp_channel
+ wire cmd_xbar_demux_002_src2_endofpacket; // cmd_xbar_demux_002:src2_endofpacket -> rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent:cp_endofpacket
+ wire cmd_xbar_demux_002_src2_valid; // cmd_xbar_demux_002:src2_valid -> rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent:cp_valid
+ wire cmd_xbar_demux_002_src2_startofpacket; // cmd_xbar_demux_002:src2_startofpacket -> rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent:cp_startofpacket
+ wire [68:0] cmd_xbar_demux_002_src2_data; // cmd_xbar_demux_002:src2_data -> rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent:cp_data
+ wire [6:0] cmd_xbar_demux_002_src2_channel; // cmd_xbar_demux_002:src2_channel -> rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent:cp_channel
+ wire cmd_xbar_demux_002_src3_endofpacket; // cmd_xbar_demux_002:src3_endofpacket -> rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:cp_endofpacket
+ wire cmd_xbar_demux_002_src3_valid; // cmd_xbar_demux_002:src3_valid -> rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:cp_valid
+ wire cmd_xbar_demux_002_src3_startofpacket; // cmd_xbar_demux_002:src3_startofpacket -> rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:cp_startofpacket
+ wire [68:0] cmd_xbar_demux_002_src3_data; // cmd_xbar_demux_002:src3_data -> rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:cp_data
+ wire [6:0] cmd_xbar_demux_002_src3_channel; // cmd_xbar_demux_002:src3_channel -> rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:cp_channel
+ wire cmd_xbar_demux_002_src4_endofpacket; // cmd_xbar_demux_002:src4_endofpacket -> rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent:cp_endofpacket
+ wire cmd_xbar_demux_002_src4_valid; // cmd_xbar_demux_002:src4_valid -> rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent:cp_valid
+ wire cmd_xbar_demux_002_src4_startofpacket; // cmd_xbar_demux_002:src4_startofpacket -> rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent:cp_startofpacket
+ wire [68:0] cmd_xbar_demux_002_src4_data; // cmd_xbar_demux_002:src4_data -> rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent:cp_data
+ wire [6:0] cmd_xbar_demux_002_src4_channel; // cmd_xbar_demux_002:src4_channel -> rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent:cp_channel
+ wire cmd_xbar_demux_002_src5_endofpacket; // cmd_xbar_demux_002:src5_endofpacket -> rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:cp_endofpacket
+ wire cmd_xbar_demux_002_src5_valid; // cmd_xbar_demux_002:src5_valid -> rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:cp_valid
+ wire cmd_xbar_demux_002_src5_startofpacket; // cmd_xbar_demux_002:src5_startofpacket -> rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:cp_startofpacket
+ wire [68:0] cmd_xbar_demux_002_src5_data; // cmd_xbar_demux_002:src5_data -> rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:cp_data
+ wire [6:0] cmd_xbar_demux_002_src5_channel; // cmd_xbar_demux_002:src5_channel -> rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:cp_channel
+ wire cmd_xbar_demux_002_src6_endofpacket; // cmd_xbar_demux_002:src6_endofpacket -> rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent:cp_endofpacket
+ wire cmd_xbar_demux_002_src6_valid; // cmd_xbar_demux_002:src6_valid -> rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent:cp_valid
+ wire cmd_xbar_demux_002_src6_startofpacket; // cmd_xbar_demux_002:src6_startofpacket -> rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent:cp_startofpacket
+ wire [68:0] cmd_xbar_demux_002_src6_data; // cmd_xbar_demux_002:src6_data -> rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent:cp_data
+ wire [6:0] cmd_xbar_demux_002_src6_channel; // cmd_xbar_demux_002:src6_channel -> rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent:cp_channel
+ wire rsp_xbar_demux_010_src0_endofpacket; // rsp_xbar_demux_010:src0_endofpacket -> rsp_xbar_mux_002:sink0_endofpacket
+ wire rsp_xbar_demux_010_src0_valid; // rsp_xbar_demux_010:src0_valid -> rsp_xbar_mux_002:sink0_valid
+ wire rsp_xbar_demux_010_src0_startofpacket; // rsp_xbar_demux_010:src0_startofpacket -> rsp_xbar_mux_002:sink0_startofpacket
+ wire [68:0] rsp_xbar_demux_010_src0_data; // rsp_xbar_demux_010:src0_data -> rsp_xbar_mux_002:sink0_data
+ wire [6:0] rsp_xbar_demux_010_src0_channel; // rsp_xbar_demux_010:src0_channel -> rsp_xbar_mux_002:sink0_channel
+ wire rsp_xbar_demux_010_src0_ready; // rsp_xbar_mux_002:sink0_ready -> rsp_xbar_demux_010:src0_ready
+ wire rsp_xbar_demux_011_src0_endofpacket; // rsp_xbar_demux_011:src0_endofpacket -> rsp_xbar_mux_002:sink1_endofpacket
+ wire rsp_xbar_demux_011_src0_valid; // rsp_xbar_demux_011:src0_valid -> rsp_xbar_mux_002:sink1_valid
+ wire rsp_xbar_demux_011_src0_startofpacket; // rsp_xbar_demux_011:src0_startofpacket -> rsp_xbar_mux_002:sink1_startofpacket
+ wire [68:0] rsp_xbar_demux_011_src0_data; // rsp_xbar_demux_011:src0_data -> rsp_xbar_mux_002:sink1_data
+ wire [6:0] rsp_xbar_demux_011_src0_channel; // rsp_xbar_demux_011:src0_channel -> rsp_xbar_mux_002:sink1_channel
+ wire rsp_xbar_demux_011_src0_ready; // rsp_xbar_mux_002:sink1_ready -> rsp_xbar_demux_011:src0_ready
+ wire rsp_xbar_demux_012_src0_endofpacket; // rsp_xbar_demux_012:src0_endofpacket -> rsp_xbar_mux_002:sink2_endofpacket
+ wire rsp_xbar_demux_012_src0_valid; // rsp_xbar_demux_012:src0_valid -> rsp_xbar_mux_002:sink2_valid
+ wire rsp_xbar_demux_012_src0_startofpacket; // rsp_xbar_demux_012:src0_startofpacket -> rsp_xbar_mux_002:sink2_startofpacket
+ wire [68:0] rsp_xbar_demux_012_src0_data; // rsp_xbar_demux_012:src0_data -> rsp_xbar_mux_002:sink2_data
+ wire [6:0] rsp_xbar_demux_012_src0_channel; // rsp_xbar_demux_012:src0_channel -> rsp_xbar_mux_002:sink2_channel
+ wire rsp_xbar_demux_012_src0_ready; // rsp_xbar_mux_002:sink2_ready -> rsp_xbar_demux_012:src0_ready
+ wire rsp_xbar_demux_013_src0_endofpacket; // rsp_xbar_demux_013:src0_endofpacket -> rsp_xbar_mux_002:sink3_endofpacket
+ wire rsp_xbar_demux_013_src0_valid; // rsp_xbar_demux_013:src0_valid -> rsp_xbar_mux_002:sink3_valid
+ wire rsp_xbar_demux_013_src0_startofpacket; // rsp_xbar_demux_013:src0_startofpacket -> rsp_xbar_mux_002:sink3_startofpacket
+ wire [68:0] rsp_xbar_demux_013_src0_data; // rsp_xbar_demux_013:src0_data -> rsp_xbar_mux_002:sink3_data
+ wire [6:0] rsp_xbar_demux_013_src0_channel; // rsp_xbar_demux_013:src0_channel -> rsp_xbar_mux_002:sink3_channel
+ wire rsp_xbar_demux_013_src0_ready; // rsp_xbar_mux_002:sink3_ready -> rsp_xbar_demux_013:src0_ready
+ wire rsp_xbar_demux_014_src0_endofpacket; // rsp_xbar_demux_014:src0_endofpacket -> rsp_xbar_mux_002:sink4_endofpacket
+ wire rsp_xbar_demux_014_src0_valid; // rsp_xbar_demux_014:src0_valid -> rsp_xbar_mux_002:sink4_valid
+ wire rsp_xbar_demux_014_src0_startofpacket; // rsp_xbar_demux_014:src0_startofpacket -> rsp_xbar_mux_002:sink4_startofpacket
+ wire [68:0] rsp_xbar_demux_014_src0_data; // rsp_xbar_demux_014:src0_data -> rsp_xbar_mux_002:sink4_data
+ wire [6:0] rsp_xbar_demux_014_src0_channel; // rsp_xbar_demux_014:src0_channel -> rsp_xbar_mux_002:sink4_channel
+ wire rsp_xbar_demux_014_src0_ready; // rsp_xbar_mux_002:sink4_ready -> rsp_xbar_demux_014:src0_ready
+ wire rsp_xbar_demux_015_src0_endofpacket; // rsp_xbar_demux_015:src0_endofpacket -> rsp_xbar_mux_002:sink5_endofpacket
+ wire rsp_xbar_demux_015_src0_valid; // rsp_xbar_demux_015:src0_valid -> rsp_xbar_mux_002:sink5_valid
+ wire rsp_xbar_demux_015_src0_startofpacket; // rsp_xbar_demux_015:src0_startofpacket -> rsp_xbar_mux_002:sink5_startofpacket
+ wire [68:0] rsp_xbar_demux_015_src0_data; // rsp_xbar_demux_015:src0_data -> rsp_xbar_mux_002:sink5_data
+ wire [6:0] rsp_xbar_demux_015_src0_channel; // rsp_xbar_demux_015:src0_channel -> rsp_xbar_mux_002:sink5_channel
+ wire rsp_xbar_demux_015_src0_ready; // rsp_xbar_mux_002:sink5_ready -> rsp_xbar_demux_015:src0_ready
+ wire rsp_xbar_demux_016_src0_endofpacket; // rsp_xbar_demux_016:src0_endofpacket -> rsp_xbar_mux_002:sink6_endofpacket
+ wire rsp_xbar_demux_016_src0_valid; // rsp_xbar_demux_016:src0_valid -> rsp_xbar_mux_002:sink6_valid
+ wire rsp_xbar_demux_016_src0_startofpacket; // rsp_xbar_demux_016:src0_startofpacket -> rsp_xbar_mux_002:sink6_startofpacket
+ wire [68:0] rsp_xbar_demux_016_src0_data; // rsp_xbar_demux_016:src0_data -> rsp_xbar_mux_002:sink6_data
+ wire [6:0] rsp_xbar_demux_016_src0_channel; // rsp_xbar_demux_016:src0_channel -> rsp_xbar_mux_002:sink6_channel
+ wire rsp_xbar_demux_016_src0_ready; // rsp_xbar_mux_002:sink6_ready -> rsp_xbar_demux_016:src0_ready
+ wire limiter_002_cmd_src_endofpacket; // limiter_002:cmd_src_endofpacket -> cmd_xbar_demux_002:sink_endofpacket
+ wire limiter_002_cmd_src_startofpacket; // limiter_002:cmd_src_startofpacket -> cmd_xbar_demux_002:sink_startofpacket
+ wire [68:0] limiter_002_cmd_src_data; // limiter_002:cmd_src_data -> cmd_xbar_demux_002:sink_data
+ wire [6:0] limiter_002_cmd_src_channel; // limiter_002:cmd_src_channel -> cmd_xbar_demux_002:sink_channel
+ wire limiter_002_cmd_src_ready; // cmd_xbar_demux_002:sink_ready -> limiter_002:cmd_src_ready
+ wire rsp_xbar_mux_002_src_endofpacket; // rsp_xbar_mux_002:src_endofpacket -> limiter_002:rsp_sink_endofpacket
+ wire rsp_xbar_mux_002_src_valid; // rsp_xbar_mux_002:src_valid -> limiter_002:rsp_sink_valid
+ wire rsp_xbar_mux_002_src_startofpacket; // rsp_xbar_mux_002:src_startofpacket -> limiter_002:rsp_sink_startofpacket
+ wire [68:0] rsp_xbar_mux_002_src_data; // rsp_xbar_mux_002:src_data -> limiter_002:rsp_sink_data
+ wire [6:0] rsp_xbar_mux_002_src_channel; // rsp_xbar_mux_002:src_channel -> limiter_002:rsp_sink_channel
+ wire rsp_xbar_mux_002_src_ready; // limiter_002:rsp_sink_ready -> rsp_xbar_mux_002:src_ready
+ wire cmd_xbar_demux_002_src0_ready; // rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:cp_ready -> cmd_xbar_demux_002:src0_ready
+ wire id_router_010_src_endofpacket; // id_router_010:src_endofpacket -> rsp_xbar_demux_010:sink_endofpacket
+ wire id_router_010_src_valid; // id_router_010:src_valid -> rsp_xbar_demux_010:sink_valid
+ wire id_router_010_src_startofpacket; // id_router_010:src_startofpacket -> rsp_xbar_demux_010:sink_startofpacket
+ wire [68:0] id_router_010_src_data; // id_router_010:src_data -> rsp_xbar_demux_010:sink_data
+ wire [6:0] id_router_010_src_channel; // id_router_010:src_channel -> rsp_xbar_demux_010:sink_channel
+ wire id_router_010_src_ready; // rsp_xbar_demux_010:sink_ready -> id_router_010:src_ready
+ wire cmd_xbar_demux_002_src1_ready; // rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent:cp_ready -> cmd_xbar_demux_002:src1_ready
+ wire id_router_011_src_endofpacket; // id_router_011:src_endofpacket -> rsp_xbar_demux_011:sink_endofpacket
+ wire id_router_011_src_valid; // id_router_011:src_valid -> rsp_xbar_demux_011:sink_valid
+ wire id_router_011_src_startofpacket; // id_router_011:src_startofpacket -> rsp_xbar_demux_011:sink_startofpacket
+ wire [68:0] id_router_011_src_data; // id_router_011:src_data -> rsp_xbar_demux_011:sink_data
+ wire [6:0] id_router_011_src_channel; // id_router_011:src_channel -> rsp_xbar_demux_011:sink_channel
+ wire id_router_011_src_ready; // rsp_xbar_demux_011:sink_ready -> id_router_011:src_ready
+ wire cmd_xbar_demux_002_src2_ready; // rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent:cp_ready -> cmd_xbar_demux_002:src2_ready
+ wire id_router_012_src_endofpacket; // id_router_012:src_endofpacket -> rsp_xbar_demux_012:sink_endofpacket
+ wire id_router_012_src_valid; // id_router_012:src_valid -> rsp_xbar_demux_012:sink_valid
+ wire id_router_012_src_startofpacket; // id_router_012:src_startofpacket -> rsp_xbar_demux_012:sink_startofpacket
+ wire [68:0] id_router_012_src_data; // id_router_012:src_data -> rsp_xbar_demux_012:sink_data
+ wire [6:0] id_router_012_src_channel; // id_router_012:src_channel -> rsp_xbar_demux_012:sink_channel
+ wire id_router_012_src_ready; // rsp_xbar_demux_012:sink_ready -> id_router_012:src_ready
+ wire cmd_xbar_demux_002_src3_ready; // rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:cp_ready -> cmd_xbar_demux_002:src3_ready
+ wire id_router_013_src_endofpacket; // id_router_013:src_endofpacket -> rsp_xbar_demux_013:sink_endofpacket
+ wire id_router_013_src_valid; // id_router_013:src_valid -> rsp_xbar_demux_013:sink_valid
+ wire id_router_013_src_startofpacket; // id_router_013:src_startofpacket -> rsp_xbar_demux_013:sink_startofpacket
+ wire [68:0] id_router_013_src_data; // id_router_013:src_data -> rsp_xbar_demux_013:sink_data
+ wire [6:0] id_router_013_src_channel; // id_router_013:src_channel -> rsp_xbar_demux_013:sink_channel
+ wire id_router_013_src_ready; // rsp_xbar_demux_013:sink_ready -> id_router_013:src_ready
+ wire cmd_xbar_demux_002_src4_ready; // rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent:cp_ready -> cmd_xbar_demux_002:src4_ready
+ wire id_router_014_src_endofpacket; // id_router_014:src_endofpacket -> rsp_xbar_demux_014:sink_endofpacket
+ wire id_router_014_src_valid; // id_router_014:src_valid -> rsp_xbar_demux_014:sink_valid
+ wire id_router_014_src_startofpacket; // id_router_014:src_startofpacket -> rsp_xbar_demux_014:sink_startofpacket
+ wire [68:0] id_router_014_src_data; // id_router_014:src_data -> rsp_xbar_demux_014:sink_data
+ wire [6:0] id_router_014_src_channel; // id_router_014:src_channel -> rsp_xbar_demux_014:sink_channel
+ wire id_router_014_src_ready; // rsp_xbar_demux_014:sink_ready -> id_router_014:src_ready
+ wire cmd_xbar_demux_002_src5_ready; // rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:cp_ready -> cmd_xbar_demux_002:src5_ready
+ wire id_router_015_src_endofpacket; // id_router_015:src_endofpacket -> rsp_xbar_demux_015:sink_endofpacket
+ wire id_router_015_src_valid; // id_router_015:src_valid -> rsp_xbar_demux_015:sink_valid
+ wire id_router_015_src_startofpacket; // id_router_015:src_startofpacket -> rsp_xbar_demux_015:sink_startofpacket
+ wire [68:0] id_router_015_src_data; // id_router_015:src_data -> rsp_xbar_demux_015:sink_data
+ wire [6:0] id_router_015_src_channel; // id_router_015:src_channel -> rsp_xbar_demux_015:sink_channel
+ wire id_router_015_src_ready; // rsp_xbar_demux_015:sink_ready -> id_router_015:src_ready
+ wire cmd_xbar_demux_002_src6_ready; // rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent:cp_ready -> cmd_xbar_demux_002:src6_ready
+ wire id_router_016_src_endofpacket; // id_router_016:src_endofpacket -> rsp_xbar_demux_016:sink_endofpacket
+ wire id_router_016_src_valid; // id_router_016:src_valid -> rsp_xbar_demux_016:sink_valid
+ wire id_router_016_src_startofpacket; // id_router_016:src_startofpacket -> rsp_xbar_demux_016:sink_startofpacket
+ wire [68:0] id_router_016_src_data; // id_router_016:src_data -> rsp_xbar_demux_016:sink_data
+ wire [6:0] id_router_016_src_channel; // id_router_016:src_channel -> rsp_xbar_demux_016:sink_channel
+ wire id_router_016_src_ready; // rsp_xbar_demux_016:sink_ready -> id_router_016:src_ready
+ wire crosser_out_endofpacket; // crosser:out_endofpacket -> tx_bridge_s0_translator_avalon_universal_slave_0_agent:cp_endofpacket
+ wire crosser_out_valid; // crosser:out_valid -> tx_bridge_s0_translator_avalon_universal_slave_0_agent:cp_valid
+ wire crosser_out_startofpacket; // crosser:out_startofpacket -> tx_bridge_s0_translator_avalon_universal_slave_0_agent:cp_startofpacket
+ wire [65:0] crosser_out_data; // crosser:out_data -> tx_bridge_s0_translator_avalon_universal_slave_0_agent:cp_data
+ wire [1:0] crosser_out_channel; // crosser:out_channel -> tx_bridge_s0_translator_avalon_universal_slave_0_agent:cp_channel
+ wire cmd_xbar_demux_src0_endofpacket; // cmd_xbar_demux:src0_endofpacket -> crosser:in_endofpacket
+ wire cmd_xbar_demux_src0_valid; // cmd_xbar_demux:src0_valid -> crosser:in_valid
+ wire cmd_xbar_demux_src0_startofpacket; // cmd_xbar_demux:src0_startofpacket -> crosser:in_startofpacket
+ wire [65:0] cmd_xbar_demux_src0_data; // cmd_xbar_demux:src0_data -> crosser:in_data
+ wire [1:0] cmd_xbar_demux_src0_channel; // cmd_xbar_demux:src0_channel -> crosser:in_channel
+ wire cmd_xbar_demux_src0_ready; // crosser:in_ready -> cmd_xbar_demux:src0_ready
+ wire crosser_001_out_endofpacket; // crosser_001:out_endofpacket -> rx_bridge_s0_translator_avalon_universal_slave_0_agent:cp_endofpacket
+ wire crosser_001_out_valid; // crosser_001:out_valid -> rx_bridge_s0_translator_avalon_universal_slave_0_agent:cp_valid
+ wire crosser_001_out_startofpacket; // crosser_001:out_startofpacket -> rx_bridge_s0_translator_avalon_universal_slave_0_agent:cp_startofpacket
+ wire [65:0] crosser_001_out_data; // crosser_001:out_data -> rx_bridge_s0_translator_avalon_universal_slave_0_agent:cp_data
+ wire [1:0] crosser_001_out_channel; // crosser_001:out_channel -> rx_bridge_s0_translator_avalon_universal_slave_0_agent:cp_channel
+ wire cmd_xbar_demux_src1_endofpacket; // cmd_xbar_demux:src1_endofpacket -> crosser_001:in_endofpacket
+ wire cmd_xbar_demux_src1_valid; // cmd_xbar_demux:src1_valid -> crosser_001:in_valid
+ wire cmd_xbar_demux_src1_startofpacket; // cmd_xbar_demux:src1_startofpacket -> crosser_001:in_startofpacket
+ wire [65:0] cmd_xbar_demux_src1_data; // cmd_xbar_demux:src1_data -> crosser_001:in_data
+ wire [1:0] cmd_xbar_demux_src1_channel; // cmd_xbar_demux:src1_channel -> crosser_001:in_channel
+ wire cmd_xbar_demux_src1_ready; // crosser_001:in_ready -> cmd_xbar_demux:src1_ready
+ wire crosser_002_out_endofpacket; // crosser_002:out_endofpacket -> rsp_xbar_mux:sink0_endofpacket
+ wire crosser_002_out_valid; // crosser_002:out_valid -> rsp_xbar_mux:sink0_valid
+ wire crosser_002_out_startofpacket; // crosser_002:out_startofpacket -> rsp_xbar_mux:sink0_startofpacket
+ wire [65:0] crosser_002_out_data; // crosser_002:out_data -> rsp_xbar_mux:sink0_data
+ wire [1:0] crosser_002_out_channel; // crosser_002:out_channel -> rsp_xbar_mux:sink0_channel
+ wire crosser_002_out_ready; // rsp_xbar_mux:sink0_ready -> crosser_002:out_ready
+ wire rsp_xbar_demux_src0_endofpacket; // rsp_xbar_demux:src0_endofpacket -> crosser_002:in_endofpacket
+ wire rsp_xbar_demux_src0_valid; // rsp_xbar_demux:src0_valid -> crosser_002:in_valid
+ wire rsp_xbar_demux_src0_startofpacket; // rsp_xbar_demux:src0_startofpacket -> crosser_002:in_startofpacket
+ wire [65:0] rsp_xbar_demux_src0_data; // rsp_xbar_demux:src0_data -> crosser_002:in_data
+ wire [1:0] rsp_xbar_demux_src0_channel; // rsp_xbar_demux:src0_channel -> crosser_002:in_channel
+ wire rsp_xbar_demux_src0_ready; // crosser_002:in_ready -> rsp_xbar_demux:src0_ready
+ wire crosser_003_out_endofpacket; // crosser_003:out_endofpacket -> rsp_xbar_mux:sink1_endofpacket
+ wire crosser_003_out_valid; // crosser_003:out_valid -> rsp_xbar_mux:sink1_valid
+ wire crosser_003_out_startofpacket; // crosser_003:out_startofpacket -> rsp_xbar_mux:sink1_startofpacket
+ wire [65:0] crosser_003_out_data; // crosser_003:out_data -> rsp_xbar_mux:sink1_data
+ wire [1:0] crosser_003_out_channel; // crosser_003:out_channel -> rsp_xbar_mux:sink1_channel
+ wire crosser_003_out_ready; // rsp_xbar_mux:sink1_ready -> crosser_003:out_ready
+ wire rsp_xbar_demux_001_src0_endofpacket; // rsp_xbar_demux_001:src0_endofpacket -> crosser_003:in_endofpacket
+ wire rsp_xbar_demux_001_src0_valid; // rsp_xbar_demux_001:src0_valid -> crosser_003:in_valid
+ wire rsp_xbar_demux_001_src0_startofpacket; // rsp_xbar_demux_001:src0_startofpacket -> crosser_003:in_startofpacket
+ wire [65:0] rsp_xbar_demux_001_src0_data; // rsp_xbar_demux_001:src0_data -> crosser_003:in_data
+ wire [1:0] rsp_xbar_demux_001_src0_channel; // rsp_xbar_demux_001:src0_channel -> crosser_003:in_channel
+ wire rsp_xbar_demux_001_src0_ready; // crosser_003:in_ready -> rsp_xbar_demux_001:src0_ready
+ wire [1:0] limiter_cmd_valid_data; // limiter:cmd_src_valid -> cmd_xbar_demux:sink_valid
+ wire [7:0] limiter_001_cmd_valid_data; // limiter_001:cmd_src_valid -> cmd_xbar_demux_001:sink_valid
+ wire [6:0] limiter_002_cmd_valid_data; // limiter_002:cmd_src_valid -> cmd_xbar_demux_002:sink_valid
+
+ altera_merlin_master_translator #(
+ .AV_ADDRESS_W (13),
+ .AV_DATA_W (32),
+ .AV_BURSTCOUNT_W (1),
+ .AV_BYTEENABLE_W (4),
+ .UAV_ADDRESS_W (15),
+ .UAV_BURSTCOUNT_W (3),
+ .USE_READ (1),
+ .USE_WRITE (1),
+ .USE_BEGINBURSTTRANSFER (0),
+ .USE_BEGINTRANSFER (0),
+ .USE_CHIPSELECT (0),
+ .USE_BURSTCOUNT (0),
+ .USE_READDATAVALID (0),
+ .USE_WAITREQUEST (1),
+ .AV_SYMBOLS_PER_WORD (4),
+ .AV_ADDRESS_SYMBOLS (0),
+ .AV_BURSTCOUNT_SYMBOLS (0),
+ .AV_CONSTANT_BURST_BEHAVIOR (0),
+ .UAV_CONSTANT_BURST_BEHAVIOR (0),
+ .AV_LINEWRAPBURSTS (0),
+ .AV_REGISTERINCOMINGSIGNALS (0)
+ ) merlin_master_translator (
+ .clk (csr_clk_clk), // clk.clk
+ .reset (rst_controller_reset_out_reset), // reset.reset
+ .uav_address (merlin_master_translator_avalon_universal_master_0_address), // avalon_universal_master_0.address
+ .uav_burstcount (merlin_master_translator_avalon_universal_master_0_burstcount), // .burstcount
+ .uav_read (merlin_master_translator_avalon_universal_master_0_read), // .read
+ .uav_write (merlin_master_translator_avalon_universal_master_0_write), // .write
+ .uav_waitrequest (merlin_master_translator_avalon_universal_master_0_waitrequest), // .waitrequest
+ .uav_readdatavalid (merlin_master_translator_avalon_universal_master_0_readdatavalid), // .readdatavalid
+ .uav_byteenable (merlin_master_translator_avalon_universal_master_0_byteenable), // .byteenable
+ .uav_readdata (merlin_master_translator_avalon_universal_master_0_readdata), // .readdata
+ .uav_writedata (merlin_master_translator_avalon_universal_master_0_writedata), // .writedata
+ .uav_lock (merlin_master_translator_avalon_universal_master_0_lock), // .lock
+ .uav_debugaccess (merlin_master_translator_avalon_universal_master_0_debugaccess), // .debugaccess
+ .av_address (csr_address), // avalon_anti_master_0.address
+ .av_waitrequest (csr_waitrequest), // .waitrequest
+ .av_read (csr_read), // .read
+ .av_readdata (csr_readdata), // .readdata
+ .av_write (csr_write), // .write
+ .av_writedata (csr_writedata), // .writedata
+ .av_burstcount (1'b1), // (terminated)
+ .av_byteenable (4'b1111), // (terminated)
+ .av_beginbursttransfer (1'b0), // (terminated)
+ .av_begintransfer (1'b0), // (terminated)
+ .av_chipselect (1'b0), // (terminated)
+ .av_readdatavalid (), // (terminated)
+ .av_lock (1'b0), // (terminated)
+ .av_debugaccess (1'b0), // (terminated)
+ .uav_clken (), // (terminated)
+ .av_clken (1'b1) // (terminated)
+ );
+
+ altera_avalon_mm_bridge #(
+ .DATA_WIDTH (32),
+ .SYMBOL_WIDTH (8),
+ .ADDRESS_WIDTH (14),
+ .BURSTCOUNT_WIDTH (1),
+ .PIPELINE_COMMAND (0),
+ .PIPELINE_RESPONSE (0)
+ ) tx_bridge (
+ .clk (tx_clk_clk), // clk.clk
+ .reset (rst_controller_001_reset_out_reset), // reset.reset
+ .s0_waitrequest (tx_bridge_s0_translator_avalon_anti_slave_0_waitrequest), // s0.waitrequest
+ .s0_readdata (tx_bridge_s0_translator_avalon_anti_slave_0_readdata), // .readdata
+ .s0_readdatavalid (tx_bridge_s0_translator_avalon_anti_slave_0_readdatavalid), // .readdatavalid
+ .s0_burstcount (tx_bridge_s0_translator_avalon_anti_slave_0_burstcount), // .burstcount
+ .s0_writedata (tx_bridge_s0_translator_avalon_anti_slave_0_writedata), // .writedata
+ .s0_address (tx_bridge_s0_translator_avalon_anti_slave_0_address), // .address
+ .s0_write (tx_bridge_s0_translator_avalon_anti_slave_0_write), // .write
+ .s0_read (tx_bridge_s0_translator_avalon_anti_slave_0_read), // .read
+ .s0_byteenable (tx_bridge_s0_translator_avalon_anti_slave_0_byteenable), // .byteenable
+ .s0_debugaccess (tx_bridge_s0_translator_avalon_anti_slave_0_debugaccess), // .debugaccess
+ .m0_waitrequest (tx_bridge_m0_waitrequest), // m0.waitrequest
+ .m0_readdata (tx_bridge_m0_readdata), // .readdata
+ .m0_readdatavalid (tx_bridge_m0_readdatavalid), // .readdatavalid
+ .m0_burstcount (tx_bridge_m0_burstcount), // .burstcount
+ .m0_writedata (tx_bridge_m0_writedata), // .writedata
+ .m0_address (tx_bridge_m0_address), // .address
+ .m0_write (tx_bridge_m0_write), // .write
+ .m0_read (tx_bridge_m0_read), // .read
+ .m0_byteenable (tx_bridge_m0_byteenable), // .byteenable
+ .m0_debugaccess (tx_bridge_m0_debugaccess) // .debugaccess
+ );
+
+ altera_eth_packet_underflow_control #(
+ .BITSPERSYMBOL (8),
+ .SYMBOLSPERBEAT (8),
+ .ERROR_WIDTH (1)
+ ) tx_eth_packet_underflow_control (
+ .clk (tx_clk_clk), // clock_reset.clk
+ .reset (rst_controller_001_reset_out_reset), // clock_reset_reset.reset
+ .csr_readdata (tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_anti_slave_0_readdata), // avalon_slave_0.readdata
+ .csr_read (tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_anti_slave_0_read), // .read
+ .csr_address (tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_anti_slave_0_address), // .address
+ .data_sink_sop (avalon_st_tx_startofpacket), // avalon_streaming_sink.startofpacket
+ .data_sink_valid (avalon_st_tx_valid), // .valid
+ .data_sink_data (avalon_st_tx_data), // .data
+ .data_sink_empty (avalon_st_tx_empty), // .empty
+ .data_sink_ready (avalon_st_tx_ready), // .ready
+ .data_sink_error (avalon_st_tx_error), // .error
+ .data_sink_eop (avalon_st_tx_endofpacket), // .endofpacket
+ .data_src_sop (tx_eth_packet_underflow_control_avalon_streaming_source_startofpacket), // avalon_streaming_source.startofpacket
+ .data_src_eop (tx_eth_packet_underflow_control_avalon_streaming_source_endofpacket), // .endofpacket
+ .data_src_valid (tx_eth_packet_underflow_control_avalon_streaming_source_valid), // .valid
+ .data_src_data (tx_eth_packet_underflow_control_avalon_streaming_source_data), // .data
+ .data_src_empty (tx_eth_packet_underflow_control_avalon_streaming_source_empty), // .empty
+ .data_src_ready (tx_eth_packet_underflow_control_avalon_streaming_source_ready), // .ready
+ .data_src_error (tx_eth_packet_underflow_control_avalon_streaming_source_error) // .error
+ );
+
+ altera_eth_pad_inserter #(
+ .SYMBOLSPERBEAT (8),
+ .ERROR_WIDTH (2)
+ ) tx_eth_pad_inserter (
+ .clk (tx_clk_clk), // clock_reset.clk
+ .reset (rst_controller_001_reset_out_reset), // clock_reset_reset.reset
+ .csr_write (tx_eth_pad_inserter_csr_translator_avalon_anti_slave_0_write), // csr.write
+ .csr_read (tx_eth_pad_inserter_csr_translator_avalon_anti_slave_0_read), // .read
+ .csr_address (tx_eth_pad_inserter_csr_translator_avalon_anti_slave_0_address), // .address
+ .csr_writedata (tx_eth_pad_inserter_csr_translator_avalon_anti_slave_0_writedata), // .writedata
+ .csr_readdata (tx_eth_pad_inserter_csr_translator_avalon_anti_slave_0_readdata), // .readdata
+ .data_src_sop (tx_eth_pad_inserter_avalon_st_source_data_startofpacket), // avalon_st_source_data.startofpacket
+ .data_src_eop (tx_eth_pad_inserter_avalon_st_source_data_endofpacket), // .endofpacket
+ .data_src_valid (tx_eth_pad_inserter_avalon_st_source_data_valid), // .valid
+ .data_src_ready (tx_eth_pad_inserter_avalon_st_source_data_ready), // .ready
+ .data_src_data (tx_eth_pad_inserter_avalon_st_source_data_data), // .data
+ .data_src_empty (tx_eth_pad_inserter_avalon_st_source_data_empty), // .empty
+ .data_src_error (tx_eth_pad_inserter_avalon_st_source_data_error), // .error
+ .data_sink_sop (tx_eth_packet_underflow_control_avalon_streaming_source_startofpacket), // avalon_st_sink_data.startofpacket
+ .data_sink_eop (tx_eth_packet_underflow_control_avalon_streaming_source_endofpacket), // .endofpacket
+ .data_sink_valid (tx_eth_packet_underflow_control_avalon_streaming_source_valid), // .valid
+ .data_sink_ready (tx_eth_packet_underflow_control_avalon_streaming_source_ready), // .ready
+ .data_sink_data (tx_eth_packet_underflow_control_avalon_streaming_source_data), // .data
+ .data_sink_empty (tx_eth_packet_underflow_control_avalon_streaming_source_empty), // .empty
+ .data_sink_error (tx_eth_packet_underflow_control_avalon_streaming_source_error) // .error
+ );
+
+ altera_eth_pkt_backpressure_control #(
+ .BITSPERSYMBOL (8),
+ .SYMBOLSPERBEAT (8),
+ .ERROR_WIDTH (2),
+ .USE_READY (1)
+ ) tx_eth_pkt_backpressure_control (
+ .clk (tx_clk_clk), // clock_reset.clk
+ .reset (rst_controller_001_reset_out_reset), // clock_reset_reset.reset
+ .csr_write (tx_eth_pkt_backpressure_control_csr_translator_avalon_anti_slave_0_write), // csr.write
+ .csr_read (tx_eth_pkt_backpressure_control_csr_translator_avalon_anti_slave_0_read), // .read
+ .csr_address (tx_eth_pkt_backpressure_control_csr_translator_avalon_anti_slave_0_address), // .address
+ .csr_writedata (tx_eth_pkt_backpressure_control_csr_translator_avalon_anti_slave_0_writedata), // .writedata
+ .csr_readdata (tx_eth_pkt_backpressure_control_csr_translator_avalon_anti_slave_0_readdata), // .readdata
+ .data_src_sop (tx_eth_pkt_backpressure_control_avalon_st_source_data_startofpacket), // avalon_st_source_data.startofpacket
+ .data_src_eop (tx_eth_pkt_backpressure_control_avalon_st_source_data_endofpacket), // .endofpacket
+ .data_src_valid (tx_eth_pkt_backpressure_control_avalon_st_source_data_valid), // .valid
+ .data_src_ready (tx_eth_pkt_backpressure_control_avalon_st_source_data_ready), // .ready
+ .data_src_data (tx_eth_pkt_backpressure_control_avalon_st_source_data_data), // .data
+ .data_src_empty (tx_eth_pkt_backpressure_control_avalon_st_source_data_empty), // .empty
+ .data_src_error (tx_eth_pkt_backpressure_control_avalon_st_source_data_error), // .error
+ .data_sink_sop (tx_eth_pad_inserter_avalon_st_source_data_startofpacket), // avalon_st_sink_data.startofpacket
+ .data_sink_eop (tx_eth_pad_inserter_avalon_st_source_data_endofpacket), // .endofpacket
+ .data_sink_valid (tx_eth_pad_inserter_avalon_st_source_data_valid), // .valid
+ .data_sink_ready (tx_eth_pad_inserter_avalon_st_source_data_ready), // .ready
+ .data_sink_data (tx_eth_pad_inserter_avalon_st_source_data_data), // .data
+ .data_sink_empty (tx_eth_pad_inserter_avalon_st_source_data_empty), // .empty
+ .data_sink_error (tx_eth_pad_inserter_avalon_st_source_data_error), // .error
+ .pausebeats_sink_valid (tx_eth_pause_beat_conversion_pause_beat_src_valid), // avalon_st_pause.valid
+ .pausebeats_sink_data (tx_eth_pause_beat_conversion_pause_beat_src_data) // .data
+ );
+
+ altera_eth_pause_beat_conversion tx_eth_pause_beat_conversion (
+ .clk (tx_clk_clk), // clock_reset.clk
+ .reset (rst_controller_001_reset_out_reset), // clock_reset_reset.reset
+ .pause_quanta_sink_valid (rxtx_timing_adapter_pauselen_tx_out_valid), // pause_quanta_sink.valid
+ .pause_quanta_sink_data (rxtx_timing_adapter_pauselen_tx_out_data), // .data
+ .pause_beat_src_valid (tx_eth_pause_beat_conversion_pause_beat_src_valid), // pause_beat_src.valid
+ .pause_beat_src_data (tx_eth_pause_beat_conversion_pause_beat_src_data) // .data
+ );
+
+ altera_eth_pause_ctrl_gen #(
+ .BITSPERSYMBOL (8),
+ .SYMBOLSPERBEAT (8),
+ .ERROR_WIDTH (1)
+ ) tx_eth_pause_ctrl_gen (
+ .clk (tx_clk_clk), // clock_reset.clk
+ .reset (rst_controller_001_reset_out_reset), // clock_reset_reset.reset
+ .csr_address (tx_eth_pause_ctrl_gen_csr_translator_avalon_anti_slave_0_address), // csr.address
+ .csr_read (tx_eth_pause_ctrl_gen_csr_translator_avalon_anti_slave_0_read), // .read
+ .csr_readdata (tx_eth_pause_ctrl_gen_csr_translator_avalon_anti_slave_0_readdata), // .readdata
+ .csr_write (tx_eth_pause_ctrl_gen_csr_translator_avalon_anti_slave_0_write), // .write
+ .csr_writedata (tx_eth_pause_ctrl_gen_csr_translator_avalon_anti_slave_0_writedata), // .writedata
+ .pause_ctrl_sink_data (avalon_st_pause_data), // pause_control.data
+ .pause_source_sop (tx_eth_pause_ctrl_gen_pause_packet_startofpacket), // pause_packet.startofpacket
+ .pause_source_eop (tx_eth_pause_ctrl_gen_pause_packet_endofpacket), // .endofpacket
+ .pause_source_valid (tx_eth_pause_ctrl_gen_pause_packet_valid), // .valid
+ .pause_source_data (tx_eth_pause_ctrl_gen_pause_packet_data), // .data
+ .pause_source_empty (tx_eth_pause_ctrl_gen_pause_packet_empty), // .empty
+ .pause_source_error (tx_eth_pause_ctrl_gen_pause_packet_error), // .error
+ .pause_source_ready (tx_eth_pause_ctrl_gen_pause_packet_ready) // .ready
+ );
+
+ ip_stratixiv_mac_10g_tx_st_pause_ctrl_error_adapter tx_st_pause_ctrl_error_adapter (
+ .clk (tx_clk_clk), // clk.clk
+ .reset_n (~rst_controller_001_reset_out_reset), // reset.reset_n
+ .in_ready (tx_eth_pause_ctrl_gen_pause_packet_ready), // in.ready
+ .in_valid (tx_eth_pause_ctrl_gen_pause_packet_valid), // .valid
+ .in_data (tx_eth_pause_ctrl_gen_pause_packet_data), // .data
+ .in_error (tx_eth_pause_ctrl_gen_pause_packet_error), // .error
+ .in_startofpacket (tx_eth_pause_ctrl_gen_pause_packet_startofpacket), // .startofpacket
+ .in_endofpacket (tx_eth_pause_ctrl_gen_pause_packet_endofpacket), // .endofpacket
+ .in_empty (tx_eth_pause_ctrl_gen_pause_packet_empty), // .empty
+ .out_ready (tx_st_pause_ctrl_error_adapter_out_ready), // out.ready
+ .out_valid (tx_st_pause_ctrl_error_adapter_out_valid), // .valid
+ .out_data (tx_st_pause_ctrl_error_adapter_out_data), // .data
+ .out_error (tx_st_pause_ctrl_error_adapter_out_error), // .error
+ .out_startofpacket (tx_st_pause_ctrl_error_adapter_out_startofpacket), // .startofpacket
+ .out_endofpacket (tx_st_pause_ctrl_error_adapter_out_endofpacket), // .endofpacket
+ .out_empty (tx_st_pause_ctrl_error_adapter_out_empty) // .empty
+ );
+
+ ip_stratixiv_mac_10g_tx_st_mux_flow_control_user_frame tx_st_mux_flow_control_user_frame (
+ .clk (tx_clk_clk), // clk.clk
+ .reset_n (~rst_controller_001_reset_out_reset), // reset.reset_n
+ .in0_valid (tx_eth_pkt_backpressure_control_avalon_st_source_data_valid), // in0.valid
+ .in0_ready (tx_eth_pkt_backpressure_control_avalon_st_source_data_ready), // .ready
+ .in0_data (tx_eth_pkt_backpressure_control_avalon_st_source_data_data), // .data
+ .in0_error (tx_eth_pkt_backpressure_control_avalon_st_source_data_error), // .error
+ .in0_startofpacket (tx_eth_pkt_backpressure_control_avalon_st_source_data_startofpacket), // .startofpacket
+ .in0_endofpacket (tx_eth_pkt_backpressure_control_avalon_st_source_data_endofpacket), // .endofpacket
+ .in0_empty (tx_eth_pkt_backpressure_control_avalon_st_source_data_empty), // .empty
+ .in1_valid (tx_st_pause_ctrl_error_adapter_out_valid), // in1.valid
+ .in1_ready (tx_st_pause_ctrl_error_adapter_out_ready), // .ready
+ .in1_data (tx_st_pause_ctrl_error_adapter_out_data), // .data
+ .in1_error (tx_st_pause_ctrl_error_adapter_out_error), // .error
+ .in1_startofpacket (tx_st_pause_ctrl_error_adapter_out_startofpacket), // .startofpacket
+ .in1_endofpacket (tx_st_pause_ctrl_error_adapter_out_endofpacket), // .endofpacket
+ .in1_empty (tx_st_pause_ctrl_error_adapter_out_empty), // .empty
+ .out_channel (), // out.channel
+ .out_valid (tx_st_mux_flow_control_user_frame_out_valid), // .valid
+ .out_ready (tx_st_mux_flow_control_user_frame_out_ready), // .ready
+ .out_data (tx_st_mux_flow_control_user_frame_out_data), // .data
+ .out_error (tx_st_mux_flow_control_user_frame_out_error), // .error
+ .out_startofpacket (tx_st_mux_flow_control_user_frame_out_startofpacket), // .startofpacket
+ .out_endofpacket (tx_st_mux_flow_control_user_frame_out_endofpacket), // .endofpacket
+ .out_empty (tx_st_mux_flow_control_user_frame_out_empty) // .empty
+ );
+
+ altera_eth_address_inserter #(
+ .BITSPERSYMBOL (8),
+ .SYMBOLSPERBEAT (8),
+ .ERROR_WIDTH (2)
+ ) tx_eth_address_inserter (
+ .clk (tx_clk_clk), // clock_reset.clk
+ .reset (rst_controller_001_reset_out_reset), // clock_reset_reset.reset
+ .csr_write (tx_eth_address_inserter_csr_translator_avalon_anti_slave_0_write), // csr.write
+ .csr_read (tx_eth_address_inserter_csr_translator_avalon_anti_slave_0_read), // .read
+ .csr_address (tx_eth_address_inserter_csr_translator_avalon_anti_slave_0_address), // .address
+ .csr_writedata (tx_eth_address_inserter_csr_translator_avalon_anti_slave_0_writedata), // .writedata
+ .csr_readdata (tx_eth_address_inserter_csr_translator_avalon_anti_slave_0_readdata), // .readdata
+ .data_sink_sop (tx_st_mux_flow_control_user_frame_out_startofpacket), // avalon_streaming_sink.startofpacket
+ .data_sink_eop (tx_st_mux_flow_control_user_frame_out_endofpacket), // .endofpacket
+ .data_sink_valid (tx_st_mux_flow_control_user_frame_out_valid), // .valid
+ .data_sink_ready (tx_st_mux_flow_control_user_frame_out_ready), // .ready
+ .data_sink_data (tx_st_mux_flow_control_user_frame_out_data), // .data
+ .data_sink_empty (tx_st_mux_flow_control_user_frame_out_empty), // .empty
+ .data_sink_error (tx_st_mux_flow_control_user_frame_out_error), // .error
+ .data_src_sop (tx_eth_address_inserter_avalon_streaming_source_startofpacket), // avalon_streaming_source.startofpacket
+ .data_src_eop (tx_eth_address_inserter_avalon_streaming_source_endofpacket), // .endofpacket
+ .data_src_valid (tx_eth_address_inserter_avalon_streaming_source_valid), // .valid
+ .data_src_ready (tx_eth_address_inserter_avalon_streaming_source_ready), // .ready
+ .data_src_data (tx_eth_address_inserter_avalon_streaming_source_data), // .data
+ .data_src_empty (tx_eth_address_inserter_avalon_streaming_source_empty), // .empty
+ .data_src_error (tx_eth_address_inserter_avalon_streaming_source_error) // .error
+ );
+
+ altera_eth_crc #(
+ .BITSPERSYMBOL (8),
+ .SYMBOLSPERBEAT (8),
+ .ERROR_WIDTH (2),
+ .MODE_CHECKER_0_INSERTER_1 (1)
+ ) tx_eth_crc_inserter (
+ .clk (tx_clk_clk), // clock_reset.clk
+ .reset (rst_controller_001_reset_out_reset), // clock_reset_reset.reset
+ .csr_write (tx_eth_crc_inserter_csr_translator_avalon_anti_slave_0_write), // csr.write
+ .csr_read (tx_eth_crc_inserter_csr_translator_avalon_anti_slave_0_read), // .read
+ .csr_address (tx_eth_crc_inserter_csr_translator_avalon_anti_slave_0_address), // .address
+ .csr_writedata (tx_eth_crc_inserter_csr_translator_avalon_anti_slave_0_writedata), // .writedata
+ .csr_readdata (tx_eth_crc_inserter_csr_translator_avalon_anti_slave_0_readdata), // .readdata
+ .data_sink_sop (tx_eth_address_inserter_avalon_streaming_source_startofpacket), // avalon_streaming_sink.startofpacket
+ .data_sink_eop (tx_eth_address_inserter_avalon_streaming_source_endofpacket), // .endofpacket
+ .data_sink_valid (tx_eth_address_inserter_avalon_streaming_source_valid), // .valid
+ .data_sink_ready (tx_eth_address_inserter_avalon_streaming_source_ready), // .ready
+ .data_sink_data (tx_eth_address_inserter_avalon_streaming_source_data), // .data
+ .data_sink_empty (tx_eth_address_inserter_avalon_streaming_source_empty), // .empty
+ .data_sink_error (tx_eth_address_inserter_avalon_streaming_source_error), // .error
+ .data_src_sop (tx_eth_crc_inserter_avalon_streaming_source_startofpacket), // avalon_streaming_source.startofpacket
+ .data_src_eop (tx_eth_crc_inserter_avalon_streaming_source_endofpacket), // .endofpacket
+ .data_src_valid (tx_eth_crc_inserter_avalon_streaming_source_valid), // .valid
+ .data_src_ready (tx_eth_crc_inserter_avalon_streaming_source_ready), // .ready
+ .data_src_data (tx_eth_crc_inserter_avalon_streaming_source_data), // .data
+ .data_src_empty (tx_eth_crc_inserter_avalon_streaming_source_empty), // .empty
+ .data_src_error (tx_eth_crc_inserter_avalon_streaming_source_error) // .error
+ );
+
+ altera_avalon_st_pipeline_stage #(
+ .SYMBOLS_PER_BEAT (8),
+ .BITS_PER_SYMBOL (8),
+ .USE_PACKETS (1),
+ .USE_EMPTY (1),
+ .EMPTY_WIDTH (3),
+ .CHANNEL_WIDTH (0),
+ .PACKET_WIDTH (2),
+ .ERROR_WIDTH (3),
+ .PIPELINE_READY (1)
+ ) tx_st_pipeline_stage_rs (
+ .clk (tx_clk_clk), // cr0.clk
+ .reset (rst_controller_001_reset_out_reset), // cr0_reset.reset
+ .in_ready (tx_eth_crc_inserter_avalon_streaming_source_ready), // sink0.ready
+ .in_valid (tx_eth_crc_inserter_avalon_streaming_source_valid), // .valid
+ .in_startofpacket (tx_eth_crc_inserter_avalon_streaming_source_startofpacket), // .startofpacket
+ .in_endofpacket (tx_eth_crc_inserter_avalon_streaming_source_endofpacket), // .endofpacket
+ .in_empty (tx_eth_crc_inserter_avalon_streaming_source_empty), // .empty
+ .in_error (tx_eth_crc_inserter_avalon_streaming_source_error), // .error
+ .in_data (tx_eth_crc_inserter_avalon_streaming_source_data), // .data
+ .out_ready (tx_st_pipeline_stage_rs_source0_ready), // source0.ready
+ .out_valid (tx_st_pipeline_stage_rs_source0_valid), // .valid
+ .out_startofpacket (tx_st_pipeline_stage_rs_source0_startofpacket), // .startofpacket
+ .out_endofpacket (tx_st_pipeline_stage_rs_source0_endofpacket), // .endofpacket
+ .out_empty (tx_st_pipeline_stage_rs_source0_empty), // .empty
+ .out_error (tx_st_pipeline_stage_rs_source0_error), // .error
+ .out_data (tx_st_pipeline_stage_rs_source0_data), // .data
+ .out_channel (), // (terminated)
+ .in_channel (1'b0) // (terminated)
+ );
+
+ altera_avalon_st_splitter #(
+ .NUMBER_OF_OUTPUTS (2),
+ .QUALIFY_VALID_OUT (1),
+ .USE_PACKETS (1),
+ .DATA_WIDTH (64),
+ .CHANNEL_WIDTH (1),
+ .ERROR_WIDTH (3),
+ .BITS_PER_SYMBOL (8),
+ .EMPTY_WIDTH (3)
+ ) tx_st_splitter_1 (
+ .clk (tx_clk_clk), // clk.clk
+ .in0_ready (tx_st_pipeline_stage_rs_source0_ready), // in.ready
+ .in0_valid (tx_st_pipeline_stage_rs_source0_valid), // .valid
+ .in0_startofpacket (tx_st_pipeline_stage_rs_source0_startofpacket), // .startofpacket
+ .in0_endofpacket (tx_st_pipeline_stage_rs_source0_endofpacket), // .endofpacket
+ .in0_empty (tx_st_pipeline_stage_rs_source0_empty), // .empty
+ .in0_error (tx_st_pipeline_stage_rs_source0_error), // .error
+ .in0_data (tx_st_pipeline_stage_rs_source0_data), // .data
+ .out0_ready (tx_st_splitter_1_out0_ready), // out0.ready
+ .out0_valid (tx_st_splitter_1_out0_valid), // .valid
+ .out0_startofpacket (tx_st_splitter_1_out0_startofpacket), // .startofpacket
+ .out0_endofpacket (tx_st_splitter_1_out0_endofpacket), // .endofpacket
+ .out0_empty (tx_st_splitter_1_out0_empty), // .empty
+ .out0_error (tx_st_splitter_1_out0_error), // .error
+ .out0_data (tx_st_splitter_1_out0_data), // .data
+ .out1_ready (tx_st_splitter_1_out1_ready), // out1.ready
+ .out1_valid (tx_st_splitter_1_out1_valid), // .valid
+ .out1_startofpacket (tx_st_splitter_1_out1_startofpacket), // .startofpacket
+ .out1_endofpacket (tx_st_splitter_1_out1_endofpacket), // .endofpacket
+ .out1_empty (tx_st_splitter_1_out1_empty), // .empty
+ .out1_error (tx_st_splitter_1_out1_error), // .error
+ .out1_data (tx_st_splitter_1_out1_data), // .data
+ .in0_channel (1'b0), // (terminated)
+ .out0_channel (), // (terminated)
+ .out1_channel (), // (terminated)
+ .out2_ready (1'b1), // (terminated)
+ .out2_valid (), // (terminated)
+ .out2_startofpacket (), // (terminated)
+ .out2_endofpacket (), // (terminated)
+ .out2_empty (), // (terminated)
+ .out2_channel (), // (terminated)
+ .out2_error (), // (terminated)
+ .out2_data (), // (terminated)
+ .out3_ready (1'b1), // (terminated)
+ .out3_valid (), // (terminated)
+ .out3_startofpacket (), // (terminated)
+ .out3_endofpacket (), // (terminated)
+ .out3_empty (), // (terminated)
+ .out3_channel (), // (terminated)
+ .out3_error (), // (terminated)
+ .out3_data (), // (terminated)
+ .out4_ready (1'b1), // (terminated)
+ .out4_valid (), // (terminated)
+ .out4_startofpacket (), // (terminated)
+ .out4_endofpacket (), // (terminated)
+ .out4_empty (), // (terminated)
+ .out4_channel (), // (terminated)
+ .out4_error (), // (terminated)
+ .out4_data (), // (terminated)
+ .out5_ready (1'b1), // (terminated)
+ .out5_valid (), // (terminated)
+ .out5_startofpacket (), // (terminated)
+ .out5_endofpacket (), // (terminated)
+ .out5_empty (), // (terminated)
+ .out5_channel (), // (terminated)
+ .out5_error (), // (terminated)
+ .out5_data (), // (terminated)
+ .out6_ready (1'b1), // (terminated)
+ .out6_valid (), // (terminated)
+ .out6_startofpacket (), // (terminated)
+ .out6_endofpacket (), // (terminated)
+ .out6_empty (), // (terminated)
+ .out6_channel (), // (terminated)
+ .out6_error (), // (terminated)
+ .out6_data (), // (terminated)
+ .out7_ready (1'b1), // (terminated)
+ .out7_valid (), // (terminated)
+ .out7_startofpacket (), // (terminated)
+ .out7_endofpacket (), // (terminated)
+ .out7_empty (), // (terminated)
+ .out7_channel (), // (terminated)
+ .out7_error (), // (terminated)
+ .out7_data (), // (terminated)
+ .out8_ready (1'b1), // (terminated)
+ .out8_valid (), // (terminated)
+ .out8_startofpacket (), // (terminated)
+ .out8_endofpacket (), // (terminated)
+ .out8_empty (), // (terminated)
+ .out8_channel (), // (terminated)
+ .out8_error (), // (terminated)
+ .out8_data (), // (terminated)
+ .out9_ready (1'b1), // (terminated)
+ .out9_valid (), // (terminated)
+ .out9_startofpacket (), // (terminated)
+ .out9_endofpacket (), // (terminated)
+ .out9_empty (), // (terminated)
+ .out9_channel (), // (terminated)
+ .out9_error (), // (terminated)
+ .out9_data (), // (terminated)
+ .out10_ready (1'b1), // (terminated)
+ .out10_valid (), // (terminated)
+ .out10_startofpacket (), // (terminated)
+ .out10_endofpacket (), // (terminated)
+ .out10_empty (), // (terminated)
+ .out10_channel (), // (terminated)
+ .out10_error (), // (terminated)
+ .out10_data (), // (terminated)
+ .out11_ready (1'b1), // (terminated)
+ .out11_valid (), // (terminated)
+ .out11_startofpacket (), // (terminated)
+ .out11_endofpacket (), // (terminated)
+ .out11_empty (), // (terminated)
+ .out11_channel (), // (terminated)
+ .out11_error (), // (terminated)
+ .out11_data (), // (terminated)
+ .out12_ready (1'b1), // (terminated)
+ .out12_valid (), // (terminated)
+ .out12_startofpacket (), // (terminated)
+ .out12_endofpacket (), // (terminated)
+ .out12_empty (), // (terminated)
+ .out12_channel (), // (terminated)
+ .out12_error (), // (terminated)
+ .out12_data (), // (terminated)
+ .out13_ready (1'b1), // (terminated)
+ .out13_valid (), // (terminated)
+ .out13_startofpacket (), // (terminated)
+ .out13_endofpacket (), // (terminated)
+ .out13_empty (), // (terminated)
+ .out13_channel (), // (terminated)
+ .out13_error (), // (terminated)
+ .out13_data (), // (terminated)
+ .out14_ready (1'b1), // (terminated)
+ .out14_valid (), // (terminated)
+ .out14_startofpacket (), // (terminated)
+ .out14_endofpacket (), // (terminated)
+ .out14_empty (), // (terminated)
+ .out14_channel (), // (terminated)
+ .out14_error (), // (terminated)
+ .out14_data (), // (terminated)
+ .out15_ready (1'b1), // (terminated)
+ .out15_valid (), // (terminated)
+ .out15_startofpacket (), // (terminated)
+ .out15_endofpacket (), // (terminated)
+ .out15_empty (), // (terminated)
+ .out15_channel (), // (terminated)
+ .out15_error (), // (terminated)
+ .out15_data () // (terminated)
+ );
+
+ ip_stratixiv_mac_10g_tx_st_timing_adapter_frame_decoder tx_st_timing_adapter_frame_decoder (
+ .clk (tx_clk_clk), // clk.clk
+ .reset_n (~rst_controller_001_reset_out_reset), // reset.reset_n
+ .in_ready (tx_st_splitter_1_out0_ready), // in.ready
+ .in_valid (tx_st_splitter_1_out0_valid), // .valid
+ .in_data (tx_st_splitter_1_out0_data), // .data
+ .in_error (tx_st_splitter_1_out0_error), // .error
+ .in_startofpacket (tx_st_splitter_1_out0_startofpacket), // .startofpacket
+ .in_endofpacket (tx_st_splitter_1_out0_endofpacket), // .endofpacket
+ .in_empty (tx_st_splitter_1_out0_empty), // .empty
+ .out_valid (tx_st_timing_adapter_frame_decoder_out_valid), // out.valid
+ .out_data (tx_st_timing_adapter_frame_decoder_out_data), // .data
+ .out_error (tx_st_timing_adapter_frame_decoder_out_error), // .error
+ .out_startofpacket (tx_st_timing_adapter_frame_decoder_out_startofpacket), // .startofpacket
+ .out_endofpacket (tx_st_timing_adapter_frame_decoder_out_endofpacket), // .endofpacket
+ .out_empty (tx_st_timing_adapter_frame_decoder_out_empty) // .empty
+ );
+
+ altera_eth_frame_decoder #(
+ .BITSPERSYMBOL (8),
+ .SYMBOLSPERBEAT (8),
+ .ERROR_WIDTH (3),
+ .ENABLE_SUPP_ADDR (0),
+ .ENABLE_PFC (0),
+ .PFC_PRIORITY_NUM (8)
+ ) tx_eth_frame_decoder (
+ .clk (tx_clk_clk), // clock_reset.clk
+ .reset (rst_controller_001_reset_out_reset), // clock_reset_reset.reset
+ .csr_readdata (tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_anti_slave_0_readdata), // avalom_mm_csr.readdata
+ .csr_write (tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_anti_slave_0_write), // .write
+ .csr_read (tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_anti_slave_0_read), // .read
+ .csr_address (tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_anti_slave_0_address), // .address
+ .csr_writedata (tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_anti_slave_0_writedata), // .writedata
+ .data_sink_sop (tx_st_timing_adapter_frame_decoder_out_startofpacket), // avalon_st_data_sink.startofpacket
+ .data_sink_eop (tx_st_timing_adapter_frame_decoder_out_endofpacket), // .endofpacket
+ .data_sink_valid (tx_st_timing_adapter_frame_decoder_out_valid), // .valid
+ .data_sink_data (tx_st_timing_adapter_frame_decoder_out_data), // .data
+ .data_sink_empty (tx_st_timing_adapter_frame_decoder_out_empty), // .empty
+ .data_sink_error (tx_st_timing_adapter_frame_decoder_out_error), // .error
+ .rxstatus_src_valid (tx_eth_frame_decoder_avalon_st_rxstatus_src_valid), // avalon_st_rxstatus_src.valid
+ .rxstatus_src_data (tx_eth_frame_decoder_avalon_st_rxstatus_src_data), // .data
+ .rxstatus_src_error (tx_eth_frame_decoder_avalon_st_rxstatus_src_error), // .error
+ .data_sink_ready (), // (terminated)
+ .data_src_sop (), // (terminated)
+ .data_src_eop (), // (terminated)
+ .data_src_valid (), // (terminated)
+ .data_src_ready (1'b1), // (terminated)
+ .data_src_data (), // (terminated)
+ .data_src_empty (), // (terminated)
+ .data_src_error (), // (terminated)
+ .pauselen_src_valid (), // (terminated)
+ .pauselen_src_data (), // (terminated)
+ .pfc_pause_quanta_src_valid (), // (terminated)
+ .pfc_pause_quanta_src_data (), // (terminated)
+ .pfc_status_src_valid (), // (terminated)
+ .pfc_status_src_data (), // (terminated)
+ .pktinfo_src_valid (), // (terminated)
+ .pktinfo_src_data () // (terminated)
+ );
+
+ ip_stratixiv_mac_10g_tx_st_error_adapter_stat tx_st_error_adapter_stat (
+ .clk (tx_clk_clk), // clk.clk
+ .reset_n (~rst_controller_001_reset_out_reset), // reset.reset_n
+ .in_valid (tx_eth_frame_decoder_avalon_st_rxstatus_src_valid), // in.valid
+ .in_data (tx_eth_frame_decoder_avalon_st_rxstatus_src_data), // .data
+ .in_error (tx_eth_frame_decoder_avalon_st_rxstatus_src_error), // .error
+ .out_valid (tx_st_error_adapter_stat_out_valid), // out.valid
+ .out_data (tx_st_error_adapter_stat_out_data), // .data
+ .out_error (tx_st_error_adapter_stat_out_error) // .error
+ );
+
+ ip_stratixiv_mac_10g_tx_st_timing_adapter_splitter_status_in tx_st_timing_adapter_splitter_status_in (
+ .clk (tx_clk_clk), // clk.clk
+ .reset_n (~rst_controller_001_reset_out_reset), // reset.reset_n
+ .in_valid (tx_st_error_adapter_stat_out_valid), // in.valid
+ .in_data (tx_st_error_adapter_stat_out_data), // .data
+ .in_error (tx_st_error_adapter_stat_out_error), // .error
+ .out_valid (tx_st_timing_adapter_splitter_status_in_out_valid), // out.valid
+ .out_data (tx_st_timing_adapter_splitter_status_in_out_data), // .data
+ .out_error (tx_st_timing_adapter_splitter_status_in_out_error), // .error
+ .out_ready (tx_st_timing_adapter_splitter_status_in_out_ready) // .ready
+ );
+
+ ip_stratixiv_mac_10g_tx_st_timing_adapter_splitter_status_output tx_st_timing_adapter_splitter_status_output (
+ .clk (tx_clk_clk), // clk.clk
+ .reset_n (~rst_controller_001_reset_out_reset), // reset.reset_n
+ .in_ready (tx_st_status_splitter_out1_ready), // in.ready
+ .in_valid (tx_st_status_splitter_out1_valid), // .valid
+ .in_data (tx_st_status_splitter_out1_data), // .data
+ .in_error (tx_st_status_splitter_out1_error), // .error
+ .out_valid (avalon_st_txstatus_valid), // out.valid
+ .out_data (avalon_st_txstatus_data), // .data
+ .out_error (avalon_st_txstatus_error) // .error
+ );
+
+ altera_avalon_st_splitter #(
+ .NUMBER_OF_OUTPUTS (2),
+ .QUALIFY_VALID_OUT (1),
+ .USE_PACKETS (0),
+ .DATA_WIDTH (40),
+ .CHANNEL_WIDTH (1),
+ .ERROR_WIDTH (7),
+ .BITS_PER_SYMBOL (40),
+ .EMPTY_WIDTH (1)
+ ) tx_st_status_splitter (
+ .clk (tx_clk_clk), // clk.clk
+ .in0_ready (tx_st_timing_adapter_splitter_status_in_out_ready), // in.ready
+ .in0_valid (tx_st_timing_adapter_splitter_status_in_out_valid), // .valid
+ .in0_error (tx_st_timing_adapter_splitter_status_in_out_error), // .error
+ .in0_data (tx_st_timing_adapter_splitter_status_in_out_data), // .data
+ .out0_ready (tx_st_status_splitter_out0_ready), // out0.ready
+ .out0_valid (tx_st_status_splitter_out0_valid), // .valid
+ .out0_error (tx_st_status_splitter_out0_error), // .error
+ .out0_data (tx_st_status_splitter_out0_data), // .data
+ .out1_ready (tx_st_status_splitter_out1_ready), // out1.ready
+ .out1_valid (tx_st_status_splitter_out1_valid), // .valid
+ .out1_error (tx_st_status_splitter_out1_error), // .error
+ .out1_data (tx_st_status_splitter_out1_data), // .data
+ .in0_startofpacket (1'b0), // (terminated)
+ .in0_endofpacket (1'b0), // (terminated)
+ .in0_empty (1'b0), // (terminated)
+ .in0_channel (1'b0), // (terminated)
+ .out0_startofpacket (), // (terminated)
+ .out0_endofpacket (), // (terminated)
+ .out0_empty (), // (terminated)
+ .out0_channel (), // (terminated)
+ .out1_startofpacket (), // (terminated)
+ .out1_endofpacket (), // (terminated)
+ .out1_empty (), // (terminated)
+ .out1_channel (), // (terminated)
+ .out2_ready (1'b1), // (terminated)
+ .out2_valid (), // (terminated)
+ .out2_startofpacket (), // (terminated)
+ .out2_endofpacket (), // (terminated)
+ .out2_empty (), // (terminated)
+ .out2_channel (), // (terminated)
+ .out2_error (), // (terminated)
+ .out2_data (), // (terminated)
+ .out3_ready (1'b1), // (terminated)
+ .out3_valid (), // (terminated)
+ .out3_startofpacket (), // (terminated)
+ .out3_endofpacket (), // (terminated)
+ .out3_empty (), // (terminated)
+ .out3_channel (), // (terminated)
+ .out3_error (), // (terminated)
+ .out3_data (), // (terminated)
+ .out4_ready (1'b1), // (terminated)
+ .out4_valid (), // (terminated)
+ .out4_startofpacket (), // (terminated)
+ .out4_endofpacket (), // (terminated)
+ .out4_empty (), // (terminated)
+ .out4_channel (), // (terminated)
+ .out4_error (), // (terminated)
+ .out4_data (), // (terminated)
+ .out5_ready (1'b1), // (terminated)
+ .out5_valid (), // (terminated)
+ .out5_startofpacket (), // (terminated)
+ .out5_endofpacket (), // (terminated)
+ .out5_empty (), // (terminated)
+ .out5_channel (), // (terminated)
+ .out5_error (), // (terminated)
+ .out5_data (), // (terminated)
+ .out6_ready (1'b1), // (terminated)
+ .out6_valid (), // (terminated)
+ .out6_startofpacket (), // (terminated)
+ .out6_endofpacket (), // (terminated)
+ .out6_empty (), // (terminated)
+ .out6_channel (), // (terminated)
+ .out6_error (), // (terminated)
+ .out6_data (), // (terminated)
+ .out7_ready (1'b1), // (terminated)
+ .out7_valid (), // (terminated)
+ .out7_startofpacket (), // (terminated)
+ .out7_endofpacket (), // (terminated)
+ .out7_empty (), // (terminated)
+ .out7_channel (), // (terminated)
+ .out7_error (), // (terminated)
+ .out7_data (), // (terminated)
+ .out8_ready (1'b1), // (terminated)
+ .out8_valid (), // (terminated)
+ .out8_startofpacket (), // (terminated)
+ .out8_endofpacket (), // (terminated)
+ .out8_empty (), // (terminated)
+ .out8_channel (), // (terminated)
+ .out8_error (), // (terminated)
+ .out8_data (), // (terminated)
+ .out9_ready (1'b1), // (terminated)
+ .out9_valid (), // (terminated)
+ .out9_startofpacket (), // (terminated)
+ .out9_endofpacket (), // (terminated)
+ .out9_empty (), // (terminated)
+ .out9_channel (), // (terminated)
+ .out9_error (), // (terminated)
+ .out9_data (), // (terminated)
+ .out10_ready (1'b1), // (terminated)
+ .out10_valid (), // (terminated)
+ .out10_startofpacket (), // (terminated)
+ .out10_endofpacket (), // (terminated)
+ .out10_empty (), // (terminated)
+ .out10_channel (), // (terminated)
+ .out10_error (), // (terminated)
+ .out10_data (), // (terminated)
+ .out11_ready (1'b1), // (terminated)
+ .out11_valid (), // (terminated)
+ .out11_startofpacket (), // (terminated)
+ .out11_endofpacket (), // (terminated)
+ .out11_empty (), // (terminated)
+ .out11_channel (), // (terminated)
+ .out11_error (), // (terminated)
+ .out11_data (), // (terminated)
+ .out12_ready (1'b1), // (terminated)
+ .out12_valid (), // (terminated)
+ .out12_startofpacket (), // (terminated)
+ .out12_endofpacket (), // (terminated)
+ .out12_empty (), // (terminated)
+ .out12_channel (), // (terminated)
+ .out12_error (), // (terminated)
+ .out12_data (), // (terminated)
+ .out13_ready (1'b1), // (terminated)
+ .out13_valid (), // (terminated)
+ .out13_startofpacket (), // (terminated)
+ .out13_endofpacket (), // (terminated)
+ .out13_empty (), // (terminated)
+ .out13_channel (), // (terminated)
+ .out13_error (), // (terminated)
+ .out13_data (), // (terminated)
+ .out14_ready (1'b1), // (terminated)
+ .out14_valid (), // (terminated)
+ .out14_startofpacket (), // (terminated)
+ .out14_endofpacket (), // (terminated)
+ .out14_empty (), // (terminated)
+ .out14_channel (), // (terminated)
+ .out14_error (), // (terminated)
+ .out14_data (), // (terminated)
+ .out15_ready (1'b1), // (terminated)
+ .out15_valid (), // (terminated)
+ .out15_startofpacket (), // (terminated)
+ .out15_endofpacket (), // (terminated)
+ .out15_empty (), // (terminated)
+ .out15_channel (), // (terminated)
+ .out15_error (), // (terminated)
+ .out15_data () // (terminated)
+ );
+
+ ip_stratixiv_mac_10g_tx_st_timing_adapter_splitter_status_output tx_st_timing_adapter_splitter_status_statistics (
+ .clk (tx_clk_clk), // clk.clk
+ .reset_n (~rst_controller_001_reset_out_reset), // reset.reset_n
+ .in_ready (tx_st_status_splitter_out0_ready), // in.ready
+ .in_valid (tx_st_status_splitter_out0_valid), // .valid
+ .in_data (tx_st_status_splitter_out0_data), // .data
+ .in_error (tx_st_status_splitter_out0_error), // .error
+ .out_valid (tx_st_timing_adapter_splitter_status_statistics_out_valid), // out.valid
+ .out_data (tx_st_timing_adapter_splitter_status_statistics_out_data), // .data
+ .out_error (tx_st_timing_adapter_splitter_status_statistics_out_error) // .error
+ );
+
+ altera_eth_10gmem_statistics_collector #(
+ .ENABLE_PFC (0)
+ ) tx_eth_statistics_collector (
+ .clk (tx_clk_clk), // clock_reset.clk
+ .reset (rst_controller_001_reset_out_reset), // clock_reset_reset.reset
+ .csr_read (tx_eth_statistics_collector_csr_translator_avalon_anti_slave_0_read), // csr.read
+ .csr_address (tx_eth_statistics_collector_csr_translator_avalon_anti_slave_0_address), // .address
+ .csr_readdata (tx_eth_statistics_collector_csr_translator_avalon_anti_slave_0_readdata), // .readdata
+ .csr_write (tx_eth_statistics_collector_csr_translator_avalon_anti_slave_0_write), // .write
+ .csr_writedata (tx_eth_statistics_collector_csr_translator_avalon_anti_slave_0_writedata), // .writedata
+ .stat_sink_valid (tx_st_timing_adapter_splitter_status_statistics_out_valid), // avalon_st_sink_data.valid
+ .stat_sink_data (tx_st_timing_adapter_splitter_status_statistics_out_data), // .data
+ .stat_sink_error (tx_st_timing_adapter_splitter_status_statistics_out_error) // .error
+ );
+
+ altera_eth_packet_formatter #(
+ .ERROR_WIDTH (3)
+ ) tx_eth_packet_formatter (
+ .clk (tx_clk_clk), // clk.clk
+ .reset (rst_controller_001_reset_out_reset), // clk_reset.reset
+ .data_sink_data (tx_st_splitter_1_out1_data), // data_sink.data
+ .data_sink_sop (tx_st_splitter_1_out1_startofpacket), // .startofpacket
+ .data_sink_eop (tx_st_splitter_1_out1_endofpacket), // .endofpacket
+ .data_sink_empty (tx_st_splitter_1_out1_empty), // .empty
+ .data_sink_error (tx_st_splitter_1_out1_error), // .error
+ .data_sink_valid (tx_st_splitter_1_out1_valid), // .valid
+ .data_sink_ready (tx_st_splitter_1_out1_ready), // .ready
+ .data_src_data (tx_eth_packet_formatter_data_src_data), // data_src.data
+ .data_src_sop (tx_eth_packet_formatter_data_src_startofpacket), // .startofpacket
+ .data_src_eop (tx_eth_packet_formatter_data_src_endofpacket), // .endofpacket
+ .data_src_empty (tx_eth_packet_formatter_data_src_empty), // .empty
+ .data_src_valid (tx_eth_packet_formatter_data_src_valid), // .valid
+ .data_src_ready (tx_eth_packet_formatter_data_src_ready), // .ready
+ .data_sink_data_preamble (64'b0000000000000000000000000000000000000000000000000000000000000000), // (terminated)
+ .data_sink_valid_preamble (1'b0), // (terminated)
+ .data_sink_ready_preamble () // (terminated)
+ );
+
+ altera_eth_xgmii_termination tx_eth_xgmii_termination (
+ .clk (tx_clk_clk), // clock_reset.clk
+ .reset (rst_controller_001_reset_out_reset), // clock_reset_reset.reset
+ .xgmii_src_data (tx_eth_xgmii_termination_avalon_streaming_source_data), // avalon_streaming_source.data
+ .data_sink_sop (tx_eth_packet_formatter_data_src_startofpacket), // avalon_streaming_sink.startofpacket
+ .data_sink_eop (tx_eth_packet_formatter_data_src_endofpacket), // .endofpacket
+ .data_sink_valid (tx_eth_packet_formatter_data_src_valid), // .valid
+ .data_sink_data (tx_eth_packet_formatter_data_src_data), // .data
+ .data_sink_empty (tx_eth_packet_formatter_data_src_empty), // .empty
+ .data_sink_ready (tx_eth_packet_formatter_data_src_ready) // .ready
+ );
+
+ altera_eth_link_fault_generation tx_eth_link_fault_generation (
+ .clk (tx_clk_clk), // clk.clk
+ .reset (rst_controller_001_reset_out_reset), // clk_reset.reset
+ .mii_sink_data (tx_eth_xgmii_termination_avalon_streaming_source_data), // mii_sink.data
+ .mii_src_data (xgmii_tx_data), // mii_src.data
+ .link_fault_sink_data (rxtx_timing_adapter_link_fault_status_tx_out_data) // link_fault_sink.data
+ );
+
+ altera_avalon_mm_bridge #(
+ .DATA_WIDTH (32),
+ .SYMBOL_WIDTH (8),
+ .ADDRESS_WIDTH (14),
+ .BURSTCOUNT_WIDTH (1),
+ .PIPELINE_COMMAND (0),
+ .PIPELINE_RESPONSE (0)
+ ) rx_bridge (
+ .clk (rx_clk_clk), // clk.clk
+ .reset (rst_controller_002_reset_out_reset), // reset.reset
+ .s0_waitrequest (rx_bridge_s0_translator_avalon_anti_slave_0_waitrequest), // s0.waitrequest
+ .s0_readdata (rx_bridge_s0_translator_avalon_anti_slave_0_readdata), // .readdata
+ .s0_readdatavalid (rx_bridge_s0_translator_avalon_anti_slave_0_readdatavalid), // .readdatavalid
+ .s0_burstcount (rx_bridge_s0_translator_avalon_anti_slave_0_burstcount), // .burstcount
+ .s0_writedata (rx_bridge_s0_translator_avalon_anti_slave_0_writedata), // .writedata
+ .s0_address (rx_bridge_s0_translator_avalon_anti_slave_0_address), // .address
+ .s0_write (rx_bridge_s0_translator_avalon_anti_slave_0_write), // .write
+ .s0_read (rx_bridge_s0_translator_avalon_anti_slave_0_read), // .read
+ .s0_byteenable (rx_bridge_s0_translator_avalon_anti_slave_0_byteenable), // .byteenable
+ .s0_debugaccess (rx_bridge_s0_translator_avalon_anti_slave_0_debugaccess), // .debugaccess
+ .m0_waitrequest (rx_bridge_m0_waitrequest), // m0.waitrequest
+ .m0_readdata (rx_bridge_m0_readdata), // .readdata
+ .m0_readdatavalid (rx_bridge_m0_readdatavalid), // .readdatavalid
+ .m0_burstcount (rx_bridge_m0_burstcount), // .burstcount
+ .m0_writedata (rx_bridge_m0_writedata), // .writedata
+ .m0_address (rx_bridge_m0_address), // .address
+ .m0_write (rx_bridge_m0_write), // .write
+ .m0_read (rx_bridge_m0_read), // .read
+ .m0_byteenable (rx_bridge_m0_byteenable), // .byteenable
+ .m0_debugaccess (rx_bridge_m0_debugaccess) // .debugaccess
+ );
+
+ ip_stratixiv_mac_10g_rx_st_timing_adapter_interface_conversion rx_st_timing_adapter_interface_conversion (
+ .clk (rx_clk_clk), // clk.clk
+ .reset_n (~rst_controller_002_reset_out_reset), // reset.reset_n
+ .in_data (xgmii_rx_data), // in.data
+ .out_data (rx_st_timing_adapter_interface_conversion_out_data), // out.data
+ .out_ready (rx_st_timing_adapter_interface_conversion_out_ready), // .ready
+ .out_valid (rx_st_timing_adapter_interface_conversion_out_valid) // .valid
+ );
+
+ altera_avalon_st_splitter #(
+ .NUMBER_OF_OUTPUTS (2),
+ .QUALIFY_VALID_OUT (1),
+ .USE_PACKETS (0),
+ .DATA_WIDTH (72),
+ .CHANNEL_WIDTH (1),
+ .ERROR_WIDTH (1),
+ .BITS_PER_SYMBOL (9),
+ .EMPTY_WIDTH (3)
+ ) rx_st_splitter_xgmii (
+ .clk (rx_clk_clk), // clk.clk
+ .in0_ready (rx_st_timing_adapter_interface_conversion_out_ready), // in.ready
+ .in0_valid (rx_st_timing_adapter_interface_conversion_out_valid), // .valid
+ .in0_data (rx_st_timing_adapter_interface_conversion_out_data), // .data
+ .out0_ready (rx_st_splitter_xgmii_out0_ready), // out0.ready
+ .out0_valid (rx_st_splitter_xgmii_out0_valid), // .valid
+ .out0_data (rx_st_splitter_xgmii_out0_data), // .data
+ .out1_ready (rx_st_splitter_xgmii_out1_ready), // out1.ready
+ .out1_valid (rx_st_splitter_xgmii_out1_valid), // .valid
+ .out1_data (rx_st_splitter_xgmii_out1_data), // .data
+ .in0_startofpacket (1'b0), // (terminated)
+ .in0_endofpacket (1'b0), // (terminated)
+ .in0_empty (3'b000), // (terminated)
+ .in0_channel (1'b0), // (terminated)
+ .in0_error (1'b0), // (terminated)
+ .out0_startofpacket (), // (terminated)
+ .out0_endofpacket (), // (terminated)
+ .out0_empty (), // (terminated)
+ .out0_channel (), // (terminated)
+ .out0_error (), // (terminated)
+ .out1_startofpacket (), // (terminated)
+ .out1_endofpacket (), // (terminated)
+ .out1_empty (), // (terminated)
+ .out1_channel (), // (terminated)
+ .out1_error (), // (terminated)
+ .out2_ready (1'b1), // (terminated)
+ .out2_valid (), // (terminated)
+ .out2_startofpacket (), // (terminated)
+ .out2_endofpacket (), // (terminated)
+ .out2_empty (), // (terminated)
+ .out2_channel (), // (terminated)
+ .out2_error (), // (terminated)
+ .out2_data (), // (terminated)
+ .out3_ready (1'b1), // (terminated)
+ .out3_valid (), // (terminated)
+ .out3_startofpacket (), // (terminated)
+ .out3_endofpacket (), // (terminated)
+ .out3_empty (), // (terminated)
+ .out3_channel (), // (terminated)
+ .out3_error (), // (terminated)
+ .out3_data (), // (terminated)
+ .out4_ready (1'b1), // (terminated)
+ .out4_valid (), // (terminated)
+ .out4_startofpacket (), // (terminated)
+ .out4_endofpacket (), // (terminated)
+ .out4_empty (), // (terminated)
+ .out4_channel (), // (terminated)
+ .out4_error (), // (terminated)
+ .out4_data (), // (terminated)
+ .out5_ready (1'b1), // (terminated)
+ .out5_valid (), // (terminated)
+ .out5_startofpacket (), // (terminated)
+ .out5_endofpacket (), // (terminated)
+ .out5_empty (), // (terminated)
+ .out5_channel (), // (terminated)
+ .out5_error (), // (terminated)
+ .out5_data (), // (terminated)
+ .out6_ready (1'b1), // (terminated)
+ .out6_valid (), // (terminated)
+ .out6_startofpacket (), // (terminated)
+ .out6_endofpacket (), // (terminated)
+ .out6_empty (), // (terminated)
+ .out6_channel (), // (terminated)
+ .out6_error (), // (terminated)
+ .out6_data (), // (terminated)
+ .out7_ready (1'b1), // (terminated)
+ .out7_valid (), // (terminated)
+ .out7_startofpacket (), // (terminated)
+ .out7_endofpacket (), // (terminated)
+ .out7_empty (), // (terminated)
+ .out7_channel (), // (terminated)
+ .out7_error (), // (terminated)
+ .out7_data (), // (terminated)
+ .out8_ready (1'b1), // (terminated)
+ .out8_valid (), // (terminated)
+ .out8_startofpacket (), // (terminated)
+ .out8_endofpacket (), // (terminated)
+ .out8_empty (), // (terminated)
+ .out8_channel (), // (terminated)
+ .out8_error (), // (terminated)
+ .out8_data (), // (terminated)
+ .out9_ready (1'b1), // (terminated)
+ .out9_valid (), // (terminated)
+ .out9_startofpacket (), // (terminated)
+ .out9_endofpacket (), // (terminated)
+ .out9_empty (), // (terminated)
+ .out9_channel (), // (terminated)
+ .out9_error (), // (terminated)
+ .out9_data (), // (terminated)
+ .out10_ready (1'b1), // (terminated)
+ .out10_valid (), // (terminated)
+ .out10_startofpacket (), // (terminated)
+ .out10_endofpacket (), // (terminated)
+ .out10_empty (), // (terminated)
+ .out10_channel (), // (terminated)
+ .out10_error (), // (terminated)
+ .out10_data (), // (terminated)
+ .out11_ready (1'b1), // (terminated)
+ .out11_valid (), // (terminated)
+ .out11_startofpacket (), // (terminated)
+ .out11_endofpacket (), // (terminated)
+ .out11_empty (), // (terminated)
+ .out11_channel (), // (terminated)
+ .out11_error (), // (terminated)
+ .out11_data (), // (terminated)
+ .out12_ready (1'b1), // (terminated)
+ .out12_valid (), // (terminated)
+ .out12_startofpacket (), // (terminated)
+ .out12_endofpacket (), // (terminated)
+ .out12_empty (), // (terminated)
+ .out12_channel (), // (terminated)
+ .out12_error (), // (terminated)
+ .out12_data (), // (terminated)
+ .out13_ready (1'b1), // (terminated)
+ .out13_valid (), // (terminated)
+ .out13_startofpacket (), // (terminated)
+ .out13_endofpacket (), // (terminated)
+ .out13_empty (), // (terminated)
+ .out13_channel (), // (terminated)
+ .out13_error (), // (terminated)
+ .out13_data (), // (terminated)
+ .out14_ready (1'b1), // (terminated)
+ .out14_valid (), // (terminated)
+ .out14_startofpacket (), // (terminated)
+ .out14_endofpacket (), // (terminated)
+ .out14_empty (), // (terminated)
+ .out14_channel (), // (terminated)
+ .out14_error (), // (terminated)
+ .out14_data (), // (terminated)
+ .out15_ready (1'b1), // (terminated)
+ .out15_valid (), // (terminated)
+ .out15_startofpacket (), // (terminated)
+ .out15_endofpacket (), // (terminated)
+ .out15_empty (), // (terminated)
+ .out15_channel (), // (terminated)
+ .out15_error (), // (terminated)
+ .out15_data () // (terminated)
+ );
+
+ ip_stratixiv_mac_10g_rx_st_timing_adapter_lane_decoder rx_st_timing_adapter_lane_decoder (
+ .clk (rx_clk_clk), // clk.clk
+ .reset_n (~rst_controller_002_reset_out_reset), // reset.reset_n
+ .in_ready (rx_st_splitter_xgmii_out0_ready), // in.ready
+ .in_valid (rx_st_splitter_xgmii_out0_valid), // .valid
+ .in_data (rx_st_splitter_xgmii_out0_data), // .data
+ .out_data (rx_st_timing_adapter_lane_decoder_out_data) // out.data
+ );
+
+ ip_stratixiv_mac_10g_rx_st_timing_adapter_lane_decoder rx_st_timing_adapter_link_fault_detection (
+ .clk (rx_clk_clk), // clk.clk
+ .reset_n (~rst_controller_002_reset_out_reset), // reset.reset_n
+ .in_ready (rx_st_splitter_xgmii_out1_ready), // in.ready
+ .in_valid (rx_st_splitter_xgmii_out1_valid), // .valid
+ .in_data (rx_st_splitter_xgmii_out1_data), // .data
+ .out_data (rx_st_timing_adapter_link_fault_detection_out_data) // out.data
+ );
+
+ altera_eth_link_fault_detection rx_eth_link_fault_detection (
+ .clk (rx_clk_clk), // clk.clk
+ .reset (rst_controller_002_reset_out_reset), // clk_reset.reset
+ .mii_sink_data (rx_st_timing_adapter_link_fault_detection_out_data), // mii_sink.data
+ .link_fault_src_data (rx_eth_link_fault_detection_link_fault_src_data) // link_fault_src.data
+ );
+
+ altera_eth_lane_decoder rx_eth_lane_decoder (
+ .clk (rx_clk_clk), // clock_reset.clk
+ .reset (rst_controller_002_reset_out_reset), // clock_reset_reset.reset
+ .xgmii_sink_data (rx_st_timing_adapter_lane_decoder_out_data), // avalon_streaming_sink.data
+ .rxdata_src_eop (rx_eth_lane_decoder_avalon_streaming_source_endofpacket), // avalon_streaming_source.endofpacket
+ .rxdata_src_sop (rx_eth_lane_decoder_avalon_streaming_source_startofpacket), // .startofpacket
+ .rxdata_src_valid (rx_eth_lane_decoder_avalon_streaming_source_valid), // .valid
+ .rxdata_src_data (rx_eth_lane_decoder_avalon_streaming_source_data), // .data
+ .rxdata_src_empty (rx_eth_lane_decoder_avalon_streaming_source_empty), // .empty
+ .rxdata_src_error (rx_eth_lane_decoder_avalon_streaming_source_error), // .error
+ .csr_read (rx_eth_lane_decoder_csr_translator_avalon_anti_slave_0_read), // csr.read
+ .csr_write (rx_eth_lane_decoder_csr_translator_avalon_anti_slave_0_write), // .write
+ .csr_address (rx_eth_lane_decoder_csr_translator_avalon_anti_slave_0_address), // .address
+ .csr_writedata (rx_eth_lane_decoder_csr_translator_avalon_anti_slave_0_writedata), // .writedata
+ .csr_readdata (rx_eth_lane_decoder_csr_translator_avalon_anti_slave_0_readdata), // .readdata
+ .preamble_valid (), // (terminated)
+ .preamble_bytes () // (terminated)
+ );
+
+ altera_eth_pkt_backpressure_control #(
+ .BITSPERSYMBOL (8),
+ .SYMBOLSPERBEAT (8),
+ .ERROR_WIDTH (1),
+ .USE_READY (0)
+ ) rx_eth_pkt_backpressure_control (
+ .clk (rx_clk_clk), // clock_reset.clk
+ .reset (rst_controller_002_reset_out_reset), // clock_reset_reset.reset
+ .csr_write (rx_eth_pkt_backpressure_control_csr_translator_avalon_anti_slave_0_write), // csr.write
+ .csr_read (rx_eth_pkt_backpressure_control_csr_translator_avalon_anti_slave_0_read), // .read
+ .csr_address (rx_eth_pkt_backpressure_control_csr_translator_avalon_anti_slave_0_address), // .address
+ .csr_writedata (rx_eth_pkt_backpressure_control_csr_translator_avalon_anti_slave_0_writedata), // .writedata
+ .csr_readdata (rx_eth_pkt_backpressure_control_csr_translator_avalon_anti_slave_0_readdata), // .readdata
+ .data_src_sop (rx_eth_pkt_backpressure_control_avalon_st_source_data_startofpacket), // avalon_st_source_data.startofpacket
+ .data_src_eop (rx_eth_pkt_backpressure_control_avalon_st_source_data_endofpacket), // .endofpacket
+ .data_src_valid (rx_eth_pkt_backpressure_control_avalon_st_source_data_valid), // .valid
+ .data_src_data (rx_eth_pkt_backpressure_control_avalon_st_source_data_data), // .data
+ .data_src_empty (rx_eth_pkt_backpressure_control_avalon_st_source_data_empty), // .empty
+ .data_src_error (rx_eth_pkt_backpressure_control_avalon_st_source_data_error), // .error
+ .data_sink_sop (rx_eth_lane_decoder_avalon_streaming_source_startofpacket), // avalon_st_sink_data.startofpacket
+ .data_sink_eop (rx_eth_lane_decoder_avalon_streaming_source_endofpacket), // .endofpacket
+ .data_sink_valid (rx_eth_lane_decoder_avalon_streaming_source_valid), // .valid
+ .data_sink_data (rx_eth_lane_decoder_avalon_streaming_source_data), // .data
+ .data_sink_empty (rx_eth_lane_decoder_avalon_streaming_source_empty), // .empty
+ .data_sink_error (rx_eth_lane_decoder_avalon_streaming_source_error), // .error
+ .data_src_ready (1'b1), // (terminated)
+ .data_sink_ready (), // (terminated)
+ .pausebeats_sink_valid (1'b0), // (terminated)
+ .pausebeats_sink_data (32'b00000000000000000000000000000000) // (terminated)
+ );
+
+ ip_stratixiv_mac_10g_rx_st_timing_adapter_frame_status_in rx_st_timing_adapter_frame_status_in (
+ .clk (rx_clk_clk), // clk.clk
+ .reset_n (~rst_controller_002_reset_out_reset), // reset.reset_n
+ .in_valid (rx_eth_pkt_backpressure_control_avalon_st_source_data_valid), // in.valid
+ .in_data (rx_eth_pkt_backpressure_control_avalon_st_source_data_data), // .data
+ .in_error (rx_eth_pkt_backpressure_control_avalon_st_source_data_error), // .error
+ .in_startofpacket (rx_eth_pkt_backpressure_control_avalon_st_source_data_startofpacket), // .startofpacket
+ .in_endofpacket (rx_eth_pkt_backpressure_control_avalon_st_source_data_endofpacket), // .endofpacket
+ .in_empty (rx_eth_pkt_backpressure_control_avalon_st_source_data_empty), // .empty
+ .out_valid (rx_st_timing_adapter_frame_status_in_out_valid), // out.valid
+ .out_data (rx_st_timing_adapter_frame_status_in_out_data), // .data
+ .out_error (rx_st_timing_adapter_frame_status_in_out_error), // .error
+ .out_startofpacket (rx_st_timing_adapter_frame_status_in_out_startofpacket), // .startofpacket
+ .out_endofpacket (rx_st_timing_adapter_frame_status_in_out_endofpacket), // .endofpacket
+ .out_empty (rx_st_timing_adapter_frame_status_in_out_empty), // .empty
+ .out_ready (rx_st_timing_adapter_frame_status_in_out_ready) // .ready
+ );
+
+ altera_avalon_st_splitter #(
+ .NUMBER_OF_OUTPUTS (2),
+ .QUALIFY_VALID_OUT (1),
+ .USE_PACKETS (1),
+ .DATA_WIDTH (64),
+ .CHANNEL_WIDTH (1),
+ .ERROR_WIDTH (1),
+ .BITS_PER_SYMBOL (8),
+ .EMPTY_WIDTH (3)
+ ) rx_st_frame_status_splitter (
+ .clk (rx_clk_clk), // clk.clk
+ .in0_ready (rx_st_timing_adapter_frame_status_in_out_ready), // in.ready
+ .in0_valid (rx_st_timing_adapter_frame_status_in_out_valid), // .valid
+ .in0_startofpacket (rx_st_timing_adapter_frame_status_in_out_startofpacket), // .startofpacket
+ .in0_endofpacket (rx_st_timing_adapter_frame_status_in_out_endofpacket), // .endofpacket
+ .in0_empty (rx_st_timing_adapter_frame_status_in_out_empty), // .empty
+ .in0_error (rx_st_timing_adapter_frame_status_in_out_error), // .error
+ .in0_data (rx_st_timing_adapter_frame_status_in_out_data), // .data
+ .out0_ready (rx_st_frame_status_splitter_out0_ready), // out0.ready
+ .out0_valid (rx_st_frame_status_splitter_out0_valid), // .valid
+ .out0_startofpacket (rx_st_frame_status_splitter_out0_startofpacket), // .startofpacket
+ .out0_endofpacket (rx_st_frame_status_splitter_out0_endofpacket), // .endofpacket
+ .out0_empty (rx_st_frame_status_splitter_out0_empty), // .empty
+ .out0_error (rx_st_frame_status_splitter_out0_error), // .error
+ .out0_data (rx_st_frame_status_splitter_out0_data), // .data
+ .out1_ready (rx_st_frame_status_splitter_out1_ready), // out1.ready
+ .out1_valid (rx_st_frame_status_splitter_out1_valid), // .valid
+ .out1_startofpacket (rx_st_frame_status_splitter_out1_startofpacket), // .startofpacket
+ .out1_endofpacket (rx_st_frame_status_splitter_out1_endofpacket), // .endofpacket
+ .out1_empty (rx_st_frame_status_splitter_out1_empty), // .empty
+ .out1_error (rx_st_frame_status_splitter_out1_error), // .error
+ .out1_data (rx_st_frame_status_splitter_out1_data), // .data
+ .in0_channel (1'b0), // (terminated)
+ .out0_channel (), // (terminated)
+ .out1_channel (), // (terminated)
+ .out2_ready (1'b1), // (terminated)
+ .out2_valid (), // (terminated)
+ .out2_startofpacket (), // (terminated)
+ .out2_endofpacket (), // (terminated)
+ .out2_empty (), // (terminated)
+ .out2_channel (), // (terminated)
+ .out2_error (), // (terminated)
+ .out2_data (), // (terminated)
+ .out3_ready (1'b1), // (terminated)
+ .out3_valid (), // (terminated)
+ .out3_startofpacket (), // (terminated)
+ .out3_endofpacket (), // (terminated)
+ .out3_empty (), // (terminated)
+ .out3_channel (), // (terminated)
+ .out3_error (), // (terminated)
+ .out3_data (), // (terminated)
+ .out4_ready (1'b1), // (terminated)
+ .out4_valid (), // (terminated)
+ .out4_startofpacket (), // (terminated)
+ .out4_endofpacket (), // (terminated)
+ .out4_empty (), // (terminated)
+ .out4_channel (), // (terminated)
+ .out4_error (), // (terminated)
+ .out4_data (), // (terminated)
+ .out5_ready (1'b1), // (terminated)
+ .out5_valid (), // (terminated)
+ .out5_startofpacket (), // (terminated)
+ .out5_endofpacket (), // (terminated)
+ .out5_empty (), // (terminated)
+ .out5_channel (), // (terminated)
+ .out5_error (), // (terminated)
+ .out5_data (), // (terminated)
+ .out6_ready (1'b1), // (terminated)
+ .out6_valid (), // (terminated)
+ .out6_startofpacket (), // (terminated)
+ .out6_endofpacket (), // (terminated)
+ .out6_empty (), // (terminated)
+ .out6_channel (), // (terminated)
+ .out6_error (), // (terminated)
+ .out6_data (), // (terminated)
+ .out7_ready (1'b1), // (terminated)
+ .out7_valid (), // (terminated)
+ .out7_startofpacket (), // (terminated)
+ .out7_endofpacket (), // (terminated)
+ .out7_empty (), // (terminated)
+ .out7_channel (), // (terminated)
+ .out7_error (), // (terminated)
+ .out7_data (), // (terminated)
+ .out8_ready (1'b1), // (terminated)
+ .out8_valid (), // (terminated)
+ .out8_startofpacket (), // (terminated)
+ .out8_endofpacket (), // (terminated)
+ .out8_empty (), // (terminated)
+ .out8_channel (), // (terminated)
+ .out8_error (), // (terminated)
+ .out8_data (), // (terminated)
+ .out9_ready (1'b1), // (terminated)
+ .out9_valid (), // (terminated)
+ .out9_startofpacket (), // (terminated)
+ .out9_endofpacket (), // (terminated)
+ .out9_empty (), // (terminated)
+ .out9_channel (), // (terminated)
+ .out9_error (), // (terminated)
+ .out9_data (), // (terminated)
+ .out10_ready (1'b1), // (terminated)
+ .out10_valid (), // (terminated)
+ .out10_startofpacket (), // (terminated)
+ .out10_endofpacket (), // (terminated)
+ .out10_empty (), // (terminated)
+ .out10_channel (), // (terminated)
+ .out10_error (), // (terminated)
+ .out10_data (), // (terminated)
+ .out11_ready (1'b1), // (terminated)
+ .out11_valid (), // (terminated)
+ .out11_startofpacket (), // (terminated)
+ .out11_endofpacket (), // (terminated)
+ .out11_empty (), // (terminated)
+ .out11_channel (), // (terminated)
+ .out11_error (), // (terminated)
+ .out11_data (), // (terminated)
+ .out12_ready (1'b1), // (terminated)
+ .out12_valid (), // (terminated)
+ .out12_startofpacket (), // (terminated)
+ .out12_endofpacket (), // (terminated)
+ .out12_empty (), // (terminated)
+ .out12_channel (), // (terminated)
+ .out12_error (), // (terminated)
+ .out12_data (), // (terminated)
+ .out13_ready (1'b1), // (terminated)
+ .out13_valid (), // (terminated)
+ .out13_startofpacket (), // (terminated)
+ .out13_endofpacket (), // (terminated)
+ .out13_empty (), // (terminated)
+ .out13_channel (), // (terminated)
+ .out13_error (), // (terminated)
+ .out13_data (), // (terminated)
+ .out14_ready (1'b1), // (terminated)
+ .out14_valid (), // (terminated)
+ .out14_startofpacket (), // (terminated)
+ .out14_endofpacket (), // (terminated)
+ .out14_empty (), // (terminated)
+ .out14_channel (), // (terminated)
+ .out14_error (), // (terminated)
+ .out14_data (), // (terminated)
+ .out15_ready (1'b1), // (terminated)
+ .out15_valid (), // (terminated)
+ .out15_startofpacket (), // (terminated)
+ .out15_endofpacket (), // (terminated)
+ .out15_empty (), // (terminated)
+ .out15_channel (), // (terminated)
+ .out15_error (), // (terminated)
+ .out15_data () // (terminated)
+ );
+
+ altera_eth_frame_decoder #(
+ .BITSPERSYMBOL (8),
+ .SYMBOLSPERBEAT (8),
+ .ERROR_WIDTH (1),
+ .ENABLE_SUPP_ADDR (1),
+ .ENABLE_PFC (0),
+ .PFC_PRIORITY_NUM (8)
+ ) rx_eth_frame_decoder (
+ .clk (rx_clk_clk), // clock_reset.clk
+ .reset (rst_controller_002_reset_out_reset), // clock_reset_reset.reset
+ .csr_readdata (rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_anti_slave_0_readdata), // avalom_mm_csr.readdata
+ .csr_write (rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_anti_slave_0_write), // .write
+ .csr_read (rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_anti_slave_0_read), // .read
+ .csr_address (rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_anti_slave_0_address), // .address
+ .csr_writedata (rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_anti_slave_0_writedata), // .writedata
+ .data_sink_sop (rx_timing_adapter_frame_status_out_frame_decoder_out_startofpacket), // avalon_st_data_sink.startofpacket
+ .data_sink_eop (rx_timing_adapter_frame_status_out_frame_decoder_out_endofpacket), // .endofpacket
+ .data_sink_valid (rx_timing_adapter_frame_status_out_frame_decoder_out_valid), // .valid
+ .data_sink_data (rx_timing_adapter_frame_status_out_frame_decoder_out_data), // .data
+ .data_sink_empty (rx_timing_adapter_frame_status_out_frame_decoder_out_empty), // .empty
+ .data_sink_error (rx_timing_adapter_frame_status_out_frame_decoder_out_error), // .error
+ .data_src_sop (rx_eth_frame_decoder_avalon_st_data_src_startofpacket), // avalon_st_data_src.startofpacket
+ .data_src_eop (rx_eth_frame_decoder_avalon_st_data_src_endofpacket), // .endofpacket
+ .data_src_valid (rx_eth_frame_decoder_avalon_st_data_src_valid), // .valid
+ .data_src_data (rx_eth_frame_decoder_avalon_st_data_src_data), // .data
+ .data_src_empty (rx_eth_frame_decoder_avalon_st_data_src_empty), // .empty
+ .data_src_error (rx_eth_frame_decoder_avalon_st_data_src_error), // .error
+ .pauselen_src_valid (rx_eth_frame_decoder_avalon_st_pauselen_src_valid), // avalon_st_pauselen_src.valid
+ .pauselen_src_data (rx_eth_frame_decoder_avalon_st_pauselen_src_data), // .data
+ .rxstatus_src_valid (rx_eth_frame_decoder_avalon_st_rxstatus_src_valid), // avalon_st_rxstatus_src.valid
+ .rxstatus_src_data (rx_eth_frame_decoder_avalon_st_rxstatus_src_data), // .data
+ .rxstatus_src_error (rx_eth_frame_decoder_avalon_st_rxstatus_src_error), // .error
+ .pktinfo_src_valid (rx_eth_frame_decoder_avalon_st_pktinfo_src_valid), // avalon_st_pktinfo_src.valid
+ .pktinfo_src_data (rx_eth_frame_decoder_avalon_st_pktinfo_src_data), // .data
+ .data_sink_ready (), // (terminated)
+ .data_src_ready (1'b1), // (terminated)
+ .pfc_pause_quanta_src_valid (), // (terminated)
+ .pfc_pause_quanta_src_data (), // (terminated)
+ .pfc_status_src_valid (), // (terminated)
+ .pfc_status_src_data () // (terminated)
+ );
+
+ altera_eth_crc #(
+ .BITSPERSYMBOL (8),
+ .SYMBOLSPERBEAT (8),
+ .ERROR_WIDTH (1),
+ .MODE_CHECKER_0_INSERTER_1 (0)
+ ) rx_eth_crc_checker (
+ .clk (rx_clk_clk), // clock_reset.clk
+ .reset (rst_controller_002_reset_out_reset), // clock_reset_reset.reset
+ .csr_write (rx_eth_crc_checker_csr_translator_avalon_anti_slave_0_write), // csr.write
+ .csr_read (rx_eth_crc_checker_csr_translator_avalon_anti_slave_0_read), // .read
+ .csr_address (rx_eth_crc_checker_csr_translator_avalon_anti_slave_0_address), // .address
+ .csr_writedata (rx_eth_crc_checker_csr_translator_avalon_anti_slave_0_writedata), // .writedata
+ .csr_readdata (rx_eth_crc_checker_csr_translator_avalon_anti_slave_0_readdata), // .readdata
+ .data_sink_sop (rx_timing_adapter_frame_status_out_crc_checker_out_startofpacket), // avalon_streaming_sink.startofpacket
+ .data_sink_eop (rx_timing_adapter_frame_status_out_crc_checker_out_endofpacket), // .endofpacket
+ .data_sink_valid (rx_timing_adapter_frame_status_out_crc_checker_out_valid), // .valid
+ .data_sink_data (rx_timing_adapter_frame_status_out_crc_checker_out_data), // .data
+ .data_sink_empty (rx_timing_adapter_frame_status_out_crc_checker_out_empty), // .empty
+ .data_sink_error (rx_timing_adapter_frame_status_out_crc_checker_out_error), // .error
+ .data_src_sop (rx_eth_crc_checker_avalon_streaming_source_startofpacket), // avalon_streaming_source.startofpacket
+ .data_src_eop (rx_eth_crc_checker_avalon_streaming_source_endofpacket), // .endofpacket
+ .data_src_valid (rx_eth_crc_checker_avalon_streaming_source_valid), // .valid
+ .data_src_data (rx_eth_crc_checker_avalon_streaming_source_data), // .data
+ .data_src_empty (rx_eth_crc_checker_avalon_streaming_source_empty), // .empty
+ .data_src_error (rx_eth_crc_checker_avalon_streaming_source_error), // .error
+ .data_sink_ready (), // (terminated)
+ .data_src_ready (1'b1) // (terminated)
+ );
+
+ ip_stratixiv_mac_10g_rx_timing_adapter_frame_status_out_frame_decoder rx_timing_adapter_frame_status_out_frame_decoder (
+ .clk (rx_clk_clk), // clk.clk
+ .reset_n (~rst_controller_002_reset_out_reset), // reset.reset_n
+ .in_ready (rx_st_frame_status_splitter_out0_ready), // in.ready
+ .in_valid (rx_st_frame_status_splitter_out0_valid), // .valid
+ .in_data (rx_st_frame_status_splitter_out0_data), // .data
+ .in_error (rx_st_frame_status_splitter_out0_error), // .error
+ .in_startofpacket (rx_st_frame_status_splitter_out0_startofpacket), // .startofpacket
+ .in_endofpacket (rx_st_frame_status_splitter_out0_endofpacket), // .endofpacket
+ .in_empty (rx_st_frame_status_splitter_out0_empty), // .empty
+ .out_valid (rx_timing_adapter_frame_status_out_frame_decoder_out_valid), // out.valid
+ .out_data (rx_timing_adapter_frame_status_out_frame_decoder_out_data), // .data
+ .out_error (rx_timing_adapter_frame_status_out_frame_decoder_out_error), // .error
+ .out_startofpacket (rx_timing_adapter_frame_status_out_frame_decoder_out_startofpacket), // .startofpacket
+ .out_endofpacket (rx_timing_adapter_frame_status_out_frame_decoder_out_endofpacket), // .endofpacket
+ .out_empty (rx_timing_adapter_frame_status_out_frame_decoder_out_empty) // .empty
+ );
+
+ ip_stratixiv_mac_10g_rx_timing_adapter_frame_status_out_frame_decoder rx_timing_adapter_frame_status_out_crc_checker (
+ .clk (rx_clk_clk), // clk.clk
+ .reset_n (~rst_controller_002_reset_out_reset), // reset.reset_n
+ .in_ready (rx_st_frame_status_splitter_out1_ready), // in.ready
+ .in_valid (rx_st_frame_status_splitter_out1_valid), // .valid
+ .in_data (rx_st_frame_status_splitter_out1_data), // .data
+ .in_error (rx_st_frame_status_splitter_out1_error), // .error
+ .in_startofpacket (rx_st_frame_status_splitter_out1_startofpacket), // .startofpacket
+ .in_endofpacket (rx_st_frame_status_splitter_out1_endofpacket), // .endofpacket
+ .in_empty (rx_st_frame_status_splitter_out1_empty), // .empty
+ .out_valid (rx_timing_adapter_frame_status_out_crc_checker_out_valid), // out.valid
+ .out_data (rx_timing_adapter_frame_status_out_crc_checker_out_data), // .data
+ .out_error (rx_timing_adapter_frame_status_out_crc_checker_out_error), // .error
+ .out_startofpacket (rx_timing_adapter_frame_status_out_crc_checker_out_startofpacket), // .startofpacket
+ .out_endofpacket (rx_timing_adapter_frame_status_out_crc_checker_out_endofpacket), // .endofpacket
+ .out_empty (rx_timing_adapter_frame_status_out_crc_checker_out_empty) // .empty
+ );
+
+ altera_eth_frame_status_merger rx_eth_frame_status_merger (
+ .clk (rx_clk_clk), // clock_reset.clk
+ .reset (rst_controller_002_reset_out_reset), // clock_reset_reset.reset
+ .frame_decoder_data_sink_sop (rx_eth_frame_decoder_avalon_st_data_src_startofpacket), // frame_decoder_data_sink.startofpacket
+ .frame_decoder_data_sink_eop (rx_eth_frame_decoder_avalon_st_data_src_endofpacket), // .endofpacket
+ .frame_decoder_data_sink_valid (rx_eth_frame_decoder_avalon_st_data_src_valid), // .valid
+ .frame_decoder_data_sink_data (rx_eth_frame_decoder_avalon_st_data_src_data), // .data
+ .frame_decoder_data_sink_empty (rx_eth_frame_decoder_avalon_st_data_src_empty), // .empty
+ .frame_decoder_data_sink_error (rx_eth_frame_decoder_avalon_st_data_src_error), // .error
+ .crc_checker_data_sink_sop (rx_eth_crc_checker_avalon_streaming_source_startofpacket), // crc_checker_data_sink.startofpacket
+ .crc_checker_data_sink_eop (rx_eth_crc_checker_avalon_streaming_source_endofpacket), // .endofpacket
+ .crc_checker_data_sink_valid (rx_eth_crc_checker_avalon_streaming_source_valid), // .valid
+ .crc_checker_data_sink_data (rx_eth_crc_checker_avalon_streaming_source_data), // .data
+ .crc_checker_data_sink_empty (rx_eth_crc_checker_avalon_streaming_source_empty), // .empty
+ .crc_checker_data_sink_error (rx_eth_crc_checker_avalon_streaming_source_error), // .error
+ .data_src_sop (rx_eth_frame_status_merger_data_src_startofpacket), // data_src.startofpacket
+ .data_src_eop (rx_eth_frame_status_merger_data_src_endofpacket), // .endofpacket
+ .data_src_valid (rx_eth_frame_status_merger_data_src_valid), // .valid
+ .data_src_data (rx_eth_frame_status_merger_data_src_data), // .data
+ .data_src_empty (rx_eth_frame_status_merger_data_src_empty), // .empty
+ .data_src_error (rx_eth_frame_status_merger_data_src_error), // .error
+ .pauselen_sink_valid (rx_eth_frame_decoder_avalon_st_pauselen_src_valid), // pauselen_sink.valid
+ .pauselen_sink_data (rx_eth_frame_decoder_avalon_st_pauselen_src_data), // .data
+ .pauselen_src_valid (rx_eth_frame_status_merger_pauselen_src_valid), // pauselen_src.valid
+ .pauselen_src_data (rx_eth_frame_status_merger_pauselen_src_data), // .data
+ .rxstatus_sink_valid (rx_eth_frame_decoder_avalon_st_rxstatus_src_valid), // rxstatus_sink.valid
+ .rxstatus_sink_data (rx_eth_frame_decoder_avalon_st_rxstatus_src_data), // .data
+ .rxstatus_sink_error (rx_eth_frame_decoder_avalon_st_rxstatus_src_error), // .error
+ .rxstatus_src_valid (rx_eth_frame_status_merger_rxstatus_src_valid), // rxstatus_src.valid
+ .rxstatus_src_data (rx_eth_frame_status_merger_rxstatus_src_data), // .data
+ .rxstatus_src_error (rx_eth_frame_status_merger_rxstatus_src_error), // .error
+ .pfc_pause_quanta_sink_valid (1'b0), // (terminated)
+ .pfc_pause_quanta_sink_data (136'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), // (terminated)
+ .pfc_pause_quanta_src_valid (), // (terminated)
+ .pfc_pause_quanta_src_data () // (terminated)
+ );
+
+ altera_eth_crc_pad_rem #(
+ .BITSPERSYMBOL (8),
+ .SYMBOLSPERBEAT (8),
+ .ERRORWIDTH (5)
+ ) rx_eth_crc_pad_rem (
+ .clk (rx_clk_clk), // clock_reset.clk
+ .reset (rst_controller_002_reset_out_reset), // clock_reset_reset.reset
+ .csr_read (rx_eth_crc_pad_rem_csr_translator_avalon_anti_slave_0_read), // csr.read
+ .csr_write (rx_eth_crc_pad_rem_csr_translator_avalon_anti_slave_0_write), // .write
+ .csr_address (rx_eth_crc_pad_rem_csr_translator_avalon_anti_slave_0_address), // .address
+ .csr_writedata (rx_eth_crc_pad_rem_csr_translator_avalon_anti_slave_0_writedata), // .writedata
+ .csr_readdata (rx_eth_crc_pad_rem_csr_translator_avalon_anti_slave_0_readdata), // .readdata
+ .data_sink_sop (rx_eth_frame_status_merger_data_src_startofpacket), // avalon_streaming_sink_data.startofpacket
+ .data_sink_eop (rx_eth_frame_status_merger_data_src_endofpacket), // .endofpacket
+ .data_sink_valid (rx_eth_frame_status_merger_data_src_valid), // .valid
+ .data_sink_data (rx_eth_frame_status_merger_data_src_data), // .data
+ .data_sink_empty (rx_eth_frame_status_merger_data_src_empty), // .empty
+ .data_sink_error (rx_eth_frame_status_merger_data_src_error), // .error
+ .status_sink_valid (rx_eth_frame_decoder_avalon_st_pktinfo_src_valid), // avalon_streaming_sink_status.valid
+ .status_sink_data (rx_eth_frame_decoder_avalon_st_pktinfo_src_data), // .data
+ .data_source_sop (rx_eth_crc_pad_rem_avalon_streaming_source_data_startofpacket), // avalon_streaming_source_data.startofpacket
+ .data_source_eop (rx_eth_crc_pad_rem_avalon_streaming_source_data_endofpacket), // .endofpacket
+ .data_source_valid (rx_eth_crc_pad_rem_avalon_streaming_source_data_valid), // .valid
+ .data_source_data (rx_eth_crc_pad_rem_avalon_streaming_source_data_data), // .data
+ .data_source_empty (rx_eth_crc_pad_rem_avalon_streaming_source_data_empty), // .empty
+ .data_source_error (rx_eth_crc_pad_rem_avalon_streaming_source_data_error) // .error
+ );
+
+ altera_eth_packet_overflow_control #(
+ .BITSPERSYMBOL (8),
+ .SYMBOLSPERBEAT (8),
+ .ERROR_WIDTH (5)
+ ) rx_eth_packet_overflow_control (
+ .clk (rx_clk_clk), // clock_reset.clk
+ .reset (rst_controller_002_reset_out_reset), // clock_reset_reset.reset
+ .data_sink_sop (rx_eth_crc_pad_rem_avalon_streaming_source_data_startofpacket), // avalon_streaming_sink.startofpacket
+ .data_sink_eop (rx_eth_crc_pad_rem_avalon_streaming_source_data_endofpacket), // .endofpacket
+ .data_sink_valid (rx_eth_crc_pad_rem_avalon_streaming_source_data_valid), // .valid
+ .data_sink_empty (rx_eth_crc_pad_rem_avalon_streaming_source_data_empty), // .empty
+ .data_sink_error (rx_eth_crc_pad_rem_avalon_streaming_source_data_error), // .error
+ .data_sink_data (rx_eth_crc_pad_rem_avalon_streaming_source_data_data), // .data
+ .data_src_sop (avalon_st_rx_startofpacket), // avalon_streaming_source.startofpacket
+ .data_src_eop (avalon_st_rx_endofpacket), // .endofpacket
+ .data_src_valid (avalon_st_rx_valid), // .valid
+ .data_src_ready (avalon_st_rx_ready), // .ready
+ .data_src_data (avalon_st_rx_data), // .data
+ .data_src_empty (avalon_st_rx_empty), // .empty
+ .data_src_error (avalon_st_rx_error), // .error
+ .csr_address (rx_eth_packet_overflow_control_csr_translator_avalon_anti_slave_0_address), // csr.address
+ .csr_read (rx_eth_packet_overflow_control_csr_translator_avalon_anti_slave_0_read), // .read
+ .csr_readdata (rx_eth_packet_overflow_control_csr_translator_avalon_anti_slave_0_readdata) // .readdata
+ );
+
+ altera_avalon_st_delay #(
+ .NUMBER_OF_DELAY_CLOCKS (2),
+ .DATA_WIDTH (40),
+ .BITS_PER_SYMBOL (40),
+ .USE_PACKETS (0),
+ .USE_CHANNEL (0),
+ .CHANNEL_WIDTH (1),
+ .USE_ERROR (1),
+ .ERROR_WIDTH (7)
+ ) rx_st_status_output_delay (
+ .in0_valid (rx_st_timing_adapter_splitter_status_output_out_valid), // in.valid
+ .in0_data (rx_st_timing_adapter_splitter_status_output_out_data), // .data
+ .in0_error (rx_st_timing_adapter_splitter_status_output_out_error), // .error
+ .out0_valid (avalon_st_rxstatus_valid), // out.valid
+ .out0_data (avalon_st_rxstatus_data), // .data
+ .out0_error (avalon_st_rxstatus_error), // .error
+ .clk (rx_clk_clk), // clk.clk
+ .reset_n (~rst_controller_002_reset_out_reset), // clk_reset.reset_n
+ .in0_startofpacket (1'b0), // (terminated)
+ .in0_endofpacket (1'b0), // (terminated)
+ .out0_startofpacket (), // (terminated)
+ .out0_endofpacket (), // (terminated)
+ .in0_empty (1'b0), // (terminated)
+ .out0_empty (), // (terminated)
+ .in0_channel (1'b0), // (terminated)
+ .out0_channel () // (terminated)
+ );
+
+ ip_stratixiv_mac_10g_rx_st_error_adapter_stat rx_st_error_adapter_stat (
+ .clk (rx_clk_clk), // clk.clk
+ .reset_n (~rst_controller_002_reset_out_reset), // reset.reset_n
+ .in_valid (rx_eth_frame_status_merger_rxstatus_src_valid), // in.valid
+ .in_data (rx_eth_frame_status_merger_rxstatus_src_data), // .data
+ .in_error (rx_eth_frame_status_merger_rxstatus_src_error), // .error
+ .out_valid (rx_st_error_adapter_stat_out_valid), // out.valid
+ .out_data (rx_st_error_adapter_stat_out_data), // .data
+ .out_error (rx_st_error_adapter_stat_out_error) // .error
+ );
+
+ ip_stratixiv_mac_10g_tx_st_timing_adapter_splitter_status_in rx_st_timing_adapter_splitter_status_in (
+ .clk (rx_clk_clk), // clk.clk
+ .reset_n (~rst_controller_002_reset_out_reset), // reset.reset_n
+ .in_valid (rx_st_error_adapter_stat_out_valid), // in.valid
+ .in_data (rx_st_error_adapter_stat_out_data), // .data
+ .in_error (rx_st_error_adapter_stat_out_error), // .error
+ .out_valid (rx_st_timing_adapter_splitter_status_in_out_valid), // out.valid
+ .out_data (rx_st_timing_adapter_splitter_status_in_out_data), // .data
+ .out_error (rx_st_timing_adapter_splitter_status_in_out_error), // .error
+ .out_ready (rx_st_timing_adapter_splitter_status_in_out_ready) // .ready
+ );
+
+ altera_avalon_st_splitter #(
+ .NUMBER_OF_OUTPUTS (2),
+ .QUALIFY_VALID_OUT (1),
+ .USE_PACKETS (0),
+ .DATA_WIDTH (40),
+ .CHANNEL_WIDTH (1),
+ .ERROR_WIDTH (7),
+ .BITS_PER_SYMBOL (40),
+ .EMPTY_WIDTH (1)
+ ) rx_st_status_splitter (
+ .clk (rx_clk_clk), // clk.clk
+ .in0_ready (rx_st_timing_adapter_splitter_status_in_out_ready), // in.ready
+ .in0_valid (rx_st_timing_adapter_splitter_status_in_out_valid), // .valid
+ .in0_error (rx_st_timing_adapter_splitter_status_in_out_error), // .error
+ .in0_data (rx_st_timing_adapter_splitter_status_in_out_data), // .data
+ .out0_ready (rx_st_status_splitter_out0_ready), // out0.ready
+ .out0_valid (rx_st_status_splitter_out0_valid), // .valid
+ .out0_error (rx_st_status_splitter_out0_error), // .error
+ .out0_data (rx_st_status_splitter_out0_data), // .data
+ .out1_ready (rx_st_status_splitter_out1_ready), // out1.ready
+ .out1_valid (rx_st_status_splitter_out1_valid), // .valid
+ .out1_error (rx_st_status_splitter_out1_error), // .error
+ .out1_data (rx_st_status_splitter_out1_data), // .data
+ .in0_startofpacket (1'b0), // (terminated)
+ .in0_endofpacket (1'b0), // (terminated)
+ .in0_empty (1'b0), // (terminated)
+ .in0_channel (1'b0), // (terminated)
+ .out0_startofpacket (), // (terminated)
+ .out0_endofpacket (), // (terminated)
+ .out0_empty (), // (terminated)
+ .out0_channel (), // (terminated)
+ .out1_startofpacket (), // (terminated)
+ .out1_endofpacket (), // (terminated)
+ .out1_empty (), // (terminated)
+ .out1_channel (), // (terminated)
+ .out2_ready (1'b1), // (terminated)
+ .out2_valid (), // (terminated)
+ .out2_startofpacket (), // (terminated)
+ .out2_endofpacket (), // (terminated)
+ .out2_empty (), // (terminated)
+ .out2_channel (), // (terminated)
+ .out2_error (), // (terminated)
+ .out2_data (), // (terminated)
+ .out3_ready (1'b1), // (terminated)
+ .out3_valid (), // (terminated)
+ .out3_startofpacket (), // (terminated)
+ .out3_endofpacket (), // (terminated)
+ .out3_empty (), // (terminated)
+ .out3_channel (), // (terminated)
+ .out3_error (), // (terminated)
+ .out3_data (), // (terminated)
+ .out4_ready (1'b1), // (terminated)
+ .out4_valid (), // (terminated)
+ .out4_startofpacket (), // (terminated)
+ .out4_endofpacket (), // (terminated)
+ .out4_empty (), // (terminated)
+ .out4_channel (), // (terminated)
+ .out4_error (), // (terminated)
+ .out4_data (), // (terminated)
+ .out5_ready (1'b1), // (terminated)
+ .out5_valid (), // (terminated)
+ .out5_startofpacket (), // (terminated)
+ .out5_endofpacket (), // (terminated)
+ .out5_empty (), // (terminated)
+ .out5_channel (), // (terminated)
+ .out5_error (), // (terminated)
+ .out5_data (), // (terminated)
+ .out6_ready (1'b1), // (terminated)
+ .out6_valid (), // (terminated)
+ .out6_startofpacket (), // (terminated)
+ .out6_endofpacket (), // (terminated)
+ .out6_empty (), // (terminated)
+ .out6_channel (), // (terminated)
+ .out6_error (), // (terminated)
+ .out6_data (), // (terminated)
+ .out7_ready (1'b1), // (terminated)
+ .out7_valid (), // (terminated)
+ .out7_startofpacket (), // (terminated)
+ .out7_endofpacket (), // (terminated)
+ .out7_empty (), // (terminated)
+ .out7_channel (), // (terminated)
+ .out7_error (), // (terminated)
+ .out7_data (), // (terminated)
+ .out8_ready (1'b1), // (terminated)
+ .out8_valid (), // (terminated)
+ .out8_startofpacket (), // (terminated)
+ .out8_endofpacket (), // (terminated)
+ .out8_empty (), // (terminated)
+ .out8_channel (), // (terminated)
+ .out8_error (), // (terminated)
+ .out8_data (), // (terminated)
+ .out9_ready (1'b1), // (terminated)
+ .out9_valid (), // (terminated)
+ .out9_startofpacket (), // (terminated)
+ .out9_endofpacket (), // (terminated)
+ .out9_empty (), // (terminated)
+ .out9_channel (), // (terminated)
+ .out9_error (), // (terminated)
+ .out9_data (), // (terminated)
+ .out10_ready (1'b1), // (terminated)
+ .out10_valid (), // (terminated)
+ .out10_startofpacket (), // (terminated)
+ .out10_endofpacket (), // (terminated)
+ .out10_empty (), // (terminated)
+ .out10_channel (), // (terminated)
+ .out10_error (), // (terminated)
+ .out10_data (), // (terminated)
+ .out11_ready (1'b1), // (terminated)
+ .out11_valid (), // (terminated)
+ .out11_startofpacket (), // (terminated)
+ .out11_endofpacket (), // (terminated)
+ .out11_empty (), // (terminated)
+ .out11_channel (), // (terminated)
+ .out11_error (), // (terminated)
+ .out11_data (), // (terminated)
+ .out12_ready (1'b1), // (terminated)
+ .out12_valid (), // (terminated)
+ .out12_startofpacket (), // (terminated)
+ .out12_endofpacket (), // (terminated)
+ .out12_empty (), // (terminated)
+ .out12_channel (), // (terminated)
+ .out12_error (), // (terminated)
+ .out12_data (), // (terminated)
+ .out13_ready (1'b1), // (terminated)
+ .out13_valid (), // (terminated)
+ .out13_startofpacket (), // (terminated)
+ .out13_endofpacket (), // (terminated)
+ .out13_empty (), // (terminated)
+ .out13_channel (), // (terminated)
+ .out13_error (), // (terminated)
+ .out13_data (), // (terminated)
+ .out14_ready (1'b1), // (terminated)
+ .out14_valid (), // (terminated)
+ .out14_startofpacket (), // (terminated)
+ .out14_endofpacket (), // (terminated)
+ .out14_empty (), // (terminated)
+ .out14_channel (), // (terminated)
+ .out14_error (), // (terminated)
+ .out14_data (), // (terminated)
+ .out15_ready (1'b1), // (terminated)
+ .out15_valid (), // (terminated)
+ .out15_startofpacket (), // (terminated)
+ .out15_endofpacket (), // (terminated)
+ .out15_empty (), // (terminated)
+ .out15_channel (), // (terminated)
+ .out15_error (), // (terminated)
+ .out15_data () // (terminated)
+ );
+
+ ip_stratixiv_mac_10g_tx_st_timing_adapter_splitter_status_output rx_st_timing_adapter_splitter_status_statistics (
+ .clk (rx_clk_clk), // clk.clk
+ .reset_n (~rst_controller_002_reset_out_reset), // reset.reset_n
+ .in_ready (rx_st_status_splitter_out0_ready), // in.ready
+ .in_valid (rx_st_status_splitter_out0_valid), // .valid
+ .in_data (rx_st_status_splitter_out0_data), // .data
+ .in_error (rx_st_status_splitter_out0_error), // .error
+ .out_valid (rx_st_timing_adapter_splitter_status_statistics_out_valid), // out.valid
+ .out_data (rx_st_timing_adapter_splitter_status_statistics_out_data), // .data
+ .out_error (rx_st_timing_adapter_splitter_status_statistics_out_error) // .error
+ );
+
+ ip_stratixiv_mac_10g_tx_st_timing_adapter_splitter_status_output rx_st_timing_adapter_splitter_status_output (
+ .clk (rx_clk_clk), // clk.clk
+ .reset_n (~rst_controller_002_reset_out_reset), // reset.reset_n
+ .in_ready (rx_st_status_splitter_out1_ready), // in.ready
+ .in_valid (rx_st_status_splitter_out1_valid), // .valid
+ .in_data (rx_st_status_splitter_out1_data), // .data
+ .in_error (rx_st_status_splitter_out1_error), // .error
+ .out_valid (rx_st_timing_adapter_splitter_status_output_out_valid), // out.valid
+ .out_data (rx_st_timing_adapter_splitter_status_output_out_data), // .data
+ .out_error (rx_st_timing_adapter_splitter_status_output_out_error) // .error
+ );
+
+ altera_avalon_st_delay #(
+ .NUMBER_OF_DELAY_CLOCKS (1),
+ .DATA_WIDTH (40),
+ .BITS_PER_SYMBOL (40),
+ .USE_PACKETS (0),
+ .USE_CHANNEL (0),
+ .CHANNEL_WIDTH (1),
+ .USE_ERROR (1),
+ .ERROR_WIDTH (7)
+ ) rx_st_status_statistics_delay (
+ .in0_valid (rx_st_timing_adapter_splitter_status_statistics_out_valid), // in.valid
+ .in0_data (rx_st_timing_adapter_splitter_status_statistics_out_data), // .data
+ .in0_error (rx_st_timing_adapter_splitter_status_statistics_out_error), // .error
+ .out0_valid (rx_st_status_statistics_delay_out_valid), // out.valid
+ .out0_data (rx_st_status_statistics_delay_out_data), // .data
+ .out0_error (rx_st_status_statistics_delay_out_error), // .error
+ .clk (rx_clk_clk), // clk.clk
+ .reset_n (~rst_controller_002_reset_out_reset), // clk_reset.reset_n
+ .in0_startofpacket (1'b0), // (terminated)
+ .in0_endofpacket (1'b0), // (terminated)
+ .out0_startofpacket (), // (terminated)
+ .out0_endofpacket (), // (terminated)
+ .in0_empty (1'b0), // (terminated)
+ .out0_empty (), // (terminated)
+ .in0_channel (1'b0), // (terminated)
+ .out0_channel () // (terminated)
+ );
+
+ altera_eth_10gmem_statistics_collector #(
+ .ENABLE_PFC (0)
+ ) rx_eth_statistics_collector (
+ .clk (rx_clk_clk), // clock_reset.clk
+ .reset (rst_controller_002_reset_out_reset), // clock_reset_reset.reset
+ .csr_read (rx_eth_statistics_collector_csr_translator_avalon_anti_slave_0_read), // csr.read
+ .csr_address (rx_eth_statistics_collector_csr_translator_avalon_anti_slave_0_address), // .address
+ .csr_readdata (rx_eth_statistics_collector_csr_translator_avalon_anti_slave_0_readdata), // .readdata
+ .csr_write (rx_eth_statistics_collector_csr_translator_avalon_anti_slave_0_write), // .write
+ .csr_writedata (rx_eth_statistics_collector_csr_translator_avalon_anti_slave_0_writedata), // .writedata
+ .stat_sink_valid (rx_st_status_statistics_delay_out_valid), // avalon_st_sink_data.valid
+ .stat_sink_data (rx_st_status_statistics_delay_out_data), // .data
+ .stat_sink_error (rx_st_status_statistics_delay_out_error) // .error
+ );
+
+ ip_stratixiv_mac_10g_txrx_timing_adapter_link_fault_status_rx txrx_timing_adapter_link_fault_status_rx (
+ .clk (rx_clk_clk), // clk.clk
+ .reset_n (~rst_controller_002_reset_out_reset), // reset.reset_n
+ .in_data (rx_eth_link_fault_detection_link_fault_src_data), // in.data
+ .out_data (txrx_timing_adapter_link_fault_status_rx_out_data), // out.data
+ .out_ready (txrx_timing_adapter_link_fault_status_rx_out_ready), // .ready
+ .out_valid (txrx_timing_adapter_link_fault_status_rx_out_valid) // .valid
+ );
+
+ altera_avalon_st_splitter #(
+ .NUMBER_OF_OUTPUTS (2),
+ .QUALIFY_VALID_OUT (0),
+ .USE_PACKETS (0),
+ .DATA_WIDTH (2),
+ .CHANNEL_WIDTH (1),
+ .ERROR_WIDTH (1),
+ .BITS_PER_SYMBOL (2),
+ .EMPTY_WIDTH (1)
+ ) txrx_st_splitter_link_fault_status (
+ .clk (rx_clk_clk), // clk.clk
+ .in0_ready (txrx_timing_adapter_link_fault_status_rx_out_ready), // in.ready
+ .in0_valid (txrx_timing_adapter_link_fault_status_rx_out_valid), // .valid
+ .in0_data (txrx_timing_adapter_link_fault_status_rx_out_data), // .data
+ .out0_ready (txrx_st_splitter_link_fault_status_out0_ready), // out0.ready
+ .out0_valid (txrx_st_splitter_link_fault_status_out0_valid), // .valid
+ .out0_data (txrx_st_splitter_link_fault_status_out0_data), // .data
+ .out1_ready (txrx_st_splitter_link_fault_status_out1_ready), // out1.ready
+ .out1_valid (txrx_st_splitter_link_fault_status_out1_valid), // .valid
+ .out1_data (txrx_st_splitter_link_fault_status_out1_data), // .data
+ .in0_startofpacket (1'b0), // (terminated)
+ .in0_endofpacket (1'b0), // (terminated)
+ .in0_empty (1'b0), // (terminated)
+ .in0_channel (1'b0), // (terminated)
+ .in0_error (1'b0), // (terminated)
+ .out0_startofpacket (), // (terminated)
+ .out0_endofpacket (), // (terminated)
+ .out0_empty (), // (terminated)
+ .out0_channel (), // (terminated)
+ .out0_error (), // (terminated)
+ .out1_startofpacket (), // (terminated)
+ .out1_endofpacket (), // (terminated)
+ .out1_empty (), // (terminated)
+ .out1_channel (), // (terminated)
+ .out1_error (), // (terminated)
+ .out2_ready (1'b1), // (terminated)
+ .out2_valid (), // (terminated)
+ .out2_startofpacket (), // (terminated)
+ .out2_endofpacket (), // (terminated)
+ .out2_empty (), // (terminated)
+ .out2_channel (), // (terminated)
+ .out2_error (), // (terminated)
+ .out2_data (), // (terminated)
+ .out3_ready (1'b1), // (terminated)
+ .out3_valid (), // (terminated)
+ .out3_startofpacket (), // (terminated)
+ .out3_endofpacket (), // (terminated)
+ .out3_empty (), // (terminated)
+ .out3_channel (), // (terminated)
+ .out3_error (), // (terminated)
+ .out3_data (), // (terminated)
+ .out4_ready (1'b1), // (terminated)
+ .out4_valid (), // (terminated)
+ .out4_startofpacket (), // (terminated)
+ .out4_endofpacket (), // (terminated)
+ .out4_empty (), // (terminated)
+ .out4_channel (), // (terminated)
+ .out4_error (), // (terminated)
+ .out4_data (), // (terminated)
+ .out5_ready (1'b1), // (terminated)
+ .out5_valid (), // (terminated)
+ .out5_startofpacket (), // (terminated)
+ .out5_endofpacket (), // (terminated)
+ .out5_empty (), // (terminated)
+ .out5_channel (), // (terminated)
+ .out5_error (), // (terminated)
+ .out5_data (), // (terminated)
+ .out6_ready (1'b1), // (terminated)
+ .out6_valid (), // (terminated)
+ .out6_startofpacket (), // (terminated)
+ .out6_endofpacket (), // (terminated)
+ .out6_empty (), // (terminated)
+ .out6_channel (), // (terminated)
+ .out6_error (), // (terminated)
+ .out6_data (), // (terminated)
+ .out7_ready (1'b1), // (terminated)
+ .out7_valid (), // (terminated)
+ .out7_startofpacket (), // (terminated)
+ .out7_endofpacket (), // (terminated)
+ .out7_empty (), // (terminated)
+ .out7_channel (), // (terminated)
+ .out7_error (), // (terminated)
+ .out7_data (), // (terminated)
+ .out8_ready (1'b1), // (terminated)
+ .out8_valid (), // (terminated)
+ .out8_startofpacket (), // (terminated)
+ .out8_endofpacket (), // (terminated)
+ .out8_empty (), // (terminated)
+ .out8_channel (), // (terminated)
+ .out8_error (), // (terminated)
+ .out8_data (), // (terminated)
+ .out9_ready (1'b1), // (terminated)
+ .out9_valid (), // (terminated)
+ .out9_startofpacket (), // (terminated)
+ .out9_endofpacket (), // (terminated)
+ .out9_empty (), // (terminated)
+ .out9_channel (), // (terminated)
+ .out9_error (), // (terminated)
+ .out9_data (), // (terminated)
+ .out10_ready (1'b1), // (terminated)
+ .out10_valid (), // (terminated)
+ .out10_startofpacket (), // (terminated)
+ .out10_endofpacket (), // (terminated)
+ .out10_empty (), // (terminated)
+ .out10_channel (), // (terminated)
+ .out10_error (), // (terminated)
+ .out10_data (), // (terminated)
+ .out11_ready (1'b1), // (terminated)
+ .out11_valid (), // (terminated)
+ .out11_startofpacket (), // (terminated)
+ .out11_endofpacket (), // (terminated)
+ .out11_empty (), // (terminated)
+ .out11_channel (), // (terminated)
+ .out11_error (), // (terminated)
+ .out11_data (), // (terminated)
+ .out12_ready (1'b1), // (terminated)
+ .out12_valid (), // (terminated)
+ .out12_startofpacket (), // (terminated)
+ .out12_endofpacket (), // (terminated)
+ .out12_empty (), // (terminated)
+ .out12_channel (), // (terminated)
+ .out12_error (), // (terminated)
+ .out12_data (), // (terminated)
+ .out13_ready (1'b1), // (terminated)
+ .out13_valid (), // (terminated)
+ .out13_startofpacket (), // (terminated)
+ .out13_endofpacket (), // (terminated)
+ .out13_empty (), // (terminated)
+ .out13_channel (), // (terminated)
+ .out13_error (), // (terminated)
+ .out13_data (), // (terminated)
+ .out14_ready (1'b1), // (terminated)
+ .out14_valid (), // (terminated)
+ .out14_startofpacket (), // (terminated)
+ .out14_endofpacket (), // (terminated)
+ .out14_empty (), // (terminated)
+ .out14_channel (), // (terminated)
+ .out14_error (), // (terminated)
+ .out14_data (), // (terminated)
+ .out15_ready (1'b1), // (terminated)
+ .out15_valid (), // (terminated)
+ .out15_startofpacket (), // (terminated)
+ .out15_endofpacket (), // (terminated)
+ .out15_empty (), // (terminated)
+ .out15_channel (), // (terminated)
+ .out15_error (), // (terminated)
+ .out15_data () // (terminated)
+ );
+
+ ip_stratixiv_mac_10g_txrx_timing_adapter_link_fault_status_export txrx_timing_adapter_link_fault_status_export (
+ .clk (rx_clk_clk), // clk.clk
+ .reset_n (~rst_controller_002_reset_out_reset), // reset.reset_n
+ .in_ready (txrx_st_splitter_link_fault_status_out0_ready), // in.ready
+ .in_valid (txrx_st_splitter_link_fault_status_out0_valid), // .valid
+ .in_data (txrx_st_splitter_link_fault_status_out0_data), // .data
+ .out_data (link_fault_status_xgmii_rx_data) // out.data
+ );
+
+ altera_avalon_dc_fifo #(
+ .SYMBOLS_PER_BEAT (1),
+ .BITS_PER_SYMBOL (2),
+ .FIFO_DEPTH (16),
+ .CHANNEL_WIDTH (0),
+ .ERROR_WIDTH (0),
+ .USE_PACKETS (0),
+ .USE_IN_FILL_LEVEL (0),
+ .USE_OUT_FILL_LEVEL (0),
+ .WR_SYNC_DEPTH (2),
+ .RD_SYNC_DEPTH (2)
+ ) rxtx_dc_fifo_link_fault_status (
+ .in_clk (rx_clk_clk), // in_clk.clk
+ .in_reset_n (~rst_controller_002_reset_out_reset), // in_clk_reset.reset_n
+ .out_clk (tx_clk_clk), // out_clk.clk
+ .out_reset_n (~rst_controller_001_reset_out_reset), // out_clk_reset.reset_n
+ .in_data (txrx_st_splitter_link_fault_status_out1_data), // in.data
+ .in_valid (txrx_st_splitter_link_fault_status_out1_valid), // .valid
+ .in_ready (txrx_st_splitter_link_fault_status_out1_ready), // .ready
+ .out_data (rxtx_dc_fifo_link_fault_status_out_data), // out.data
+ .out_valid (rxtx_dc_fifo_link_fault_status_out_valid), // .valid
+ .out_ready (rxtx_dc_fifo_link_fault_status_out_ready) // .ready
+ );
+
+ ip_stratixiv_mac_10g_txrx_timing_adapter_link_fault_status_export rxtx_timing_adapter_link_fault_status_tx (
+ .clk (tx_clk_clk), // clk.clk
+ .reset_n (~rst_controller_001_reset_out_reset), // reset.reset_n
+ .in_ready (rxtx_dc_fifo_link_fault_status_out_ready), // in.ready
+ .in_valid (rxtx_dc_fifo_link_fault_status_out_valid), // .valid
+ .in_data (rxtx_dc_fifo_link_fault_status_out_data), // .data
+ .out_data (rxtx_timing_adapter_link_fault_status_tx_out_data) // out.data
+ );
+
+ ip_stratixiv_mac_10g_rxtx_timing_adapter_pauselen_rx rxtx_timing_adapter_pauselen_rx (
+ .clk (rx_clk_clk), // clk.clk
+ .reset_n (~rst_controller_002_reset_out_reset), // reset.reset_n
+ .in_valid (rx_eth_frame_status_merger_pauselen_src_valid), // in.valid
+ .in_data (rx_eth_frame_status_merger_pauselen_src_data), // .data
+ .out_valid (rxtx_timing_adapter_pauselen_rx_out_valid), // out.valid
+ .out_data (rxtx_timing_adapter_pauselen_rx_out_data), // .data
+ .out_ready (rxtx_timing_adapter_pauselen_rx_out_ready) // .ready
+ );
+
+ altera_avalon_dc_fifo #(
+ .SYMBOLS_PER_BEAT (1),
+ .BITS_PER_SYMBOL (16),
+ .FIFO_DEPTH (16),
+ .CHANNEL_WIDTH (0),
+ .ERROR_WIDTH (0),
+ .USE_PACKETS (0),
+ .USE_IN_FILL_LEVEL (0),
+ .USE_OUT_FILL_LEVEL (0),
+ .WR_SYNC_DEPTH (2),
+ .RD_SYNC_DEPTH (2)
+ ) rxtx_dc_fifo_pauselen (
+ .in_clk (rx_clk_clk), // in_clk.clk
+ .in_reset_n (~rst_controller_002_reset_out_reset), // in_clk_reset.reset_n
+ .out_clk (tx_clk_clk), // out_clk.clk
+ .out_reset_n (~rst_controller_001_reset_out_reset), // out_clk_reset.reset_n
+ .in_data (rxtx_timing_adapter_pauselen_rx_out_data), // in.data
+ .in_valid (rxtx_timing_adapter_pauselen_rx_out_valid), // .valid
+ .in_ready (rxtx_timing_adapter_pauselen_rx_out_ready), // .ready
+ .out_data (rxtx_dc_fifo_pauselen_out_data), // out.data
+ .out_valid (rxtx_dc_fifo_pauselen_out_valid), // .valid
+ .out_ready (rxtx_dc_fifo_pauselen_out_ready) // .ready
+ );
+
+ ip_stratixiv_mac_10g_rxtx_timing_adapter_pauselen_tx rxtx_timing_adapter_pauselen_tx (
+ .clk (tx_clk_clk), // clk.clk
+ .reset_n (~rst_controller_001_reset_out_reset), // reset.reset_n
+ .in_ready (rxtx_dc_fifo_pauselen_out_ready), // in.ready
+ .in_valid (rxtx_dc_fifo_pauselen_out_valid), // .valid
+ .in_data (rxtx_dc_fifo_pauselen_out_data), // .data
+ .out_valid (rxtx_timing_adapter_pauselen_tx_out_valid), // out.valid
+ .out_data (rxtx_timing_adapter_pauselen_tx_out_data) // .data
+ );
+
+ altera_merlin_master_translator #(
+ .AV_ADDRESS_W (15),
+ .AV_DATA_W (32),
+ .AV_BURSTCOUNT_W (3),
+ .AV_BYTEENABLE_W (4),
+ .UAV_ADDRESS_W (15),
+ .UAV_BURSTCOUNT_W (3),
+ .USE_READ (1),
+ .USE_WRITE (1),
+ .USE_BEGINBURSTTRANSFER (0),
+ .USE_BEGINTRANSFER (0),
+ .USE_CHIPSELECT (0),
+ .USE_BURSTCOUNT (1),
+ .USE_READDATAVALID (1),
+ .USE_WAITREQUEST (1),
+ .AV_SYMBOLS_PER_WORD (4),
+ .AV_ADDRESS_SYMBOLS (1),
+ .AV_BURSTCOUNT_SYMBOLS (1),
+ .AV_CONSTANT_BURST_BEHAVIOR (0),
+ .UAV_CONSTANT_BURST_BEHAVIOR (0),
+ .AV_LINEWRAPBURSTS (0),
+ .AV_REGISTERINCOMINGSIGNALS (0)
+ ) merlin_master_translator_avalon_universal_master_0_translator (
+ .clk (csr_clk_clk), // clk.clk
+ .reset (rst_controller_reset_out_reset), // reset.reset
+ .uav_address (merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_address), // avalon_universal_master_0.address
+ .uav_burstcount (merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_burstcount), // .burstcount
+ .uav_read (merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_read), // .read
+ .uav_write (merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_write), // .write
+ .uav_waitrequest (merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_waitrequest), // .waitrequest
+ .uav_readdatavalid (merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_readdatavalid), // .readdatavalid
+ .uav_byteenable (merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_byteenable), // .byteenable
+ .uav_readdata (merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_readdata), // .readdata
+ .uav_writedata (merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_writedata), // .writedata
+ .uav_lock (merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_lock), // .lock
+ .uav_debugaccess (merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_debugaccess), // .debugaccess
+ .av_address (merlin_master_translator_avalon_universal_master_0_address), // avalon_anti_master_0.address
+ .av_waitrequest (merlin_master_translator_avalon_universal_master_0_waitrequest), // .waitrequest
+ .av_burstcount (merlin_master_translator_avalon_universal_master_0_burstcount), // .burstcount
+ .av_byteenable (merlin_master_translator_avalon_universal_master_0_byteenable), // .byteenable
+ .av_read (merlin_master_translator_avalon_universal_master_0_read), // .read
+ .av_readdata (merlin_master_translator_avalon_universal_master_0_readdata), // .readdata
+ .av_readdatavalid (merlin_master_translator_avalon_universal_master_0_readdatavalid), // .readdatavalid
+ .av_write (merlin_master_translator_avalon_universal_master_0_write), // .write
+ .av_writedata (merlin_master_translator_avalon_universal_master_0_writedata), // .writedata
+ .av_lock (merlin_master_translator_avalon_universal_master_0_lock), // .lock
+ .av_debugaccess (merlin_master_translator_avalon_universal_master_0_debugaccess), // .debugaccess
+ .av_beginbursttransfer (1'b0), // (terminated)
+ .av_begintransfer (1'b0), // (terminated)
+ .av_chipselect (1'b0), // (terminated)
+ .uav_clken (), // (terminated)
+ .av_clken (1'b1) // (terminated)
+ );
+
+ altera_merlin_slave_translator #(
+ .AV_ADDRESS_W (14),
+ .AV_DATA_W (32),
+ .UAV_DATA_W (32),
+ .AV_BURSTCOUNT_W (1),
+ .AV_BYTEENABLE_W (4),
+ .UAV_BYTEENABLE_W (4),
+ .UAV_ADDRESS_W (15),
+ .UAV_BURSTCOUNT_W (3),
+ .AV_READLATENCY (0),
+ .USE_READDATAVALID (1),
+ .USE_WAITREQUEST (1),
+ .USE_UAV_CLKEN (0),
+ .AV_SYMBOLS_PER_WORD (4),
+ .AV_ADDRESS_SYMBOLS (1),
+ .AV_BURSTCOUNT_SYMBOLS (0),
+ .AV_CONSTANT_BURST_BEHAVIOR (0),
+ .UAV_CONSTANT_BURST_BEHAVIOR (0),
+ .AV_REQUIRE_UNALIGNED_ADDRESSES (0),
+ .CHIPSELECT_THROUGH_READLATENCY (0),
+ .AV_READ_WAIT_CYCLES (0),
+ .AV_WRITE_WAIT_CYCLES (0),
+ .AV_SETUP_WAIT_CYCLES (0),
+ .AV_DATA_HOLD_CYCLES (0)
+ ) tx_bridge_s0_translator (
+ .clk (tx_clk_clk), // clk.clk
+ .reset (rst_controller_001_reset_out_reset), // reset.reset
+ .uav_address (tx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_address), // avalon_universal_slave_0.address
+ .uav_burstcount (tx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_burstcount), // .burstcount
+ .uav_read (tx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_read), // .read
+ .uav_write (tx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_write), // .write
+ .uav_waitrequest (tx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_waitrequest), // .waitrequest
+ .uav_readdatavalid (tx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_readdatavalid), // .readdatavalid
+ .uav_byteenable (tx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_byteenable), // .byteenable
+ .uav_readdata (tx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_readdata), // .readdata
+ .uav_writedata (tx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_writedata), // .writedata
+ .uav_lock (tx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_lock), // .lock
+ .uav_debugaccess (tx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_debugaccess), // .debugaccess
+ .av_address (tx_bridge_s0_translator_avalon_anti_slave_0_address), // avalon_anti_slave_0.address
+ .av_write (tx_bridge_s0_translator_avalon_anti_slave_0_write), // .write
+ .av_read (tx_bridge_s0_translator_avalon_anti_slave_0_read), // .read
+ .av_readdata (tx_bridge_s0_translator_avalon_anti_slave_0_readdata), // .readdata
+ .av_writedata (tx_bridge_s0_translator_avalon_anti_slave_0_writedata), // .writedata
+ .av_burstcount (tx_bridge_s0_translator_avalon_anti_slave_0_burstcount), // .burstcount
+ .av_byteenable (tx_bridge_s0_translator_avalon_anti_slave_0_byteenable), // .byteenable
+ .av_readdatavalid (tx_bridge_s0_translator_avalon_anti_slave_0_readdatavalid), // .readdatavalid
+ .av_waitrequest (tx_bridge_s0_translator_avalon_anti_slave_0_waitrequest), // .waitrequest
+ .av_debugaccess (tx_bridge_s0_translator_avalon_anti_slave_0_debugaccess), // .debugaccess
+ .av_begintransfer (), // (terminated)
+ .av_beginbursttransfer (), // (terminated)
+ .av_writebyteenable (), // (terminated)
+ .av_lock (), // (terminated)
+ .av_chipselect (), // (terminated)
+ .av_clken (), // (terminated)
+ .uav_clken (1'b0), // (terminated)
+ .av_outputenable () // (terminated)
+ );
+
+ altera_merlin_slave_translator #(
+ .AV_ADDRESS_W (14),
+ .AV_DATA_W (32),
+ .UAV_DATA_W (32),
+ .AV_BURSTCOUNT_W (1),
+ .AV_BYTEENABLE_W (4),
+ .UAV_BYTEENABLE_W (4),
+ .UAV_ADDRESS_W (15),
+ .UAV_BURSTCOUNT_W (3),
+ .AV_READLATENCY (0),
+ .USE_READDATAVALID (1),
+ .USE_WAITREQUEST (1),
+ .USE_UAV_CLKEN (0),
+ .AV_SYMBOLS_PER_WORD (4),
+ .AV_ADDRESS_SYMBOLS (1),
+ .AV_BURSTCOUNT_SYMBOLS (0),
+ .AV_CONSTANT_BURST_BEHAVIOR (0),
+ .UAV_CONSTANT_BURST_BEHAVIOR (0),
+ .AV_REQUIRE_UNALIGNED_ADDRESSES (0),
+ .CHIPSELECT_THROUGH_READLATENCY (0),
+ .AV_READ_WAIT_CYCLES (0),
+ .AV_WRITE_WAIT_CYCLES (0),
+ .AV_SETUP_WAIT_CYCLES (0),
+ .AV_DATA_HOLD_CYCLES (0)
+ ) rx_bridge_s0_translator (
+ .clk (rx_clk_clk), // clk.clk
+ .reset (rst_controller_002_reset_out_reset), // reset.reset
+ .uav_address (rx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_address), // avalon_universal_slave_0.address
+ .uav_burstcount (rx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_burstcount), // .burstcount
+ .uav_read (rx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_read), // .read
+ .uav_write (rx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_write), // .write
+ .uav_waitrequest (rx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_waitrequest), // .waitrequest
+ .uav_readdatavalid (rx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_readdatavalid), // .readdatavalid
+ .uav_byteenable (rx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_byteenable), // .byteenable
+ .uav_readdata (rx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_readdata), // .readdata
+ .uav_writedata (rx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_writedata), // .writedata
+ .uav_lock (rx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_lock), // .lock
+ .uav_debugaccess (rx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_debugaccess), // .debugaccess
+ .av_address (rx_bridge_s0_translator_avalon_anti_slave_0_address), // avalon_anti_slave_0.address
+ .av_write (rx_bridge_s0_translator_avalon_anti_slave_0_write), // .write
+ .av_read (rx_bridge_s0_translator_avalon_anti_slave_0_read), // .read
+ .av_readdata (rx_bridge_s0_translator_avalon_anti_slave_0_readdata), // .readdata
+ .av_writedata (rx_bridge_s0_translator_avalon_anti_slave_0_writedata), // .writedata
+ .av_burstcount (rx_bridge_s0_translator_avalon_anti_slave_0_burstcount), // .burstcount
+ .av_byteenable (rx_bridge_s0_translator_avalon_anti_slave_0_byteenable), // .byteenable
+ .av_readdatavalid (rx_bridge_s0_translator_avalon_anti_slave_0_readdatavalid), // .readdatavalid
+ .av_waitrequest (rx_bridge_s0_translator_avalon_anti_slave_0_waitrequest), // .waitrequest
+ .av_debugaccess (rx_bridge_s0_translator_avalon_anti_slave_0_debugaccess), // .debugaccess
+ .av_begintransfer (), // (terminated)
+ .av_beginbursttransfer (), // (terminated)
+ .av_writebyteenable (), // (terminated)
+ .av_lock (), // (terminated)
+ .av_chipselect (), // (terminated)
+ .av_clken (), // (terminated)
+ .uav_clken (1'b0), // (terminated)
+ .av_outputenable () // (terminated)
+ );
+
+ altera_merlin_master_translator #(
+ .AV_ADDRESS_W (14),
+ .AV_DATA_W (32),
+ .AV_BURSTCOUNT_W (1),
+ .AV_BYTEENABLE_W (4),
+ .UAV_ADDRESS_W (14),
+ .UAV_BURSTCOUNT_W (3),
+ .USE_READ (1),
+ .USE_WRITE (1),
+ .USE_BEGINBURSTTRANSFER (0),
+ .USE_BEGINTRANSFER (0),
+ .USE_CHIPSELECT (0),
+ .USE_BURSTCOUNT (1),
+ .USE_READDATAVALID (1),
+ .USE_WAITREQUEST (1),
+ .AV_SYMBOLS_PER_WORD (4),
+ .AV_ADDRESS_SYMBOLS (1),
+ .AV_BURSTCOUNT_SYMBOLS (0),
+ .AV_CONSTANT_BURST_BEHAVIOR (0),
+ .UAV_CONSTANT_BURST_BEHAVIOR (0),
+ .AV_LINEWRAPBURSTS (0),
+ .AV_REGISTERINCOMINGSIGNALS (0)
+ ) tx_bridge_m0_translator (
+ .clk (tx_clk_clk), // clk.clk
+ .reset (rst_controller_001_reset_out_reset), // reset.reset
+ .uav_address (tx_bridge_m0_translator_avalon_universal_master_0_address), // avalon_universal_master_0.address
+ .uav_burstcount (tx_bridge_m0_translator_avalon_universal_master_0_burstcount), // .burstcount
+ .uav_read (tx_bridge_m0_translator_avalon_universal_master_0_read), // .read
+ .uav_write (tx_bridge_m0_translator_avalon_universal_master_0_write), // .write
+ .uav_waitrequest (tx_bridge_m0_translator_avalon_universal_master_0_waitrequest), // .waitrequest
+ .uav_readdatavalid (tx_bridge_m0_translator_avalon_universal_master_0_readdatavalid), // .readdatavalid
+ .uav_byteenable (tx_bridge_m0_translator_avalon_universal_master_0_byteenable), // .byteenable
+ .uav_readdata (tx_bridge_m0_translator_avalon_universal_master_0_readdata), // .readdata
+ .uav_writedata (tx_bridge_m0_translator_avalon_universal_master_0_writedata), // .writedata
+ .uav_lock (tx_bridge_m0_translator_avalon_universal_master_0_lock), // .lock
+ .uav_debugaccess (tx_bridge_m0_translator_avalon_universal_master_0_debugaccess), // .debugaccess
+ .av_address (tx_bridge_m0_address), // avalon_anti_master_0.address
+ .av_waitrequest (tx_bridge_m0_waitrequest), // .waitrequest
+ .av_burstcount (tx_bridge_m0_burstcount), // .burstcount
+ .av_byteenable (tx_bridge_m0_byteenable), // .byteenable
+ .av_read (tx_bridge_m0_read), // .read
+ .av_readdata (tx_bridge_m0_readdata), // .readdata
+ .av_readdatavalid (tx_bridge_m0_readdatavalid), // .readdatavalid
+ .av_write (tx_bridge_m0_write), // .write
+ .av_writedata (tx_bridge_m0_writedata), // .writedata
+ .av_debugaccess (tx_bridge_m0_debugaccess), // .debugaccess
+ .av_beginbursttransfer (1'b0), // (terminated)
+ .av_begintransfer (1'b0), // (terminated)
+ .av_chipselect (1'b0), // (terminated)
+ .av_lock (1'b0), // (terminated)
+ .uav_clken (), // (terminated)
+ .av_clken (1'b1) // (terminated)
+ );
+
+ altera_merlin_slave_translator #(
+ .AV_ADDRESS_W (1),
+ .AV_DATA_W (32),
+ .UAV_DATA_W (32),
+ .AV_BURSTCOUNT_W (1),
+ .AV_BYTEENABLE_W (4),
+ .UAV_BYTEENABLE_W (4),
+ .UAV_ADDRESS_W (14),
+ .UAV_BURSTCOUNT_W (3),
+ .AV_READLATENCY (1),
+ .USE_READDATAVALID (0),
+ .USE_WAITREQUEST (0),
+ .USE_UAV_CLKEN (0),
+ .AV_SYMBOLS_PER_WORD (4),
+ .AV_ADDRESS_SYMBOLS (0),
+ .AV_BURSTCOUNT_SYMBOLS (0),
+ .AV_CONSTANT_BURST_BEHAVIOR (0),
+ .UAV_CONSTANT_BURST_BEHAVIOR (0),
+ .AV_REQUIRE_UNALIGNED_ADDRESSES (0),
+ .CHIPSELECT_THROUGH_READLATENCY (0),
+ .AV_READ_WAIT_CYCLES (0),
+ .AV_WRITE_WAIT_CYCLES (0),
+ .AV_SETUP_WAIT_CYCLES (0),
+ .AV_DATA_HOLD_CYCLES (0)
+ ) tx_eth_pkt_backpressure_control_csr_translator (
+ .clk (tx_clk_clk), // clk.clk
+ .reset (rst_controller_001_reset_out_reset), // reset.reset
+ .uav_address (tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_address), // avalon_universal_slave_0.address
+ .uav_burstcount (tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_burstcount), // .burstcount
+ .uav_read (tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_read), // .read
+ .uav_write (tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_write), // .write
+ .uav_waitrequest (tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_waitrequest), // .waitrequest
+ .uav_readdatavalid (tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_readdatavalid), // .readdatavalid
+ .uav_byteenable (tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_byteenable), // .byteenable
+ .uav_readdata (tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_readdata), // .readdata
+ .uav_writedata (tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_writedata), // .writedata
+ .uav_lock (tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_lock), // .lock
+ .uav_debugaccess (tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_debugaccess), // .debugaccess
+ .av_address (tx_eth_pkt_backpressure_control_csr_translator_avalon_anti_slave_0_address), // avalon_anti_slave_0.address
+ .av_write (tx_eth_pkt_backpressure_control_csr_translator_avalon_anti_slave_0_write), // .write
+ .av_read (tx_eth_pkt_backpressure_control_csr_translator_avalon_anti_slave_0_read), // .read
+ .av_readdata (tx_eth_pkt_backpressure_control_csr_translator_avalon_anti_slave_0_readdata), // .readdata
+ .av_writedata (tx_eth_pkt_backpressure_control_csr_translator_avalon_anti_slave_0_writedata), // .writedata
+ .av_begintransfer (), // (terminated)
+ .av_beginbursttransfer (), // (terminated)
+ .av_burstcount (), // (terminated)
+ .av_byteenable (), // (terminated)
+ .av_readdatavalid (1'b0), // (terminated)
+ .av_waitrequest (1'b0), // (terminated)
+ .av_writebyteenable (), // (terminated)
+ .av_lock (), // (terminated)
+ .av_chipselect (), // (terminated)
+ .av_clken (), // (terminated)
+ .uav_clken (1'b0), // (terminated)
+ .av_debugaccess (), // (terminated)
+ .av_outputenable () // (terminated)
+ );
+
+ altera_merlin_slave_translator #(
+ .AV_ADDRESS_W (1),
+ .AV_DATA_W (32),
+ .UAV_DATA_W (32),
+ .AV_BURSTCOUNT_W (1),
+ .AV_BYTEENABLE_W (4),
+ .UAV_BYTEENABLE_W (4),
+ .UAV_ADDRESS_W (14),
+ .UAV_BURSTCOUNT_W (3),
+ .AV_READLATENCY (1),
+ .USE_READDATAVALID (0),
+ .USE_WAITREQUEST (0),
+ .USE_UAV_CLKEN (0),
+ .AV_SYMBOLS_PER_WORD (4),
+ .AV_ADDRESS_SYMBOLS (0),
+ .AV_BURSTCOUNT_SYMBOLS (0),
+ .AV_CONSTANT_BURST_BEHAVIOR (0),
+ .UAV_CONSTANT_BURST_BEHAVIOR (0),
+ .AV_REQUIRE_UNALIGNED_ADDRESSES (0),
+ .CHIPSELECT_THROUGH_READLATENCY (0),
+ .AV_READ_WAIT_CYCLES (0),
+ .AV_WRITE_WAIT_CYCLES (0),
+ .AV_SETUP_WAIT_CYCLES (0),
+ .AV_DATA_HOLD_CYCLES (0)
+ ) tx_eth_pad_inserter_csr_translator (
+ .clk (tx_clk_clk), // clk.clk
+ .reset (rst_controller_001_reset_out_reset), // reset.reset
+ .uav_address (tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_m0_address), // avalon_universal_slave_0.address
+ .uav_burstcount (tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_m0_burstcount), // .burstcount
+ .uav_read (tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_m0_read), // .read
+ .uav_write (tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_m0_write), // .write
+ .uav_waitrequest (tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_m0_waitrequest), // .waitrequest
+ .uav_readdatavalid (tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_m0_readdatavalid), // .readdatavalid
+ .uav_byteenable (tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_m0_byteenable), // .byteenable
+ .uav_readdata (tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_m0_readdata), // .readdata
+ .uav_writedata (tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_m0_writedata), // .writedata
+ .uav_lock (tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_m0_lock), // .lock
+ .uav_debugaccess (tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_m0_debugaccess), // .debugaccess
+ .av_address (tx_eth_pad_inserter_csr_translator_avalon_anti_slave_0_address), // avalon_anti_slave_0.address
+ .av_write (tx_eth_pad_inserter_csr_translator_avalon_anti_slave_0_write), // .write
+ .av_read (tx_eth_pad_inserter_csr_translator_avalon_anti_slave_0_read), // .read
+ .av_readdata (tx_eth_pad_inserter_csr_translator_avalon_anti_slave_0_readdata), // .readdata
+ .av_writedata (tx_eth_pad_inserter_csr_translator_avalon_anti_slave_0_writedata), // .writedata
+ .av_begintransfer (), // (terminated)
+ .av_beginbursttransfer (), // (terminated)
+ .av_burstcount (), // (terminated)
+ .av_byteenable (), // (terminated)
+ .av_readdatavalid (1'b0), // (terminated)
+ .av_waitrequest (1'b0), // (terminated)
+ .av_writebyteenable (), // (terminated)
+ .av_lock (), // (terminated)
+ .av_chipselect (), // (terminated)
+ .av_clken (), // (terminated)
+ .uav_clken (1'b0), // (terminated)
+ .av_debugaccess (), // (terminated)
+ .av_outputenable () // (terminated)
+ );
+
+ altera_merlin_slave_translator #(
+ .AV_ADDRESS_W (1),
+ .AV_DATA_W (32),
+ .UAV_DATA_W (32),
+ .AV_BURSTCOUNT_W (1),
+ .AV_BYTEENABLE_W (4),
+ .UAV_BYTEENABLE_W (4),
+ .UAV_ADDRESS_W (14),
+ .UAV_BURSTCOUNT_W (3),
+ .AV_READLATENCY (1),
+ .USE_READDATAVALID (0),
+ .USE_WAITREQUEST (0),
+ .USE_UAV_CLKEN (0),
+ .AV_SYMBOLS_PER_WORD (4),
+ .AV_ADDRESS_SYMBOLS (0),
+ .AV_BURSTCOUNT_SYMBOLS (0),
+ .AV_CONSTANT_BURST_BEHAVIOR (0),
+ .UAV_CONSTANT_BURST_BEHAVIOR (0),
+ .AV_REQUIRE_UNALIGNED_ADDRESSES (0),
+ .CHIPSELECT_THROUGH_READLATENCY (0),
+ .AV_READ_WAIT_CYCLES (0),
+ .AV_WRITE_WAIT_CYCLES (0),
+ .AV_SETUP_WAIT_CYCLES (0),
+ .AV_DATA_HOLD_CYCLES (0)
+ ) tx_eth_crc_inserter_csr_translator (
+ .clk (tx_clk_clk), // clk.clk
+ .reset (rst_controller_001_reset_out_reset), // reset.reset
+ .uav_address (tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_m0_address), // avalon_universal_slave_0.address
+ .uav_burstcount (tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_m0_burstcount), // .burstcount
+ .uav_read (tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_m0_read), // .read
+ .uav_write (tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_m0_write), // .write
+ .uav_waitrequest (tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_m0_waitrequest), // .waitrequest
+ .uav_readdatavalid (tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_m0_readdatavalid), // .readdatavalid
+ .uav_byteenable (tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_m0_byteenable), // .byteenable
+ .uav_readdata (tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_m0_readdata), // .readdata
+ .uav_writedata (tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_m0_writedata), // .writedata
+ .uav_lock (tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_m0_lock), // .lock
+ .uav_debugaccess (tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_m0_debugaccess), // .debugaccess
+ .av_address (tx_eth_crc_inserter_csr_translator_avalon_anti_slave_0_address), // avalon_anti_slave_0.address
+ .av_write (tx_eth_crc_inserter_csr_translator_avalon_anti_slave_0_write), // .write
+ .av_read (tx_eth_crc_inserter_csr_translator_avalon_anti_slave_0_read), // .read
+ .av_readdata (tx_eth_crc_inserter_csr_translator_avalon_anti_slave_0_readdata), // .readdata
+ .av_writedata (tx_eth_crc_inserter_csr_translator_avalon_anti_slave_0_writedata), // .writedata
+ .av_begintransfer (), // (terminated)
+ .av_beginbursttransfer (), // (terminated)
+ .av_burstcount (), // (terminated)
+ .av_byteenable (), // (terminated)
+ .av_readdatavalid (1'b0), // (terminated)
+ .av_waitrequest (1'b0), // (terminated)
+ .av_writebyteenable (), // (terminated)
+ .av_lock (), // (terminated)
+ .av_chipselect (), // (terminated)
+ .av_clken (), // (terminated)
+ .uav_clken (1'b0), // (terminated)
+ .av_debugaccess (), // (terminated)
+ .av_outputenable () // (terminated)
+ );
+
+ altera_merlin_slave_translator #(
+ .AV_ADDRESS_W (2),
+ .AV_DATA_W (32),
+ .UAV_DATA_W (32),
+ .AV_BURSTCOUNT_W (1),
+ .AV_BYTEENABLE_W (4),
+ .UAV_BYTEENABLE_W (4),
+ .UAV_ADDRESS_W (14),
+ .UAV_BURSTCOUNT_W (3),
+ .AV_READLATENCY (1),
+ .USE_READDATAVALID (0),
+ .USE_WAITREQUEST (0),
+ .USE_UAV_CLKEN (0),
+ .AV_SYMBOLS_PER_WORD (4),
+ .AV_ADDRESS_SYMBOLS (0),
+ .AV_BURSTCOUNT_SYMBOLS (0),
+ .AV_CONSTANT_BURST_BEHAVIOR (0),
+ .UAV_CONSTANT_BURST_BEHAVIOR (0),
+ .AV_REQUIRE_UNALIGNED_ADDRESSES (0),
+ .CHIPSELECT_THROUGH_READLATENCY (0),
+ .AV_READ_WAIT_CYCLES (0),
+ .AV_WRITE_WAIT_CYCLES (0),
+ .AV_SETUP_WAIT_CYCLES (0),
+ .AV_DATA_HOLD_CYCLES (0)
+ ) tx_eth_pause_ctrl_gen_csr_translator (
+ .clk (tx_clk_clk), // clk.clk
+ .reset (rst_controller_001_reset_out_reset), // reset.reset
+ .uav_address (tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_m0_address), // avalon_universal_slave_0.address
+ .uav_burstcount (tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_m0_burstcount), // .burstcount
+ .uav_read (tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_m0_read), // .read
+ .uav_write (tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_m0_write), // .write
+ .uav_waitrequest (tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_m0_waitrequest), // .waitrequest
+ .uav_readdatavalid (tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_m0_readdatavalid), // .readdatavalid
+ .uav_byteenable (tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_m0_byteenable), // .byteenable
+ .uav_readdata (tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_m0_readdata), // .readdata
+ .uav_writedata (tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_m0_writedata), // .writedata
+ .uav_lock (tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_m0_lock), // .lock
+ .uav_debugaccess (tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_m0_debugaccess), // .debugaccess
+ .av_address (tx_eth_pause_ctrl_gen_csr_translator_avalon_anti_slave_0_address), // avalon_anti_slave_0.address
+ .av_write (tx_eth_pause_ctrl_gen_csr_translator_avalon_anti_slave_0_write), // .write
+ .av_read (tx_eth_pause_ctrl_gen_csr_translator_avalon_anti_slave_0_read), // .read
+ .av_readdata (tx_eth_pause_ctrl_gen_csr_translator_avalon_anti_slave_0_readdata), // .readdata
+ .av_writedata (tx_eth_pause_ctrl_gen_csr_translator_avalon_anti_slave_0_writedata), // .writedata
+ .av_begintransfer (), // (terminated)
+ .av_beginbursttransfer (), // (terminated)
+ .av_burstcount (), // (terminated)
+ .av_byteenable (), // (terminated)
+ .av_readdatavalid (1'b0), // (terminated)
+ .av_waitrequest (1'b0), // (terminated)
+ .av_writebyteenable (), // (terminated)
+ .av_lock (), // (terminated)
+ .av_chipselect (), // (terminated)
+ .av_clken (), // (terminated)
+ .uav_clken (1'b0), // (terminated)
+ .av_debugaccess (), // (terminated)
+ .av_outputenable () // (terminated)
+ );
+
+ altera_merlin_slave_translator #(
+ .AV_ADDRESS_W (2),
+ .AV_DATA_W (32),
+ .UAV_DATA_W (32),
+ .AV_BURSTCOUNT_W (1),
+ .AV_BYTEENABLE_W (4),
+ .UAV_BYTEENABLE_W (4),
+ .UAV_ADDRESS_W (14),
+ .UAV_BURSTCOUNT_W (3),
+ .AV_READLATENCY (1),
+ .USE_READDATAVALID (0),
+ .USE_WAITREQUEST (0),
+ .USE_UAV_CLKEN (0),
+ .AV_SYMBOLS_PER_WORD (4),
+ .AV_ADDRESS_SYMBOLS (0),
+ .AV_BURSTCOUNT_SYMBOLS (0),
+ .AV_CONSTANT_BURST_BEHAVIOR (0),
+ .UAV_CONSTANT_BURST_BEHAVIOR (0),
+ .AV_REQUIRE_UNALIGNED_ADDRESSES (0),
+ .CHIPSELECT_THROUGH_READLATENCY (0),
+ .AV_READ_WAIT_CYCLES (0),
+ .AV_WRITE_WAIT_CYCLES (0),
+ .AV_SETUP_WAIT_CYCLES (0),
+ .AV_DATA_HOLD_CYCLES (0)
+ ) tx_eth_address_inserter_csr_translator (
+ .clk (tx_clk_clk), // clk.clk
+ .reset (rst_controller_001_reset_out_reset), // reset.reset
+ .uav_address (tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_m0_address), // avalon_universal_slave_0.address
+ .uav_burstcount (tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_m0_burstcount), // .burstcount
+ .uav_read (tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_m0_read), // .read
+ .uav_write (tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_m0_write), // .write
+ .uav_waitrequest (tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_m0_waitrequest), // .waitrequest
+ .uav_readdatavalid (tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_m0_readdatavalid), // .readdatavalid
+ .uav_byteenable (tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_m0_byteenable), // .byteenable
+ .uav_readdata (tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_m0_readdata), // .readdata
+ .uav_writedata (tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_m0_writedata), // .writedata
+ .uav_lock (tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_m0_lock), // .lock
+ .uav_debugaccess (tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_m0_debugaccess), // .debugaccess
+ .av_address (tx_eth_address_inserter_csr_translator_avalon_anti_slave_0_address), // avalon_anti_slave_0.address
+ .av_write (tx_eth_address_inserter_csr_translator_avalon_anti_slave_0_write), // .write
+ .av_read (tx_eth_address_inserter_csr_translator_avalon_anti_slave_0_read), // .read
+ .av_readdata (tx_eth_address_inserter_csr_translator_avalon_anti_slave_0_readdata), // .readdata
+ .av_writedata (tx_eth_address_inserter_csr_translator_avalon_anti_slave_0_writedata), // .writedata
+ .av_begintransfer (), // (terminated)
+ .av_beginbursttransfer (), // (terminated)
+ .av_burstcount (), // (terminated)
+ .av_byteenable (), // (terminated)
+ .av_readdatavalid (1'b0), // (terminated)
+ .av_waitrequest (1'b0), // (terminated)
+ .av_writebyteenable (), // (terminated)
+ .av_lock (), // (terminated)
+ .av_chipselect (), // (terminated)
+ .av_clken (), // (terminated)
+ .uav_clken (1'b0), // (terminated)
+ .av_debugaccess (), // (terminated)
+ .av_outputenable () // (terminated)
+ );
+
+ altera_merlin_slave_translator #(
+ .AV_ADDRESS_W (1),
+ .AV_DATA_W (32),
+ .UAV_DATA_W (32),
+ .AV_BURSTCOUNT_W (1),
+ .AV_BYTEENABLE_W (4),
+ .UAV_BYTEENABLE_W (4),
+ .UAV_ADDRESS_W (14),
+ .UAV_BURSTCOUNT_W (3),
+ .AV_READLATENCY (1),
+ .USE_READDATAVALID (0),
+ .USE_WAITREQUEST (0),
+ .USE_UAV_CLKEN (0),
+ .AV_SYMBOLS_PER_WORD (4),
+ .AV_ADDRESS_SYMBOLS (0),
+ .AV_BURSTCOUNT_SYMBOLS (0),
+ .AV_CONSTANT_BURST_BEHAVIOR (0),
+ .UAV_CONSTANT_BURST_BEHAVIOR (0),
+ .AV_REQUIRE_UNALIGNED_ADDRESSES (0),
+ .CHIPSELECT_THROUGH_READLATENCY (0),
+ .AV_READ_WAIT_CYCLES (0),
+ .AV_WRITE_WAIT_CYCLES (0),
+ .AV_SETUP_WAIT_CYCLES (0),
+ .AV_DATA_HOLD_CYCLES (0)
+ ) tx_eth_packet_underflow_control_avalon_slave_0_translator (
+ .clk (tx_clk_clk), // clk.clk
+ .reset (rst_controller_001_reset_out_reset), // reset.reset
+ .uav_address (tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_address), // avalon_universal_slave_0.address
+ .uav_burstcount (tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_burstcount), // .burstcount
+ .uav_read (tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_read), // .read
+ .uav_write (tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_write), // .write
+ .uav_waitrequest (tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_waitrequest), // .waitrequest
+ .uav_readdatavalid (tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_readdatavalid), // .readdatavalid
+ .uav_byteenable (tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_byteenable), // .byteenable
+ .uav_readdata (tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_readdata), // .readdata
+ .uav_writedata (tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_writedata), // .writedata
+ .uav_lock (tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_lock), // .lock
+ .uav_debugaccess (tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_debugaccess), // .debugaccess
+ .av_address (tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_anti_slave_0_address), // avalon_anti_slave_0.address
+ .av_read (tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_anti_slave_0_read), // .read
+ .av_readdata (tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_anti_slave_0_readdata), // .readdata
+ .av_write (), // (terminated)
+ .av_writedata (), // (terminated)
+ .av_begintransfer (), // (terminated)
+ .av_beginbursttransfer (), // (terminated)
+ .av_burstcount (), // (terminated)
+ .av_byteenable (), // (terminated)
+ .av_readdatavalid (1'b0), // (terminated)
+ .av_waitrequest (1'b0), // (terminated)
+ .av_writebyteenable (), // (terminated)
+ .av_lock (), // (terminated)
+ .av_chipselect (), // (terminated)
+ .av_clken (), // (terminated)
+ .uav_clken (1'b0), // (terminated)
+ .av_debugaccess (), // (terminated)
+ .av_outputenable () // (terminated)
+ );
+
+ altera_merlin_slave_translator #(
+ .AV_ADDRESS_W (5),
+ .AV_DATA_W (32),
+ .UAV_DATA_W (32),
+ .AV_BURSTCOUNT_W (1),
+ .AV_BYTEENABLE_W (4),
+ .UAV_BYTEENABLE_W (4),
+ .UAV_ADDRESS_W (14),
+ .UAV_BURSTCOUNT_W (3),
+ .AV_READLATENCY (1),
+ .USE_READDATAVALID (0),
+ .USE_WAITREQUEST (0),
+ .USE_UAV_CLKEN (0),
+ .AV_SYMBOLS_PER_WORD (4),
+ .AV_ADDRESS_SYMBOLS (0),
+ .AV_BURSTCOUNT_SYMBOLS (0),
+ .AV_CONSTANT_BURST_BEHAVIOR (0),
+ .UAV_CONSTANT_BURST_BEHAVIOR (0),
+ .AV_REQUIRE_UNALIGNED_ADDRESSES (0),
+ .CHIPSELECT_THROUGH_READLATENCY (0),
+ .AV_READ_WAIT_CYCLES (0),
+ .AV_WRITE_WAIT_CYCLES (0),
+ .AV_SETUP_WAIT_CYCLES (0),
+ .AV_DATA_HOLD_CYCLES (0)
+ ) tx_eth_frame_decoder_avalom_mm_csr_translator (
+ .clk (tx_clk_clk), // clk.clk
+ .reset (rst_controller_001_reset_out_reset), // reset.reset
+ .uav_address (tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_address), // avalon_universal_slave_0.address
+ .uav_burstcount (tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_burstcount), // .burstcount
+ .uav_read (tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_read), // .read
+ .uav_write (tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_write), // .write
+ .uav_waitrequest (tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_waitrequest), // .waitrequest
+ .uav_readdatavalid (tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_readdatavalid), // .readdatavalid
+ .uav_byteenable (tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_byteenable), // .byteenable
+ .uav_readdata (tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_readdata), // .readdata
+ .uav_writedata (tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_writedata), // .writedata
+ .uav_lock (tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_lock), // .lock
+ .uav_debugaccess (tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_debugaccess), // .debugaccess
+ .av_address (tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_anti_slave_0_address), // avalon_anti_slave_0.address
+ .av_write (tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_anti_slave_0_write), // .write
+ .av_read (tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_anti_slave_0_read), // .read
+ .av_readdata (tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_anti_slave_0_readdata), // .readdata
+ .av_writedata (tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_anti_slave_0_writedata), // .writedata
+ .av_begintransfer (), // (terminated)
+ .av_beginbursttransfer (), // (terminated)
+ .av_burstcount (), // (terminated)
+ .av_byteenable (), // (terminated)
+ .av_readdatavalid (1'b0), // (terminated)
+ .av_waitrequest (1'b0), // (terminated)
+ .av_writebyteenable (), // (terminated)
+ .av_lock (), // (terminated)
+ .av_chipselect (), // (terminated)
+ .av_clken (), // (terminated)
+ .uav_clken (1'b0), // (terminated)
+ .av_debugaccess (), // (terminated)
+ .av_outputenable () // (terminated)
+ );
+
+ altera_merlin_slave_translator #(
+ .AV_ADDRESS_W (6),
+ .AV_DATA_W (32),
+ .UAV_DATA_W (32),
+ .AV_BURSTCOUNT_W (1),
+ .AV_BYTEENABLE_W (4),
+ .UAV_BYTEENABLE_W (4),
+ .UAV_ADDRESS_W (14),
+ .UAV_BURSTCOUNT_W (3),
+ .AV_READLATENCY (2),
+ .USE_READDATAVALID (0),
+ .USE_WAITREQUEST (0),
+ .USE_UAV_CLKEN (0),
+ .AV_SYMBOLS_PER_WORD (4),
+ .AV_ADDRESS_SYMBOLS (0),
+ .AV_BURSTCOUNT_SYMBOLS (0),
+ .AV_CONSTANT_BURST_BEHAVIOR (0),
+ .UAV_CONSTANT_BURST_BEHAVIOR (0),
+ .AV_REQUIRE_UNALIGNED_ADDRESSES (0),
+ .CHIPSELECT_THROUGH_READLATENCY (0),
+ .AV_READ_WAIT_CYCLES (0),
+ .AV_WRITE_WAIT_CYCLES (0),
+ .AV_SETUP_WAIT_CYCLES (0),
+ .AV_DATA_HOLD_CYCLES (0)
+ ) tx_eth_statistics_collector_csr_translator (
+ .clk (tx_clk_clk), // clk.clk
+ .reset (rst_controller_001_reset_out_reset), // reset.reset
+ .uav_address (tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_address), // avalon_universal_slave_0.address
+ .uav_burstcount (tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_burstcount), // .burstcount
+ .uav_read (tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_read), // .read
+ .uav_write (tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_write), // .write
+ .uav_waitrequest (tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_waitrequest), // .waitrequest
+ .uav_readdatavalid (tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_readdatavalid), // .readdatavalid
+ .uav_byteenable (tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_byteenable), // .byteenable
+ .uav_readdata (tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_readdata), // .readdata
+ .uav_writedata (tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_writedata), // .writedata
+ .uav_lock (tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_lock), // .lock
+ .uav_debugaccess (tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_debugaccess), // .debugaccess
+ .av_address (tx_eth_statistics_collector_csr_translator_avalon_anti_slave_0_address), // avalon_anti_slave_0.address
+ .av_write (tx_eth_statistics_collector_csr_translator_avalon_anti_slave_0_write), // .write
+ .av_read (tx_eth_statistics_collector_csr_translator_avalon_anti_slave_0_read), // .read
+ .av_readdata (tx_eth_statistics_collector_csr_translator_avalon_anti_slave_0_readdata), // .readdata
+ .av_writedata (tx_eth_statistics_collector_csr_translator_avalon_anti_slave_0_writedata), // .writedata
+ .av_begintransfer (), // (terminated)
+ .av_beginbursttransfer (), // (terminated)
+ .av_burstcount (), // (terminated)
+ .av_byteenable (), // (terminated)
+ .av_readdatavalid (1'b0), // (terminated)
+ .av_waitrequest (1'b0), // (terminated)
+ .av_writebyteenable (), // (terminated)
+ .av_lock (), // (terminated)
+ .av_chipselect (), // (terminated)
+ .av_clken (), // (terminated)
+ .uav_clken (1'b0), // (terminated)
+ .av_debugaccess (), // (terminated)
+ .av_outputenable () // (terminated)
+ );
+
+ altera_merlin_master_translator #(
+ .AV_ADDRESS_W (14),
+ .AV_DATA_W (32),
+ .AV_BURSTCOUNT_W (1),
+ .AV_BYTEENABLE_W (4),
+ .UAV_ADDRESS_W (14),
+ .UAV_BURSTCOUNT_W (3),
+ .USE_READ (1),
+ .USE_WRITE (1),
+ .USE_BEGINBURSTTRANSFER (0),
+ .USE_BEGINTRANSFER (0),
+ .USE_CHIPSELECT (0),
+ .USE_BURSTCOUNT (1),
+ .USE_READDATAVALID (1),
+ .USE_WAITREQUEST (1),
+ .AV_SYMBOLS_PER_WORD (4),
+ .AV_ADDRESS_SYMBOLS (1),
+ .AV_BURSTCOUNT_SYMBOLS (0),
+ .AV_CONSTANT_BURST_BEHAVIOR (0),
+ .UAV_CONSTANT_BURST_BEHAVIOR (0),
+ .AV_LINEWRAPBURSTS (0),
+ .AV_REGISTERINCOMINGSIGNALS (0)
+ ) rx_bridge_m0_translator (
+ .clk (rx_clk_clk), // clk.clk
+ .reset (rst_controller_002_reset_out_reset), // reset.reset
+ .uav_address (rx_bridge_m0_translator_avalon_universal_master_0_address), // avalon_universal_master_0.address
+ .uav_burstcount (rx_bridge_m0_translator_avalon_universal_master_0_burstcount), // .burstcount
+ .uav_read (rx_bridge_m0_translator_avalon_universal_master_0_read), // .read
+ .uav_write (rx_bridge_m0_translator_avalon_universal_master_0_write), // .write
+ .uav_waitrequest (rx_bridge_m0_translator_avalon_universal_master_0_waitrequest), // .waitrequest
+ .uav_readdatavalid (rx_bridge_m0_translator_avalon_universal_master_0_readdatavalid), // .readdatavalid
+ .uav_byteenable (rx_bridge_m0_translator_avalon_universal_master_0_byteenable), // .byteenable
+ .uav_readdata (rx_bridge_m0_translator_avalon_universal_master_0_readdata), // .readdata
+ .uav_writedata (rx_bridge_m0_translator_avalon_universal_master_0_writedata), // .writedata
+ .uav_lock (rx_bridge_m0_translator_avalon_universal_master_0_lock), // .lock
+ .uav_debugaccess (rx_bridge_m0_translator_avalon_universal_master_0_debugaccess), // .debugaccess
+ .av_address (rx_bridge_m0_address), // avalon_anti_master_0.address
+ .av_waitrequest (rx_bridge_m0_waitrequest), // .waitrequest
+ .av_burstcount (rx_bridge_m0_burstcount), // .burstcount
+ .av_byteenable (rx_bridge_m0_byteenable), // .byteenable
+ .av_read (rx_bridge_m0_read), // .read
+ .av_readdata (rx_bridge_m0_readdata), // .readdata
+ .av_readdatavalid (rx_bridge_m0_readdatavalid), // .readdatavalid
+ .av_write (rx_bridge_m0_write), // .write
+ .av_writedata (rx_bridge_m0_writedata), // .writedata
+ .av_debugaccess (rx_bridge_m0_debugaccess), // .debugaccess
+ .av_beginbursttransfer (1'b0), // (terminated)
+ .av_begintransfer (1'b0), // (terminated)
+ .av_chipselect (1'b0), // (terminated)
+ .av_lock (1'b0), // (terminated)
+ .uav_clken (), // (terminated)
+ .av_clken (1'b1) // (terminated)
+ );
+
+ altera_merlin_slave_translator #(
+ .AV_ADDRESS_W (1),
+ .AV_DATA_W (32),
+ .UAV_DATA_W (32),
+ .AV_BURSTCOUNT_W (1),
+ .AV_BYTEENABLE_W (4),
+ .UAV_BYTEENABLE_W (4),
+ .UAV_ADDRESS_W (14),
+ .UAV_BURSTCOUNT_W (3),
+ .AV_READLATENCY (1),
+ .USE_READDATAVALID (0),
+ .USE_WAITREQUEST (0),
+ .USE_UAV_CLKEN (0),
+ .AV_SYMBOLS_PER_WORD (4),
+ .AV_ADDRESS_SYMBOLS (0),
+ .AV_BURSTCOUNT_SYMBOLS (0),
+ .AV_CONSTANT_BURST_BEHAVIOR (0),
+ .UAV_CONSTANT_BURST_BEHAVIOR (0),
+ .AV_REQUIRE_UNALIGNED_ADDRESSES (0),
+ .CHIPSELECT_THROUGH_READLATENCY (0),
+ .AV_READ_WAIT_CYCLES (0),
+ .AV_WRITE_WAIT_CYCLES (0),
+ .AV_SETUP_WAIT_CYCLES (0),
+ .AV_DATA_HOLD_CYCLES (0)
+ ) rx_eth_pkt_backpressure_control_csr_translator (
+ .clk (rx_clk_clk), // clk.clk
+ .reset (rst_controller_002_reset_out_reset), // reset.reset
+ .uav_address (rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_address), // avalon_universal_slave_0.address
+ .uav_burstcount (rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_burstcount), // .burstcount
+ .uav_read (rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_read), // .read
+ .uav_write (rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_write), // .write
+ .uav_waitrequest (rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_waitrequest), // .waitrequest
+ .uav_readdatavalid (rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_readdatavalid), // .readdatavalid
+ .uav_byteenable (rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_byteenable), // .byteenable
+ .uav_readdata (rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_readdata), // .readdata
+ .uav_writedata (rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_writedata), // .writedata
+ .uav_lock (rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_lock), // .lock
+ .uav_debugaccess (rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_debugaccess), // .debugaccess
+ .av_address (rx_eth_pkt_backpressure_control_csr_translator_avalon_anti_slave_0_address), // avalon_anti_slave_0.address
+ .av_write (rx_eth_pkt_backpressure_control_csr_translator_avalon_anti_slave_0_write), // .write
+ .av_read (rx_eth_pkt_backpressure_control_csr_translator_avalon_anti_slave_0_read), // .read
+ .av_readdata (rx_eth_pkt_backpressure_control_csr_translator_avalon_anti_slave_0_readdata), // .readdata
+ .av_writedata (rx_eth_pkt_backpressure_control_csr_translator_avalon_anti_slave_0_writedata), // .writedata
+ .av_begintransfer (), // (terminated)
+ .av_beginbursttransfer (), // (terminated)
+ .av_burstcount (), // (terminated)
+ .av_byteenable (), // (terminated)
+ .av_readdatavalid (1'b0), // (terminated)
+ .av_waitrequest (1'b0), // (terminated)
+ .av_writebyteenable (), // (terminated)
+ .av_lock (), // (terminated)
+ .av_chipselect (), // (terminated)
+ .av_clken (), // (terminated)
+ .uav_clken (1'b0), // (terminated)
+ .av_debugaccess (), // (terminated)
+ .av_outputenable () // (terminated)
+ );
+
+ altera_merlin_slave_translator #(
+ .AV_ADDRESS_W (2),
+ .AV_DATA_W (32),
+ .UAV_DATA_W (32),
+ .AV_BURSTCOUNT_W (1),
+ .AV_BYTEENABLE_W (4),
+ .UAV_BYTEENABLE_W (4),
+ .UAV_ADDRESS_W (14),
+ .UAV_BURSTCOUNT_W (3),
+ .AV_READLATENCY (1),
+ .USE_READDATAVALID (0),
+ .USE_WAITREQUEST (0),
+ .USE_UAV_CLKEN (0),
+ .AV_SYMBOLS_PER_WORD (4),
+ .AV_ADDRESS_SYMBOLS (0),
+ .AV_BURSTCOUNT_SYMBOLS (0),
+ .AV_CONSTANT_BURST_BEHAVIOR (0),
+ .UAV_CONSTANT_BURST_BEHAVIOR (0),
+ .AV_REQUIRE_UNALIGNED_ADDRESSES (0),
+ .CHIPSELECT_THROUGH_READLATENCY (0),
+ .AV_READ_WAIT_CYCLES (0),
+ .AV_WRITE_WAIT_CYCLES (0),
+ .AV_SETUP_WAIT_CYCLES (0),
+ .AV_DATA_HOLD_CYCLES (0)
+ ) rx_eth_crc_pad_rem_csr_translator (
+ .clk (rx_clk_clk), // clk.clk
+ .reset (rst_controller_002_reset_out_reset), // reset.reset
+ .uav_address (rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_m0_address), // avalon_universal_slave_0.address
+ .uav_burstcount (rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_m0_burstcount), // .burstcount
+ .uav_read (rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_m0_read), // .read
+ .uav_write (rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_m0_write), // .write
+ .uav_waitrequest (rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_m0_waitrequest), // .waitrequest
+ .uav_readdatavalid (rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_m0_readdatavalid), // .readdatavalid
+ .uav_byteenable (rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_m0_byteenable), // .byteenable
+ .uav_readdata (rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_m0_readdata), // .readdata
+ .uav_writedata (rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_m0_writedata), // .writedata
+ .uav_lock (rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_m0_lock), // .lock
+ .uav_debugaccess (rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_m0_debugaccess), // .debugaccess
+ .av_address (rx_eth_crc_pad_rem_csr_translator_avalon_anti_slave_0_address), // avalon_anti_slave_0.address
+ .av_write (rx_eth_crc_pad_rem_csr_translator_avalon_anti_slave_0_write), // .write
+ .av_read (rx_eth_crc_pad_rem_csr_translator_avalon_anti_slave_0_read), // .read
+ .av_readdata (rx_eth_crc_pad_rem_csr_translator_avalon_anti_slave_0_readdata), // .readdata
+ .av_writedata (rx_eth_crc_pad_rem_csr_translator_avalon_anti_slave_0_writedata), // .writedata
+ .av_begintransfer (), // (terminated)
+ .av_beginbursttransfer (), // (terminated)
+ .av_burstcount (), // (terminated)
+ .av_byteenable (), // (terminated)
+ .av_readdatavalid (1'b0), // (terminated)
+ .av_waitrequest (1'b0), // (terminated)
+ .av_writebyteenable (), // (terminated)
+ .av_lock (), // (terminated)
+ .av_chipselect (), // (terminated)
+ .av_clken (), // (terminated)
+ .uav_clken (1'b0), // (terminated)
+ .av_debugaccess (), // (terminated)
+ .av_outputenable () // (terminated)
+ );
+
+ altera_merlin_slave_translator #(
+ .AV_ADDRESS_W (1),
+ .AV_DATA_W (32),
+ .UAV_DATA_W (32),
+ .AV_BURSTCOUNT_W (1),
+ .AV_BYTEENABLE_W (4),
+ .UAV_BYTEENABLE_W (4),
+ .UAV_ADDRESS_W (14),
+ .UAV_BURSTCOUNT_W (3),
+ .AV_READLATENCY (1),
+ .USE_READDATAVALID (0),
+ .USE_WAITREQUEST (0),
+ .USE_UAV_CLKEN (0),
+ .AV_SYMBOLS_PER_WORD (4),
+ .AV_ADDRESS_SYMBOLS (0),
+ .AV_BURSTCOUNT_SYMBOLS (0),
+ .AV_CONSTANT_BURST_BEHAVIOR (0),
+ .UAV_CONSTANT_BURST_BEHAVIOR (0),
+ .AV_REQUIRE_UNALIGNED_ADDRESSES (0),
+ .CHIPSELECT_THROUGH_READLATENCY (0),
+ .AV_READ_WAIT_CYCLES (0),
+ .AV_WRITE_WAIT_CYCLES (0),
+ .AV_SETUP_WAIT_CYCLES (0),
+ .AV_DATA_HOLD_CYCLES (0)
+ ) rx_eth_crc_checker_csr_translator (
+ .clk (rx_clk_clk), // clk.clk
+ .reset (rst_controller_002_reset_out_reset), // reset.reset
+ .uav_address (rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_m0_address), // avalon_universal_slave_0.address
+ .uav_burstcount (rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_m0_burstcount), // .burstcount
+ .uav_read (rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_m0_read), // .read
+ .uav_write (rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_m0_write), // .write
+ .uav_waitrequest (rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_m0_waitrequest), // .waitrequest
+ .uav_readdatavalid (rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_m0_readdatavalid), // .readdatavalid
+ .uav_byteenable (rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_m0_byteenable), // .byteenable
+ .uav_readdata (rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_m0_readdata), // .readdata
+ .uav_writedata (rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_m0_writedata), // .writedata
+ .uav_lock (rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_m0_lock), // .lock
+ .uav_debugaccess (rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_m0_debugaccess), // .debugaccess
+ .av_address (rx_eth_crc_checker_csr_translator_avalon_anti_slave_0_address), // avalon_anti_slave_0.address
+ .av_write (rx_eth_crc_checker_csr_translator_avalon_anti_slave_0_write), // .write
+ .av_read (rx_eth_crc_checker_csr_translator_avalon_anti_slave_0_read), // .read
+ .av_readdata (rx_eth_crc_checker_csr_translator_avalon_anti_slave_0_readdata), // .readdata
+ .av_writedata (rx_eth_crc_checker_csr_translator_avalon_anti_slave_0_writedata), // .writedata
+ .av_begintransfer (), // (terminated)
+ .av_beginbursttransfer (), // (terminated)
+ .av_burstcount (), // (terminated)
+ .av_byteenable (), // (terminated)
+ .av_readdatavalid (1'b0), // (terminated)
+ .av_waitrequest (1'b0), // (terminated)
+ .av_writebyteenable (), // (terminated)
+ .av_lock (), // (terminated)
+ .av_chipselect (), // (terminated)
+ .av_clken (), // (terminated)
+ .uav_clken (1'b0), // (terminated)
+ .av_debugaccess (), // (terminated)
+ .av_outputenable () // (terminated)
+ );
+
+ altera_merlin_slave_translator #(
+ .AV_ADDRESS_W (5),
+ .AV_DATA_W (32),
+ .UAV_DATA_W (32),
+ .AV_BURSTCOUNT_W (1),
+ .AV_BYTEENABLE_W (4),
+ .UAV_BYTEENABLE_W (4),
+ .UAV_ADDRESS_W (14),
+ .UAV_BURSTCOUNT_W (3),
+ .AV_READLATENCY (1),
+ .USE_READDATAVALID (0),
+ .USE_WAITREQUEST (0),
+ .USE_UAV_CLKEN (0),
+ .AV_SYMBOLS_PER_WORD (4),
+ .AV_ADDRESS_SYMBOLS (0),
+ .AV_BURSTCOUNT_SYMBOLS (0),
+ .AV_CONSTANT_BURST_BEHAVIOR (0),
+ .UAV_CONSTANT_BURST_BEHAVIOR (0),
+ .AV_REQUIRE_UNALIGNED_ADDRESSES (0),
+ .CHIPSELECT_THROUGH_READLATENCY (0),
+ .AV_READ_WAIT_CYCLES (0),
+ .AV_WRITE_WAIT_CYCLES (0),
+ .AV_SETUP_WAIT_CYCLES (0),
+ .AV_DATA_HOLD_CYCLES (0)
+ ) rx_eth_frame_decoder_avalom_mm_csr_translator (
+ .clk (rx_clk_clk), // clk.clk
+ .reset (rst_controller_002_reset_out_reset), // reset.reset
+ .uav_address (rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_address), // avalon_universal_slave_0.address
+ .uav_burstcount (rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_burstcount), // .burstcount
+ .uav_read (rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_read), // .read
+ .uav_write (rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_write), // .write
+ .uav_waitrequest (rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_waitrequest), // .waitrequest
+ .uav_readdatavalid (rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_readdatavalid), // .readdatavalid
+ .uav_byteenable (rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_byteenable), // .byteenable
+ .uav_readdata (rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_readdata), // .readdata
+ .uav_writedata (rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_writedata), // .writedata
+ .uav_lock (rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_lock), // .lock
+ .uav_debugaccess (rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_debugaccess), // .debugaccess
+ .av_address (rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_anti_slave_0_address), // avalon_anti_slave_0.address
+ .av_write (rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_anti_slave_0_write), // .write
+ .av_read (rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_anti_slave_0_read), // .read
+ .av_readdata (rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_anti_slave_0_readdata), // .readdata
+ .av_writedata (rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_anti_slave_0_writedata), // .writedata
+ .av_begintransfer (), // (terminated)
+ .av_beginbursttransfer (), // (terminated)
+ .av_burstcount (), // (terminated)
+ .av_byteenable (), // (terminated)
+ .av_readdatavalid (1'b0), // (terminated)
+ .av_waitrequest (1'b0), // (terminated)
+ .av_writebyteenable (), // (terminated)
+ .av_lock (), // (terminated)
+ .av_chipselect (), // (terminated)
+ .av_clken (), // (terminated)
+ .uav_clken (1'b0), // (terminated)
+ .av_debugaccess (), // (terminated)
+ .av_outputenable () // (terminated)
+ );
+
+ altera_merlin_slave_translator #(
+ .AV_ADDRESS_W (2),
+ .AV_DATA_W (32),
+ .UAV_DATA_W (32),
+ .AV_BURSTCOUNT_W (1),
+ .AV_BYTEENABLE_W (4),
+ .UAV_BYTEENABLE_W (4),
+ .UAV_ADDRESS_W (14),
+ .UAV_BURSTCOUNT_W (3),
+ .AV_READLATENCY (1),
+ .USE_READDATAVALID (0),
+ .USE_WAITREQUEST (0),
+ .USE_UAV_CLKEN (0),
+ .AV_SYMBOLS_PER_WORD (4),
+ .AV_ADDRESS_SYMBOLS (0),
+ .AV_BURSTCOUNT_SYMBOLS (0),
+ .AV_CONSTANT_BURST_BEHAVIOR (0),
+ .UAV_CONSTANT_BURST_BEHAVIOR (0),
+ .AV_REQUIRE_UNALIGNED_ADDRESSES (0),
+ .CHIPSELECT_THROUGH_READLATENCY (0),
+ .AV_READ_WAIT_CYCLES (0),
+ .AV_WRITE_WAIT_CYCLES (0),
+ .AV_SETUP_WAIT_CYCLES (0),
+ .AV_DATA_HOLD_CYCLES (0)
+ ) rx_eth_packet_overflow_control_csr_translator (
+ .clk (rx_clk_clk), // clk.clk
+ .reset (rst_controller_002_reset_out_reset), // reset.reset
+ .uav_address (rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_m0_address), // avalon_universal_slave_0.address
+ .uav_burstcount (rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_m0_burstcount), // .burstcount
+ .uav_read (rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_m0_read), // .read
+ .uav_write (rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_m0_write), // .write
+ .uav_waitrequest (rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_m0_waitrequest), // .waitrequest
+ .uav_readdatavalid (rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_m0_readdatavalid), // .readdatavalid
+ .uav_byteenable (rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_m0_byteenable), // .byteenable
+ .uav_readdata (rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_m0_readdata), // .readdata
+ .uav_writedata (rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_m0_writedata), // .writedata
+ .uav_lock (rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_m0_lock), // .lock
+ .uav_debugaccess (rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_m0_debugaccess), // .debugaccess
+ .av_address (rx_eth_packet_overflow_control_csr_translator_avalon_anti_slave_0_address), // avalon_anti_slave_0.address
+ .av_read (rx_eth_packet_overflow_control_csr_translator_avalon_anti_slave_0_read), // .read
+ .av_readdata (rx_eth_packet_overflow_control_csr_translator_avalon_anti_slave_0_readdata), // .readdata
+ .av_write (), // (terminated)
+ .av_writedata (), // (terminated)
+ .av_begintransfer (), // (terminated)
+ .av_beginbursttransfer (), // (terminated)
+ .av_burstcount (), // (terminated)
+ .av_byteenable (), // (terminated)
+ .av_readdatavalid (1'b0), // (terminated)
+ .av_waitrequest (1'b0), // (terminated)
+ .av_writebyteenable (), // (terminated)
+ .av_lock (), // (terminated)
+ .av_chipselect (), // (terminated)
+ .av_clken (), // (terminated)
+ .uav_clken (1'b0), // (terminated)
+ .av_debugaccess (), // (terminated)
+ .av_outputenable () // (terminated)
+ );
+
+ altera_merlin_slave_translator #(
+ .AV_ADDRESS_W (6),
+ .AV_DATA_W (32),
+ .UAV_DATA_W (32),
+ .AV_BURSTCOUNT_W (1),
+ .AV_BYTEENABLE_W (4),
+ .UAV_BYTEENABLE_W (4),
+ .UAV_ADDRESS_W (14),
+ .UAV_BURSTCOUNT_W (3),
+ .AV_READLATENCY (2),
+ .USE_READDATAVALID (0),
+ .USE_WAITREQUEST (0),
+ .USE_UAV_CLKEN (0),
+ .AV_SYMBOLS_PER_WORD (4),
+ .AV_ADDRESS_SYMBOLS (0),
+ .AV_BURSTCOUNT_SYMBOLS (0),
+ .AV_CONSTANT_BURST_BEHAVIOR (0),
+ .UAV_CONSTANT_BURST_BEHAVIOR (0),
+ .AV_REQUIRE_UNALIGNED_ADDRESSES (0),
+ .CHIPSELECT_THROUGH_READLATENCY (0),
+ .AV_READ_WAIT_CYCLES (0),
+ .AV_WRITE_WAIT_CYCLES (0),
+ .AV_SETUP_WAIT_CYCLES (0),
+ .AV_DATA_HOLD_CYCLES (0)
+ ) rx_eth_statistics_collector_csr_translator (
+ .clk (rx_clk_clk), // clk.clk
+ .reset (rst_controller_002_reset_out_reset), // reset.reset
+ .uav_address (rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_address), // avalon_universal_slave_0.address
+ .uav_burstcount (rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_burstcount), // .burstcount
+ .uav_read (rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_read), // .read
+ .uav_write (rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_write), // .write
+ .uav_waitrequest (rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_waitrequest), // .waitrequest
+ .uav_readdatavalid (rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_readdatavalid), // .readdatavalid
+ .uav_byteenable (rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_byteenable), // .byteenable
+ .uav_readdata (rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_readdata), // .readdata
+ .uav_writedata (rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_writedata), // .writedata
+ .uav_lock (rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_lock), // .lock
+ .uav_debugaccess (rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_debugaccess), // .debugaccess
+ .av_address (rx_eth_statistics_collector_csr_translator_avalon_anti_slave_0_address), // avalon_anti_slave_0.address
+ .av_write (rx_eth_statistics_collector_csr_translator_avalon_anti_slave_0_write), // .write
+ .av_read (rx_eth_statistics_collector_csr_translator_avalon_anti_slave_0_read), // .read
+ .av_readdata (rx_eth_statistics_collector_csr_translator_avalon_anti_slave_0_readdata), // .readdata
+ .av_writedata (rx_eth_statistics_collector_csr_translator_avalon_anti_slave_0_writedata), // .writedata
+ .av_begintransfer (), // (terminated)
+ .av_beginbursttransfer (), // (terminated)
+ .av_burstcount (), // (terminated)
+ .av_byteenable (), // (terminated)
+ .av_readdatavalid (1'b0), // (terminated)
+ .av_waitrequest (1'b0), // (terminated)
+ .av_writebyteenable (), // (terminated)
+ .av_lock (), // (terminated)
+ .av_chipselect (), // (terminated)
+ .av_clken (), // (terminated)
+ .uav_clken (1'b0), // (terminated)
+ .av_debugaccess (), // (terminated)
+ .av_outputenable () // (terminated)
+ );
+
+ altera_merlin_slave_translator #(
+ .AV_ADDRESS_W (1),
+ .AV_DATA_W (32),
+ .UAV_DATA_W (32),
+ .AV_BURSTCOUNT_W (1),
+ .AV_BYTEENABLE_W (4),
+ .UAV_BYTEENABLE_W (4),
+ .UAV_ADDRESS_W (14),
+ .UAV_BURSTCOUNT_W (3),
+ .AV_READLATENCY (1),
+ .USE_READDATAVALID (0),
+ .USE_WAITREQUEST (0),
+ .USE_UAV_CLKEN (0),
+ .AV_SYMBOLS_PER_WORD (4),
+ .AV_ADDRESS_SYMBOLS (0),
+ .AV_BURSTCOUNT_SYMBOLS (0),
+ .AV_CONSTANT_BURST_BEHAVIOR (0),
+ .UAV_CONSTANT_BURST_BEHAVIOR (0),
+ .AV_REQUIRE_UNALIGNED_ADDRESSES (0),
+ .CHIPSELECT_THROUGH_READLATENCY (0),
+ .AV_READ_WAIT_CYCLES (0),
+ .AV_WRITE_WAIT_CYCLES (0),
+ .AV_SETUP_WAIT_CYCLES (0),
+ .AV_DATA_HOLD_CYCLES (0)
+ ) rx_eth_lane_decoder_csr_translator (
+ .clk (rx_clk_clk), // clk.clk
+ .reset (rst_controller_002_reset_out_reset), // reset.reset
+ .uav_address (rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_m0_address), // avalon_universal_slave_0.address
+ .uav_burstcount (rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_m0_burstcount), // .burstcount
+ .uav_read (rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_m0_read), // .read
+ .uav_write (rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_m0_write), // .write
+ .uav_waitrequest (rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_m0_waitrequest), // .waitrequest
+ .uav_readdatavalid (rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_m0_readdatavalid), // .readdatavalid
+ .uav_byteenable (rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_m0_byteenable), // .byteenable
+ .uav_readdata (rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_m0_readdata), // .readdata
+ .uav_writedata (rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_m0_writedata), // .writedata
+ .uav_lock (rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_m0_lock), // .lock
+ .uav_debugaccess (rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_m0_debugaccess), // .debugaccess
+ .av_address (rx_eth_lane_decoder_csr_translator_avalon_anti_slave_0_address), // avalon_anti_slave_0.address
+ .av_write (rx_eth_lane_decoder_csr_translator_avalon_anti_slave_0_write), // .write
+ .av_read (rx_eth_lane_decoder_csr_translator_avalon_anti_slave_0_read), // .read
+ .av_readdata (rx_eth_lane_decoder_csr_translator_avalon_anti_slave_0_readdata), // .readdata
+ .av_writedata (rx_eth_lane_decoder_csr_translator_avalon_anti_slave_0_writedata), // .writedata
+ .av_begintransfer (), // (terminated)
+ .av_beginbursttransfer (), // (terminated)
+ .av_burstcount (), // (terminated)
+ .av_byteenable (), // (terminated)
+ .av_readdatavalid (1'b0), // (terminated)
+ .av_waitrequest (1'b0), // (terminated)
+ .av_writebyteenable (), // (terminated)
+ .av_lock (), // (terminated)
+ .av_chipselect (), // (terminated)
+ .av_clken (), // (terminated)
+ .uav_clken (1'b0), // (terminated)
+ .av_debugaccess (), // (terminated)
+ .av_outputenable () // (terminated)
+ );
+
+ altera_merlin_slave_agent #(
+ .PKT_DATA_H (31),
+ .PKT_DATA_L (0),
+ .PKT_BEGIN_BURST (62),
+ .PKT_SYMBOL_W (8),
+ .PKT_BYTEEN_H (35),
+ .PKT_BYTEEN_L (32),
+ .PKT_ADDR_H (50),
+ .PKT_ADDR_L (36),
+ .PKT_TRANS_COMPRESSED_READ (51),
+ .PKT_TRANS_POSTED (52),
+ .PKT_TRANS_WRITE (53),
+ .PKT_TRANS_READ (54),
+ .PKT_TRANS_LOCK (55),
+ .PKT_SRC_ID_H (63),
+ .PKT_SRC_ID_L (63),
+ .PKT_DEST_ID_H (64),
+ .PKT_DEST_ID_L (64),
+ .PKT_BURSTWRAP_H (61),
+ .PKT_BURSTWRAP_L (59),
+ .PKT_BYTE_CNT_H (58),
+ .PKT_BYTE_CNT_L (56),
+ .PKT_PROTECTION_H (65),
+ .PKT_PROTECTION_L (65),
+ .ST_CHANNEL_W (2),
+ .ST_DATA_W (66),
+ .AVS_BURSTCOUNT_W (3),
+ .SUPPRESS_0_BYTEEN_CMD (0),
+ .PREVENT_FIFO_OVERFLOW (1)
+ ) rx_bridge_s0_translator_avalon_universal_slave_0_agent (
+ .clk (rx_clk_clk), // clk.clk
+ .reset (rst_controller_002_reset_out_reset), // clk_reset.reset
+ .m0_address (rx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_address), // m0.address
+ .m0_burstcount (rx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_burstcount), // .burstcount
+ .m0_byteenable (rx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_byteenable), // .byteenable
+ .m0_debugaccess (rx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_debugaccess), // .debugaccess
+ .m0_lock (rx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_lock), // .lock
+ .m0_readdata (rx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_readdata), // .readdata
+ .m0_readdatavalid (rx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_readdatavalid), // .readdatavalid
+ .m0_read (rx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_read), // .read
+ .m0_waitrequest (rx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_waitrequest), // .waitrequest
+ .m0_writedata (rx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_writedata), // .writedata
+ .m0_write (rx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_write), // .write
+ .rp_endofpacket (rx_bridge_s0_translator_avalon_universal_slave_0_agent_rp_endofpacket), // rp.endofpacket
+ .rp_ready (rx_bridge_s0_translator_avalon_universal_slave_0_agent_rp_ready), // .ready
+ .rp_valid (rx_bridge_s0_translator_avalon_universal_slave_0_agent_rp_valid), // .valid
+ .rp_data (rx_bridge_s0_translator_avalon_universal_slave_0_agent_rp_data), // .data
+ .rp_startofpacket (rx_bridge_s0_translator_avalon_universal_slave_0_agent_rp_startofpacket), // .startofpacket
+ .cp_ready (crosser_001_out_ready), // cp.ready
+ .cp_valid (crosser_001_out_valid), // .valid
+ .cp_data (crosser_001_out_data), // .data
+ .cp_startofpacket (crosser_001_out_startofpacket), // .startofpacket
+ .cp_endofpacket (crosser_001_out_endofpacket), // .endofpacket
+ .cp_channel (crosser_001_out_channel), // .channel
+ .rf_sink_ready (rx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready), // rf_sink.ready
+ .rf_sink_valid (rx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid), // .valid
+ .rf_sink_startofpacket (rx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), // .startofpacket
+ .rf_sink_endofpacket (rx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket), // .endofpacket
+ .rf_sink_data (rx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data), // .data
+ .rf_source_ready (rx_bridge_s0_translator_avalon_universal_slave_0_agent_rf_source_ready), // rf_source.ready
+ .rf_source_valid (rx_bridge_s0_translator_avalon_universal_slave_0_agent_rf_source_valid), // .valid
+ .rf_source_startofpacket (rx_bridge_s0_translator_avalon_universal_slave_0_agent_rf_source_startofpacket), // .startofpacket
+ .rf_source_endofpacket (rx_bridge_s0_translator_avalon_universal_slave_0_agent_rf_source_endofpacket), // .endofpacket
+ .rf_source_data (rx_bridge_s0_translator_avalon_universal_slave_0_agent_rf_source_data), // .data
+ .rdata_fifo_sink_ready (rx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_ready), // rdata_fifo_sink.ready
+ .rdata_fifo_sink_valid (rx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_valid), // .valid
+ .rdata_fifo_sink_data (rx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data), // .data
+ .rdata_fifo_src_ready (rx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready), // rdata_fifo_src.ready
+ .rdata_fifo_src_valid (rx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid), // .valid
+ .rdata_fifo_src_data (rx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data) // .data
+ );
+
+ altera_avalon_sc_fifo #(
+ .SYMBOLS_PER_BEAT (1),
+ .BITS_PER_SYMBOL (67),
+ .FIFO_DEPTH (2),
+ .CHANNEL_WIDTH (0),
+ .ERROR_WIDTH (0),
+ .USE_PACKETS (1),
+ .USE_FILL_LEVEL (0),
+ .EMPTY_LATENCY (1),
+ .USE_MEMORY_BLOCKS (0),
+ .USE_STORE_FORWARD (0),
+ .USE_ALMOST_FULL_IF (0),
+ .USE_ALMOST_EMPTY_IF (0)
+ ) rx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo (
+ .clk (rx_clk_clk), // clk.clk
+ .reset (rst_controller_002_reset_out_reset), // clk_reset.reset
+ .in_data (rx_bridge_s0_translator_avalon_universal_slave_0_agent_rf_source_data), // in.data
+ .in_valid (rx_bridge_s0_translator_avalon_universal_slave_0_agent_rf_source_valid), // .valid
+ .in_ready (rx_bridge_s0_translator_avalon_universal_slave_0_agent_rf_source_ready), // .ready
+ .in_startofpacket (rx_bridge_s0_translator_avalon_universal_slave_0_agent_rf_source_startofpacket), // .startofpacket
+ .in_endofpacket (rx_bridge_s0_translator_avalon_universal_slave_0_agent_rf_source_endofpacket), // .endofpacket
+ .out_data (rx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data), // out.data
+ .out_valid (rx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid), // .valid
+ .out_ready (rx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready), // .ready
+ .out_startofpacket (rx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), // .startofpacket
+ .out_endofpacket (rx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket), // .endofpacket
+ .csr_address (2'b00), // (terminated)
+ .csr_read (1'b0), // (terminated)
+ .csr_write (1'b0), // (terminated)
+ .csr_readdata (), // (terminated)
+ .csr_writedata (32'b00000000000000000000000000000000), // (terminated)
+ .almost_full_data (), // (terminated)
+ .almost_empty_data (), // (terminated)
+ .in_empty (1'b0), // (terminated)
+ .out_empty (), // (terminated)
+ .in_error (1'b0), // (terminated)
+ .out_error (), // (terminated)
+ .in_channel (1'b0), // (terminated)
+ .out_channel () // (terminated)
+ );
+
+ altera_avalon_sc_fifo #(
+ .SYMBOLS_PER_BEAT (1),
+ .BITS_PER_SYMBOL (32),
+ .FIFO_DEPTH (2),
+ .CHANNEL_WIDTH (0),
+ .ERROR_WIDTH (0),
+ .USE_PACKETS (0),
+ .USE_FILL_LEVEL (0),
+ .EMPTY_LATENCY (0),
+ .USE_MEMORY_BLOCKS (0),
+ .USE_STORE_FORWARD (0),
+ .USE_ALMOST_FULL_IF (0),
+ .USE_ALMOST_EMPTY_IF (0)
+ ) rx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo (
+ .clk (rx_clk_clk), // clk.clk
+ .reset (rst_controller_002_reset_out_reset), // clk_reset.reset
+ .in_data (rx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data), // in.data
+ .in_valid (rx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid), // .valid
+ .in_ready (rx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready), // .ready
+ .out_data (rx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data), // out.data
+ .out_valid (rx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_valid), // .valid
+ .out_ready (rx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_ready), // .ready
+ .csr_address (2'b00), // (terminated)
+ .csr_read (1'b0), // (terminated)
+ .csr_write (1'b0), // (terminated)
+ .csr_readdata (), // (terminated)
+ .csr_writedata (32'b00000000000000000000000000000000), // (terminated)
+ .almost_full_data (), // (terminated)
+ .almost_empty_data (), // (terminated)
+ .in_startofpacket (1'b0), // (terminated)
+ .in_endofpacket (1'b0), // (terminated)
+ .out_startofpacket (), // (terminated)
+ .out_endofpacket (), // (terminated)
+ .in_empty (1'b0), // (terminated)
+ .out_empty (), // (terminated)
+ .in_error (1'b0), // (terminated)
+ .out_error (), // (terminated)
+ .in_channel (1'b0), // (terminated)
+ .out_channel () // (terminated)
+ );
+
+ altera_merlin_slave_agent #(
+ .PKT_DATA_H (31),
+ .PKT_DATA_L (0),
+ .PKT_BEGIN_BURST (62),
+ .PKT_SYMBOL_W (8),
+ .PKT_BYTEEN_H (35),
+ .PKT_BYTEEN_L (32),
+ .PKT_ADDR_H (50),
+ .PKT_ADDR_L (36),
+ .PKT_TRANS_COMPRESSED_READ (51),
+ .PKT_TRANS_POSTED (52),
+ .PKT_TRANS_WRITE (53),
+ .PKT_TRANS_READ (54),
+ .PKT_TRANS_LOCK (55),
+ .PKT_SRC_ID_H (63),
+ .PKT_SRC_ID_L (63),
+ .PKT_DEST_ID_H (64),
+ .PKT_DEST_ID_L (64),
+ .PKT_BURSTWRAP_H (61),
+ .PKT_BURSTWRAP_L (59),
+ .PKT_BYTE_CNT_H (58),
+ .PKT_BYTE_CNT_L (56),
+ .PKT_PROTECTION_H (65),
+ .PKT_PROTECTION_L (65),
+ .ST_CHANNEL_W (2),
+ .ST_DATA_W (66),
+ .AVS_BURSTCOUNT_W (3),
+ .SUPPRESS_0_BYTEEN_CMD (0),
+ .PREVENT_FIFO_OVERFLOW (1)
+ ) tx_bridge_s0_translator_avalon_universal_slave_0_agent (
+ .clk (tx_clk_clk), // clk.clk
+ .reset (rst_controller_001_reset_out_reset), // clk_reset.reset
+ .m0_address (tx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_address), // m0.address
+ .m0_burstcount (tx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_burstcount), // .burstcount
+ .m0_byteenable (tx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_byteenable), // .byteenable
+ .m0_debugaccess (tx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_debugaccess), // .debugaccess
+ .m0_lock (tx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_lock), // .lock
+ .m0_readdata (tx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_readdata), // .readdata
+ .m0_readdatavalid (tx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_readdatavalid), // .readdatavalid
+ .m0_read (tx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_read), // .read
+ .m0_waitrequest (tx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_waitrequest), // .waitrequest
+ .m0_writedata (tx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_writedata), // .writedata
+ .m0_write (tx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_write), // .write
+ .rp_endofpacket (tx_bridge_s0_translator_avalon_universal_slave_0_agent_rp_endofpacket), // rp.endofpacket
+ .rp_ready (tx_bridge_s0_translator_avalon_universal_slave_0_agent_rp_ready), // .ready
+ .rp_valid (tx_bridge_s0_translator_avalon_universal_slave_0_agent_rp_valid), // .valid
+ .rp_data (tx_bridge_s0_translator_avalon_universal_slave_0_agent_rp_data), // .data
+ .rp_startofpacket (tx_bridge_s0_translator_avalon_universal_slave_0_agent_rp_startofpacket), // .startofpacket
+ .cp_ready (crosser_out_ready), // cp.ready
+ .cp_valid (crosser_out_valid), // .valid
+ .cp_data (crosser_out_data), // .data
+ .cp_startofpacket (crosser_out_startofpacket), // .startofpacket
+ .cp_endofpacket (crosser_out_endofpacket), // .endofpacket
+ .cp_channel (crosser_out_channel), // .channel
+ .rf_sink_ready (tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready), // rf_sink.ready
+ .rf_sink_valid (tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid), // .valid
+ .rf_sink_startofpacket (tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), // .startofpacket
+ .rf_sink_endofpacket (tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket), // .endofpacket
+ .rf_sink_data (tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data), // .data
+ .rf_source_ready (tx_bridge_s0_translator_avalon_universal_slave_0_agent_rf_source_ready), // rf_source.ready
+ .rf_source_valid (tx_bridge_s0_translator_avalon_universal_slave_0_agent_rf_source_valid), // .valid
+ .rf_source_startofpacket (tx_bridge_s0_translator_avalon_universal_slave_0_agent_rf_source_startofpacket), // .startofpacket
+ .rf_source_endofpacket (tx_bridge_s0_translator_avalon_universal_slave_0_agent_rf_source_endofpacket), // .endofpacket
+ .rf_source_data (tx_bridge_s0_translator_avalon_universal_slave_0_agent_rf_source_data), // .data
+ .rdata_fifo_sink_ready (tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_ready), // rdata_fifo_sink.ready
+ .rdata_fifo_sink_valid (tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_valid), // .valid
+ .rdata_fifo_sink_data (tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data), // .data
+ .rdata_fifo_src_ready (tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready), // rdata_fifo_src.ready
+ .rdata_fifo_src_valid (tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid), // .valid
+ .rdata_fifo_src_data (tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data) // .data
+ );
+
+ altera_avalon_sc_fifo #(
+ .SYMBOLS_PER_BEAT (1),
+ .BITS_PER_SYMBOL (67),
+ .FIFO_DEPTH (2),
+ .CHANNEL_WIDTH (0),
+ .ERROR_WIDTH (0),
+ .USE_PACKETS (1),
+ .USE_FILL_LEVEL (0),
+ .EMPTY_LATENCY (1),
+ .USE_MEMORY_BLOCKS (0),
+ .USE_STORE_FORWARD (0),
+ .USE_ALMOST_FULL_IF (0),
+ .USE_ALMOST_EMPTY_IF (0)
+ ) tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo (
+ .clk (tx_clk_clk), // clk.clk
+ .reset (rst_controller_001_reset_out_reset), // clk_reset.reset
+ .in_data (tx_bridge_s0_translator_avalon_universal_slave_0_agent_rf_source_data), // in.data
+ .in_valid (tx_bridge_s0_translator_avalon_universal_slave_0_agent_rf_source_valid), // .valid
+ .in_ready (tx_bridge_s0_translator_avalon_universal_slave_0_agent_rf_source_ready), // .ready
+ .in_startofpacket (tx_bridge_s0_translator_avalon_universal_slave_0_agent_rf_source_startofpacket), // .startofpacket
+ .in_endofpacket (tx_bridge_s0_translator_avalon_universal_slave_0_agent_rf_source_endofpacket), // .endofpacket
+ .out_data (tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data), // out.data
+ .out_valid (tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid), // .valid
+ .out_ready (tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready), // .ready
+ .out_startofpacket (tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), // .startofpacket
+ .out_endofpacket (tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket), // .endofpacket
+ .csr_address (2'b00), // (terminated)
+ .csr_read (1'b0), // (terminated)
+ .csr_write (1'b0), // (terminated)
+ .csr_readdata (), // (terminated)
+ .csr_writedata (32'b00000000000000000000000000000000), // (terminated)
+ .almost_full_data (), // (terminated)
+ .almost_empty_data (), // (terminated)
+ .in_empty (1'b0), // (terminated)
+ .out_empty (), // (terminated)
+ .in_error (1'b0), // (terminated)
+ .out_error (), // (terminated)
+ .in_channel (1'b0), // (terminated)
+ .out_channel () // (terminated)
+ );
+
+ altera_avalon_sc_fifo #(
+ .SYMBOLS_PER_BEAT (1),
+ .BITS_PER_SYMBOL (32),
+ .FIFO_DEPTH (2),
+ .CHANNEL_WIDTH (0),
+ .ERROR_WIDTH (0),
+ .USE_PACKETS (0),
+ .USE_FILL_LEVEL (0),
+ .EMPTY_LATENCY (0),
+ .USE_MEMORY_BLOCKS (0),
+ .USE_STORE_FORWARD (0),
+ .USE_ALMOST_FULL_IF (0),
+ .USE_ALMOST_EMPTY_IF (0)
+ ) tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo (
+ .clk (tx_clk_clk), // clk.clk
+ .reset (rst_controller_001_reset_out_reset), // clk_reset.reset
+ .in_data (tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data), // in.data
+ .in_valid (tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid), // .valid
+ .in_ready (tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready), // .ready
+ .out_data (tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data), // out.data
+ .out_valid (tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_valid), // .valid
+ .out_ready (tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_ready), // .ready
+ .csr_address (2'b00), // (terminated)
+ .csr_read (1'b0), // (terminated)
+ .csr_write (1'b0), // (terminated)
+ .csr_readdata (), // (terminated)
+ .csr_writedata (32'b00000000000000000000000000000000), // (terminated)
+ .almost_full_data (), // (terminated)
+ .almost_empty_data (), // (terminated)
+ .in_startofpacket (1'b0), // (terminated)
+ .in_endofpacket (1'b0), // (terminated)
+ .out_startofpacket (), // (terminated)
+ .out_endofpacket (), // (terminated)
+ .in_empty (1'b0), // (terminated)
+ .out_empty (), // (terminated)
+ .in_error (1'b0), // (terminated)
+ .out_error (), // (terminated)
+ .in_channel (1'b0), // (terminated)
+ .out_channel () // (terminated)
+ );
+
+ altera_merlin_master_agent #(
+ .PKT_PROTECTION_H (65),
+ .PKT_PROTECTION_L (65),
+ .PKT_BEGIN_BURST (62),
+ .PKT_BURSTWRAP_H (61),
+ .PKT_BURSTWRAP_L (59),
+ .PKT_BYTE_CNT_H (58),
+ .PKT_BYTE_CNT_L (56),
+ .PKT_ADDR_H (50),
+ .PKT_ADDR_L (36),
+ .PKT_TRANS_COMPRESSED_READ (51),
+ .PKT_TRANS_POSTED (52),
+ .PKT_TRANS_WRITE (53),
+ .PKT_TRANS_READ (54),
+ .PKT_TRANS_LOCK (55),
+ .PKT_DATA_H (31),
+ .PKT_DATA_L (0),
+ .PKT_BYTEEN_H (35),
+ .PKT_BYTEEN_L (32),
+ .PKT_SRC_ID_H (63),
+ .PKT_SRC_ID_L (63),
+ .PKT_DEST_ID_H (64),
+ .PKT_DEST_ID_L (64),
+ .ST_DATA_W (66),
+ .ST_CHANNEL_W (2),
+ .AV_BURSTCOUNT_W (3),
+ .SUPPRESS_0_BYTEEN_RSP (0),
+ .ID (0),
+ .BURSTWRAP_VALUE (7)
+ ) merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_agent (
+ .clk (csr_clk_clk), // clk.clk
+ .reset (rst_controller_reset_out_reset), // clk_reset.reset
+ .av_address (merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_address), // av.address
+ .av_write (merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_write), // .write
+ .av_read (merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_read), // .read
+ .av_writedata (merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_writedata), // .writedata
+ .av_readdata (merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_readdata), // .readdata
+ .av_waitrequest (merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_waitrequest), // .waitrequest
+ .av_readdatavalid (merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_readdatavalid), // .readdatavalid
+ .av_byteenable (merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_byteenable), // .byteenable
+ .av_burstcount (merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_burstcount), // .burstcount
+ .av_debugaccess (merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_debugaccess), // .debugaccess
+ .av_lock (merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_lock), // .lock
+ .cp_valid (merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_agent_cp_valid), // cp.valid
+ .cp_data (merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_agent_cp_data), // .data
+ .cp_startofpacket (merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_agent_cp_startofpacket), // .startofpacket
+ .cp_endofpacket (merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_agent_cp_endofpacket), // .endofpacket
+ .cp_ready (merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_agent_cp_ready), // .ready
+ .rp_valid (limiter_rsp_src_valid), // rp.valid
+ .rp_data (limiter_rsp_src_data), // .data
+ .rp_channel (limiter_rsp_src_channel), // .channel
+ .rp_startofpacket (limiter_rsp_src_startofpacket), // .startofpacket
+ .rp_endofpacket (limiter_rsp_src_endofpacket), // .endofpacket
+ .rp_ready (limiter_rsp_src_ready) // .ready
+ );
+
+ altera_merlin_slave_agent #(
+ .PKT_DATA_H (31),
+ .PKT_DATA_L (0),
+ .PKT_BEGIN_BURST (61),
+ .PKT_SYMBOL_W (8),
+ .PKT_BYTEEN_H (35),
+ .PKT_BYTEEN_L (32),
+ .PKT_ADDR_H (49),
+ .PKT_ADDR_L (36),
+ .PKT_TRANS_COMPRESSED_READ (50),
+ .PKT_TRANS_POSTED (51),
+ .PKT_TRANS_WRITE (52),
+ .PKT_TRANS_READ (53),
+ .PKT_TRANS_LOCK (54),
+ .PKT_SRC_ID_H (64),
+ .PKT_SRC_ID_L (62),
+ .PKT_DEST_ID_H (67),
+ .PKT_DEST_ID_L (65),
+ .PKT_BURSTWRAP_H (60),
+ .PKT_BURSTWRAP_L (58),
+ .PKT_BYTE_CNT_H (57),
+ .PKT_BYTE_CNT_L (55),
+ .PKT_PROTECTION_H (68),
+ .PKT_PROTECTION_L (68),
+ .ST_CHANNEL_W (8),
+ .ST_DATA_W (69),
+ .AVS_BURSTCOUNT_W (3),
+ .SUPPRESS_0_BYTEEN_CMD (0),
+ .PREVENT_FIFO_OVERFLOW (1)
+ ) tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent (
+ .clk (tx_clk_clk), // clk.clk
+ .reset (rst_controller_001_reset_out_reset), // clk_reset.reset
+ .m0_address (tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_address), // m0.address
+ .m0_burstcount (tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_burstcount), // .burstcount
+ .m0_byteenable (tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_byteenable), // .byteenable
+ .m0_debugaccess (tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_debugaccess), // .debugaccess
+ .m0_lock (tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_lock), // .lock
+ .m0_readdata (tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_readdata), // .readdata
+ .m0_readdatavalid (tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_readdatavalid), // .readdatavalid
+ .m0_read (tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_read), // .read
+ .m0_waitrequest (tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_waitrequest), // .waitrequest
+ .m0_writedata (tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_writedata), // .writedata
+ .m0_write (tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_write), // .write
+ .rp_endofpacket (tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rp_endofpacket), // rp.endofpacket
+ .rp_ready (tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rp_ready), // .ready
+ .rp_valid (tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rp_valid), // .valid
+ .rp_data (tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rp_data), // .data
+ .rp_startofpacket (tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rp_startofpacket), // .startofpacket
+ .cp_ready (cmd_xbar_demux_001_src0_ready), // cp.ready
+ .cp_valid (cmd_xbar_demux_001_src0_valid), // .valid
+ .cp_data (cmd_xbar_demux_001_src0_data), // .data
+ .cp_startofpacket (cmd_xbar_demux_001_src0_startofpacket), // .startofpacket
+ .cp_endofpacket (cmd_xbar_demux_001_src0_endofpacket), // .endofpacket
+ .cp_channel (cmd_xbar_demux_001_src0_channel), // .channel
+ .rf_sink_ready (tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready), // rf_sink.ready
+ .rf_sink_valid (tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid), // .valid
+ .rf_sink_startofpacket (tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), // .startofpacket
+ .rf_sink_endofpacket (tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket), // .endofpacket
+ .rf_sink_data (tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data), // .data
+ .rf_source_ready (tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rf_source_ready), // rf_source.ready
+ .rf_source_valid (tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rf_source_valid), // .valid
+ .rf_source_startofpacket (tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rf_source_startofpacket), // .startofpacket
+ .rf_source_endofpacket (tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rf_source_endofpacket), // .endofpacket
+ .rf_source_data (tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rf_source_data), // .data
+ .rdata_fifo_sink_ready (tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready), // rdata_fifo_sink.ready
+ .rdata_fifo_sink_valid (tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid), // .valid
+ .rdata_fifo_sink_data (tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data), // .data
+ .rdata_fifo_src_ready (tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready), // rdata_fifo_src.ready
+ .rdata_fifo_src_valid (tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid), // .valid
+ .rdata_fifo_src_data (tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data) // .data
+ );
+
+ altera_avalon_sc_fifo #(
+ .SYMBOLS_PER_BEAT (1),
+ .BITS_PER_SYMBOL (70),
+ .FIFO_DEPTH (2),
+ .CHANNEL_WIDTH (0),
+ .ERROR_WIDTH (0),
+ .USE_PACKETS (1),
+ .USE_FILL_LEVEL (0),
+ .EMPTY_LATENCY (1),
+ .USE_MEMORY_BLOCKS (0),
+ .USE_STORE_FORWARD (0),
+ .USE_ALMOST_FULL_IF (0),
+ .USE_ALMOST_EMPTY_IF (0)
+ ) tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo (
+ .clk (tx_clk_clk), // clk.clk
+ .reset (rst_controller_001_reset_out_reset), // clk_reset.reset
+ .in_data (tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rf_source_data), // in.data
+ .in_valid (tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rf_source_valid), // .valid
+ .in_ready (tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rf_source_ready), // .ready
+ .in_startofpacket (tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rf_source_startofpacket), // .startofpacket
+ .in_endofpacket (tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rf_source_endofpacket), // .endofpacket
+ .out_data (tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data), // out.data
+ .out_valid (tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid), // .valid
+ .out_ready (tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready), // .ready
+ .out_startofpacket (tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), // .startofpacket
+ .out_endofpacket (tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket), // .endofpacket
+ .csr_address (2'b00), // (terminated)
+ .csr_read (1'b0), // (terminated)
+ .csr_write (1'b0), // (terminated)
+ .csr_readdata (), // (terminated)
+ .csr_writedata (32'b00000000000000000000000000000000), // (terminated)
+ .almost_full_data (), // (terminated)
+ .almost_empty_data (), // (terminated)
+ .in_empty (1'b0), // (terminated)
+ .out_empty (), // (terminated)
+ .in_error (1'b0), // (terminated)
+ .out_error (), // (terminated)
+ .in_channel (1'b0), // (terminated)
+ .out_channel () // (terminated)
+ );
+
+ altera_merlin_slave_agent #(
+ .PKT_DATA_H (31),
+ .PKT_DATA_L (0),
+ .PKT_BEGIN_BURST (61),
+ .PKT_SYMBOL_W (8),
+ .PKT_BYTEEN_H (35),
+ .PKT_BYTEEN_L (32),
+ .PKT_ADDR_H (49),
+ .PKT_ADDR_L (36),
+ .PKT_TRANS_COMPRESSED_READ (50),
+ .PKT_TRANS_POSTED (51),
+ .PKT_TRANS_WRITE (52),
+ .PKT_TRANS_READ (53),
+ .PKT_TRANS_LOCK (54),
+ .PKT_SRC_ID_H (64),
+ .PKT_SRC_ID_L (62),
+ .PKT_DEST_ID_H (67),
+ .PKT_DEST_ID_L (65),
+ .PKT_BURSTWRAP_H (60),
+ .PKT_BURSTWRAP_L (58),
+ .PKT_BYTE_CNT_H (57),
+ .PKT_BYTE_CNT_L (55),
+ .PKT_PROTECTION_H (68),
+ .PKT_PROTECTION_L (68),
+ .ST_CHANNEL_W (8),
+ .ST_DATA_W (69),
+ .AVS_BURSTCOUNT_W (3),
+ .SUPPRESS_0_BYTEEN_CMD (0),
+ .PREVENT_FIFO_OVERFLOW (1)
+ ) tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent (
+ .clk (tx_clk_clk), // clk.clk
+ .reset (rst_controller_001_reset_out_reset), // clk_reset.reset
+ .m0_address (tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_m0_address), // m0.address
+ .m0_burstcount (tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_m0_burstcount), // .burstcount
+ .m0_byteenable (tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_m0_byteenable), // .byteenable
+ .m0_debugaccess (tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_m0_debugaccess), // .debugaccess
+ .m0_lock (tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_m0_lock), // .lock
+ .m0_readdata (tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_m0_readdata), // .readdata
+ .m0_readdatavalid (tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_m0_readdatavalid), // .readdatavalid
+ .m0_read (tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_m0_read), // .read
+ .m0_waitrequest (tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_m0_waitrequest), // .waitrequest
+ .m0_writedata (tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_m0_writedata), // .writedata
+ .m0_write (tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_m0_write), // .write
+ .rp_endofpacket (tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rp_endofpacket), // rp.endofpacket
+ .rp_ready (tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rp_ready), // .ready
+ .rp_valid (tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rp_valid), // .valid
+ .rp_data (tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rp_data), // .data
+ .rp_startofpacket (tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rp_startofpacket), // .startofpacket
+ .cp_ready (cmd_xbar_demux_001_src3_ready), // cp.ready
+ .cp_valid (cmd_xbar_demux_001_src3_valid), // .valid
+ .cp_data (cmd_xbar_demux_001_src3_data), // .data
+ .cp_startofpacket (cmd_xbar_demux_001_src3_startofpacket), // .startofpacket
+ .cp_endofpacket (cmd_xbar_demux_001_src3_endofpacket), // .endofpacket
+ .cp_channel (cmd_xbar_demux_001_src3_channel), // .channel
+ .rf_sink_ready (tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready), // rf_sink.ready
+ .rf_sink_valid (tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid), // .valid
+ .rf_sink_startofpacket (tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), // .startofpacket
+ .rf_sink_endofpacket (tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket), // .endofpacket
+ .rf_sink_data (tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data), // .data
+ .rf_source_ready (tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rf_source_ready), // rf_source.ready
+ .rf_source_valid (tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rf_source_valid), // .valid
+ .rf_source_startofpacket (tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rf_source_startofpacket), // .startofpacket
+ .rf_source_endofpacket (tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rf_source_endofpacket), // .endofpacket
+ .rf_source_data (tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rf_source_data), // .data
+ .rdata_fifo_sink_ready (tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready), // rdata_fifo_sink.ready
+ .rdata_fifo_sink_valid (tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid), // .valid
+ .rdata_fifo_sink_data (tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data), // .data
+ .rdata_fifo_src_ready (tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready), // rdata_fifo_src.ready
+ .rdata_fifo_src_valid (tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid), // .valid
+ .rdata_fifo_src_data (tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data) // .data
+ );
+
+ altera_avalon_sc_fifo #(
+ .SYMBOLS_PER_BEAT (1),
+ .BITS_PER_SYMBOL (70),
+ .FIFO_DEPTH (2),
+ .CHANNEL_WIDTH (0),
+ .ERROR_WIDTH (0),
+ .USE_PACKETS (1),
+ .USE_FILL_LEVEL (0),
+ .EMPTY_LATENCY (1),
+ .USE_MEMORY_BLOCKS (0),
+ .USE_STORE_FORWARD (0),
+ .USE_ALMOST_FULL_IF (0),
+ .USE_ALMOST_EMPTY_IF (0)
+ ) tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rsp_fifo (
+ .clk (tx_clk_clk), // clk.clk
+ .reset (rst_controller_001_reset_out_reset), // clk_reset.reset
+ .in_data (tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rf_source_data), // in.data
+ .in_valid (tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rf_source_valid), // .valid
+ .in_ready (tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rf_source_ready), // .ready
+ .in_startofpacket (tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rf_source_startofpacket), // .startofpacket
+ .in_endofpacket (tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rf_source_endofpacket), // .endofpacket
+ .out_data (tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data), // out.data
+ .out_valid (tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid), // .valid
+ .out_ready (tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready), // .ready
+ .out_startofpacket (tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), // .startofpacket
+ .out_endofpacket (tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket), // .endofpacket
+ .csr_address (2'b00), // (terminated)
+ .csr_read (1'b0), // (terminated)
+ .csr_write (1'b0), // (terminated)
+ .csr_readdata (), // (terminated)
+ .csr_writedata (32'b00000000000000000000000000000000), // (terminated)
+ .almost_full_data (), // (terminated)
+ .almost_empty_data (), // (terminated)
+ .in_empty (1'b0), // (terminated)
+ .out_empty (), // (terminated)
+ .in_error (1'b0), // (terminated)
+ .out_error (), // (terminated)
+ .in_channel (1'b0), // (terminated)
+ .out_channel () // (terminated)
+ );
+
+ altera_merlin_slave_agent #(
+ .PKT_DATA_H (31),
+ .PKT_DATA_L (0),
+ .PKT_BEGIN_BURST (61),
+ .PKT_SYMBOL_W (8),
+ .PKT_BYTEEN_H (35),
+ .PKT_BYTEEN_L (32),
+ .PKT_ADDR_H (49),
+ .PKT_ADDR_L (36),
+ .PKT_TRANS_COMPRESSED_READ (50),
+ .PKT_TRANS_POSTED (51),
+ .PKT_TRANS_WRITE (52),
+ .PKT_TRANS_READ (53),
+ .PKT_TRANS_LOCK (54),
+ .PKT_SRC_ID_H (64),
+ .PKT_SRC_ID_L (62),
+ .PKT_DEST_ID_H (67),
+ .PKT_DEST_ID_L (65),
+ .PKT_BURSTWRAP_H (60),
+ .PKT_BURSTWRAP_L (58),
+ .PKT_BYTE_CNT_H (57),
+ .PKT_BYTE_CNT_L (55),
+ .PKT_PROTECTION_H (68),
+ .PKT_PROTECTION_L (68),
+ .ST_CHANNEL_W (8),
+ .ST_DATA_W (69),
+ .AVS_BURSTCOUNT_W (3),
+ .SUPPRESS_0_BYTEEN_CMD (0),
+ .PREVENT_FIFO_OVERFLOW (1)
+ ) tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent (
+ .clk (tx_clk_clk), // clk.clk
+ .reset (rst_controller_001_reset_out_reset), // clk_reset.reset
+ .m0_address (tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_address), // m0.address
+ .m0_burstcount (tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_burstcount), // .burstcount
+ .m0_byteenable (tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_byteenable), // .byteenable
+ .m0_debugaccess (tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_debugaccess), // .debugaccess
+ .m0_lock (tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_lock), // .lock
+ .m0_readdata (tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_readdata), // .readdata
+ .m0_readdatavalid (tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_readdatavalid), // .readdatavalid
+ .m0_read (tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_read), // .read
+ .m0_waitrequest (tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_waitrequest), // .waitrequest
+ .m0_writedata (tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_writedata), // .writedata
+ .m0_write (tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_write), // .write
+ .rp_endofpacket (tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rp_endofpacket), // rp.endofpacket
+ .rp_ready (tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rp_ready), // .ready
+ .rp_valid (tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rp_valid), // .valid
+ .rp_data (tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rp_data), // .data
+ .rp_startofpacket (tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rp_startofpacket), // .startofpacket
+ .cp_ready (cmd_xbar_demux_001_src6_ready), // cp.ready
+ .cp_valid (cmd_xbar_demux_001_src6_valid), // .valid
+ .cp_data (cmd_xbar_demux_001_src6_data), // .data
+ .cp_startofpacket (cmd_xbar_demux_001_src6_startofpacket), // .startofpacket
+ .cp_endofpacket (cmd_xbar_demux_001_src6_endofpacket), // .endofpacket
+ .cp_channel (cmd_xbar_demux_001_src6_channel), // .channel
+ .rf_sink_ready (tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready), // rf_sink.ready
+ .rf_sink_valid (tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid), // .valid
+ .rf_sink_startofpacket (tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), // .startofpacket
+ .rf_sink_endofpacket (tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket), // .endofpacket
+ .rf_sink_data (tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data), // .data
+ .rf_source_ready (tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rf_source_ready), // rf_source.ready
+ .rf_source_valid (tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rf_source_valid), // .valid
+ .rf_source_startofpacket (tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rf_source_startofpacket), // .startofpacket
+ .rf_source_endofpacket (tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rf_source_endofpacket), // .endofpacket
+ .rf_source_data (tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rf_source_data), // .data
+ .rdata_fifo_sink_ready (tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready), // rdata_fifo_sink.ready
+ .rdata_fifo_sink_valid (tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid), // .valid
+ .rdata_fifo_sink_data (tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data), // .data
+ .rdata_fifo_src_ready (tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready), // rdata_fifo_src.ready
+ .rdata_fifo_src_valid (tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid), // .valid
+ .rdata_fifo_src_data (tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data) // .data
+ );
+
+ altera_avalon_sc_fifo #(
+ .SYMBOLS_PER_BEAT (1),
+ .BITS_PER_SYMBOL (70),
+ .FIFO_DEPTH (2),
+ .CHANNEL_WIDTH (0),
+ .ERROR_WIDTH (0),
+ .USE_PACKETS (1),
+ .USE_FILL_LEVEL (0),
+ .EMPTY_LATENCY (1),
+ .USE_MEMORY_BLOCKS (0),
+ .USE_STORE_FORWARD (0),
+ .USE_ALMOST_FULL_IF (0),
+ .USE_ALMOST_EMPTY_IF (0)
+ ) tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rsp_fifo (
+ .clk (tx_clk_clk), // clk.clk
+ .reset (rst_controller_001_reset_out_reset), // clk_reset.reset
+ .in_data (tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rf_source_data), // in.data
+ .in_valid (tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rf_source_valid), // .valid
+ .in_ready (tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rf_source_ready), // .ready
+ .in_startofpacket (tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rf_source_startofpacket), // .startofpacket
+ .in_endofpacket (tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rf_source_endofpacket), // .endofpacket
+ .out_data (tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data), // out.data
+ .out_valid (tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid), // .valid
+ .out_ready (tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready), // .ready
+ .out_startofpacket (tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), // .startofpacket
+ .out_endofpacket (tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket), // .endofpacket
+ .csr_address (2'b00), // (terminated)
+ .csr_read (1'b0), // (terminated)
+ .csr_write (1'b0), // (terminated)
+ .csr_readdata (), // (terminated)
+ .csr_writedata (32'b00000000000000000000000000000000), // (terminated)
+ .almost_full_data (), // (terminated)
+ .almost_empty_data (), // (terminated)
+ .in_empty (1'b0), // (terminated)
+ .out_empty (), // (terminated)
+ .in_error (1'b0), // (terminated)
+ .out_error (), // (terminated)
+ .in_channel (1'b0), // (terminated)
+ .out_channel () // (terminated)
+ );
+
+ altera_merlin_slave_agent #(
+ .PKT_DATA_H (31),
+ .PKT_DATA_L (0),
+ .PKT_BEGIN_BURST (61),
+ .PKT_SYMBOL_W (8),
+ .PKT_BYTEEN_H (35),
+ .PKT_BYTEEN_L (32),
+ .PKT_ADDR_H (49),
+ .PKT_ADDR_L (36),
+ .PKT_TRANS_COMPRESSED_READ (50),
+ .PKT_TRANS_POSTED (51),
+ .PKT_TRANS_WRITE (52),
+ .PKT_TRANS_READ (53),
+ .PKT_TRANS_LOCK (54),
+ .PKT_SRC_ID_H (64),
+ .PKT_SRC_ID_L (62),
+ .PKT_DEST_ID_H (67),
+ .PKT_DEST_ID_L (65),
+ .PKT_BURSTWRAP_H (60),
+ .PKT_BURSTWRAP_L (58),
+ .PKT_BYTE_CNT_H (57),
+ .PKT_BYTE_CNT_L (55),
+ .PKT_PROTECTION_H (68),
+ .PKT_PROTECTION_L (68),
+ .ST_CHANNEL_W (8),
+ .ST_DATA_W (69),
+ .AVS_BURSTCOUNT_W (3),
+ .SUPPRESS_0_BYTEEN_CMD (0),
+ .PREVENT_FIFO_OVERFLOW (1)
+ ) tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent (
+ .clk (tx_clk_clk), // clk.clk
+ .reset (rst_controller_001_reset_out_reset), // clk_reset.reset
+ .m0_address (tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_address), // m0.address
+ .m0_burstcount (tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_burstcount), // .burstcount
+ .m0_byteenable (tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_byteenable), // .byteenable
+ .m0_debugaccess (tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_debugaccess), // .debugaccess
+ .m0_lock (tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_lock), // .lock
+ .m0_readdata (tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_readdata), // .readdata
+ .m0_readdatavalid (tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_readdatavalid), // .readdatavalid
+ .m0_read (tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_read), // .read
+ .m0_waitrequest (tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_waitrequest), // .waitrequest
+ .m0_writedata (tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_writedata), // .writedata
+ .m0_write (tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_write), // .write
+ .rp_endofpacket (tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rp_endofpacket), // rp.endofpacket
+ .rp_ready (tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rp_ready), // .ready
+ .rp_valid (tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rp_valid), // .valid
+ .rp_data (tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rp_data), // .data
+ .rp_startofpacket (tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rp_startofpacket), // .startofpacket
+ .cp_ready (cmd_xbar_demux_001_src7_ready), // cp.ready
+ .cp_valid (cmd_xbar_demux_001_src7_valid), // .valid
+ .cp_data (cmd_xbar_demux_001_src7_data), // .data
+ .cp_startofpacket (cmd_xbar_demux_001_src7_startofpacket), // .startofpacket
+ .cp_endofpacket (cmd_xbar_demux_001_src7_endofpacket), // .endofpacket
+ .cp_channel (cmd_xbar_demux_001_src7_channel), // .channel
+ .rf_sink_ready (tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready), // rf_sink.ready
+ .rf_sink_valid (tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid), // .valid
+ .rf_sink_startofpacket (tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), // .startofpacket
+ .rf_sink_endofpacket (tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket), // .endofpacket
+ .rf_sink_data (tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data), // .data
+ .rf_source_ready (tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rf_source_ready), // rf_source.ready
+ .rf_source_valid (tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rf_source_valid), // .valid
+ .rf_source_startofpacket (tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rf_source_startofpacket), // .startofpacket
+ .rf_source_endofpacket (tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rf_source_endofpacket), // .endofpacket
+ .rf_source_data (tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rf_source_data), // .data
+ .rdata_fifo_sink_ready (tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready), // rdata_fifo_sink.ready
+ .rdata_fifo_sink_valid (tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid), // .valid
+ .rdata_fifo_sink_data (tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data), // .data
+ .rdata_fifo_src_ready (tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready), // rdata_fifo_src.ready
+ .rdata_fifo_src_valid (tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid), // .valid
+ .rdata_fifo_src_data (tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data) // .data
+ );
+
+ altera_avalon_sc_fifo #(
+ .SYMBOLS_PER_BEAT (1),
+ .BITS_PER_SYMBOL (70),
+ .FIFO_DEPTH (3),
+ .CHANNEL_WIDTH (0),
+ .ERROR_WIDTH (0),
+ .USE_PACKETS (1),
+ .USE_FILL_LEVEL (0),
+ .EMPTY_LATENCY (1),
+ .USE_MEMORY_BLOCKS (0),
+ .USE_STORE_FORWARD (0),
+ .USE_ALMOST_FULL_IF (0),
+ .USE_ALMOST_EMPTY_IF (0)
+ ) tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo (
+ .clk (tx_clk_clk), // clk.clk
+ .reset (rst_controller_001_reset_out_reset), // clk_reset.reset
+ .in_data (tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rf_source_data), // in.data
+ .in_valid (tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rf_source_valid), // .valid
+ .in_ready (tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rf_source_ready), // .ready
+ .in_startofpacket (tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rf_source_startofpacket), // .startofpacket
+ .in_endofpacket (tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rf_source_endofpacket), // .endofpacket
+ .out_data (tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data), // out.data
+ .out_valid (tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid), // .valid
+ .out_ready (tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready), // .ready
+ .out_startofpacket (tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), // .startofpacket
+ .out_endofpacket (tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket), // .endofpacket
+ .csr_address (2'b00), // (terminated)
+ .csr_read (1'b0), // (terminated)
+ .csr_write (1'b0), // (terminated)
+ .csr_readdata (), // (terminated)
+ .csr_writedata (32'b00000000000000000000000000000000), // (terminated)
+ .almost_full_data (), // (terminated)
+ .almost_empty_data (), // (terminated)
+ .in_empty (1'b0), // (terminated)
+ .out_empty (), // (terminated)
+ .in_error (1'b0), // (terminated)
+ .out_error (), // (terminated)
+ .in_channel (1'b0), // (terminated)
+ .out_channel () // (terminated)
+ );
+
+ altera_merlin_master_agent #(
+ .PKT_PROTECTION_H (68),
+ .PKT_PROTECTION_L (68),
+ .PKT_BEGIN_BURST (61),
+ .PKT_BURSTWRAP_H (60),
+ .PKT_BURSTWRAP_L (58),
+ .PKT_BYTE_CNT_H (57),
+ .PKT_BYTE_CNT_L (55),
+ .PKT_ADDR_H (49),
+ .PKT_ADDR_L (36),
+ .PKT_TRANS_COMPRESSED_READ (50),
+ .PKT_TRANS_POSTED (51),
+ .PKT_TRANS_WRITE (52),
+ .PKT_TRANS_READ (53),
+ .PKT_TRANS_LOCK (54),
+ .PKT_DATA_H (31),
+ .PKT_DATA_L (0),
+ .PKT_BYTEEN_H (35),
+ .PKT_BYTEEN_L (32),
+ .PKT_SRC_ID_H (64),
+ .PKT_SRC_ID_L (62),
+ .PKT_DEST_ID_H (67),
+ .PKT_DEST_ID_L (65),
+ .ST_DATA_W (69),
+ .ST_CHANNEL_W (8),
+ .AV_BURSTCOUNT_W (3),
+ .SUPPRESS_0_BYTEEN_RSP (0),
+ .ID (0),
+ .BURSTWRAP_VALUE (7)
+ ) tx_bridge_m0_translator_avalon_universal_master_0_agent (
+ .clk (tx_clk_clk), // clk.clk
+ .reset (rst_controller_001_reset_out_reset), // clk_reset.reset
+ .av_address (tx_bridge_m0_translator_avalon_universal_master_0_address), // av.address
+ .av_write (tx_bridge_m0_translator_avalon_universal_master_0_write), // .write
+ .av_read (tx_bridge_m0_translator_avalon_universal_master_0_read), // .read
+ .av_writedata (tx_bridge_m0_translator_avalon_universal_master_0_writedata), // .writedata
+ .av_readdata (tx_bridge_m0_translator_avalon_universal_master_0_readdata), // .readdata
+ .av_waitrequest (tx_bridge_m0_translator_avalon_universal_master_0_waitrequest), // .waitrequest
+ .av_readdatavalid (tx_bridge_m0_translator_avalon_universal_master_0_readdatavalid), // .readdatavalid
+ .av_byteenable (tx_bridge_m0_translator_avalon_universal_master_0_byteenable), // .byteenable
+ .av_burstcount (tx_bridge_m0_translator_avalon_universal_master_0_burstcount), // .burstcount
+ .av_debugaccess (tx_bridge_m0_translator_avalon_universal_master_0_debugaccess), // .debugaccess
+ .av_lock (tx_bridge_m0_translator_avalon_universal_master_0_lock), // .lock
+ .cp_valid (tx_bridge_m0_translator_avalon_universal_master_0_agent_cp_valid), // cp.valid
+ .cp_data (tx_bridge_m0_translator_avalon_universal_master_0_agent_cp_data), // .data
+ .cp_startofpacket (tx_bridge_m0_translator_avalon_universal_master_0_agent_cp_startofpacket), // .startofpacket
+ .cp_endofpacket (tx_bridge_m0_translator_avalon_universal_master_0_agent_cp_endofpacket), // .endofpacket
+ .cp_ready (tx_bridge_m0_translator_avalon_universal_master_0_agent_cp_ready), // .ready
+ .rp_valid (limiter_001_rsp_src_valid), // rp.valid
+ .rp_data (limiter_001_rsp_src_data), // .data
+ .rp_channel (limiter_001_rsp_src_channel), // .channel
+ .rp_startofpacket (limiter_001_rsp_src_startofpacket), // .startofpacket
+ .rp_endofpacket (limiter_001_rsp_src_endofpacket), // .endofpacket
+ .rp_ready (limiter_001_rsp_src_ready) // .ready
+ );
+
+ altera_merlin_slave_agent #(
+ .PKT_DATA_H (31),
+ .PKT_DATA_L (0),
+ .PKT_BEGIN_BURST (61),
+ .PKT_SYMBOL_W (8),
+ .PKT_BYTEEN_H (35),
+ .PKT_BYTEEN_L (32),
+ .PKT_ADDR_H (49),
+ .PKT_ADDR_L (36),
+ .PKT_TRANS_COMPRESSED_READ (50),
+ .PKT_TRANS_POSTED (51),
+ .PKT_TRANS_WRITE (52),
+ .PKT_TRANS_READ (53),
+ .PKT_TRANS_LOCK (54),
+ .PKT_SRC_ID_H (64),
+ .PKT_SRC_ID_L (62),
+ .PKT_DEST_ID_H (67),
+ .PKT_DEST_ID_L (65),
+ .PKT_BURSTWRAP_H (60),
+ .PKT_BURSTWRAP_L (58),
+ .PKT_BYTE_CNT_H (57),
+ .PKT_BYTE_CNT_L (55),
+ .PKT_PROTECTION_H (68),
+ .PKT_PROTECTION_L (68),
+ .ST_CHANNEL_W (8),
+ .ST_DATA_W (69),
+ .AVS_BURSTCOUNT_W (3),
+ .SUPPRESS_0_BYTEEN_CMD (0),
+ .PREVENT_FIFO_OVERFLOW (1)
+ ) tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent (
+ .clk (tx_clk_clk), // clk.clk
+ .reset (rst_controller_001_reset_out_reset), // clk_reset.reset
+ .m0_address (tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_address), // m0.address
+ .m0_burstcount (tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_burstcount), // .burstcount
+ .m0_byteenable (tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_byteenable), // .byteenable
+ .m0_debugaccess (tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_debugaccess), // .debugaccess
+ .m0_lock (tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_lock), // .lock
+ .m0_readdata (tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_readdata), // .readdata
+ .m0_readdatavalid (tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_readdatavalid), // .readdatavalid
+ .m0_read (tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_read), // .read
+ .m0_waitrequest (tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_waitrequest), // .waitrequest
+ .m0_writedata (tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_writedata), // .writedata
+ .m0_write (tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_write), // .write
+ .rp_endofpacket (tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rp_endofpacket), // rp.endofpacket
+ .rp_ready (tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rp_ready), // .ready
+ .rp_valid (tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rp_valid), // .valid
+ .rp_data (tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rp_data), // .data
+ .rp_startofpacket (tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rp_startofpacket), // .startofpacket
+ .cp_ready (cmd_xbar_demux_001_src5_ready), // cp.ready
+ .cp_valid (cmd_xbar_demux_001_src5_valid), // .valid
+ .cp_data (cmd_xbar_demux_001_src5_data), // .data
+ .cp_startofpacket (cmd_xbar_demux_001_src5_startofpacket), // .startofpacket
+ .cp_endofpacket (cmd_xbar_demux_001_src5_endofpacket), // .endofpacket
+ .cp_channel (cmd_xbar_demux_001_src5_channel), // .channel
+ .rf_sink_ready (tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready), // rf_sink.ready
+ .rf_sink_valid (tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid), // .valid
+ .rf_sink_startofpacket (tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), // .startofpacket
+ .rf_sink_endofpacket (tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket), // .endofpacket
+ .rf_sink_data (tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data), // .data
+ .rf_source_ready (tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rf_source_ready), // rf_source.ready
+ .rf_source_valid (tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rf_source_valid), // .valid
+ .rf_source_startofpacket (tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rf_source_startofpacket), // .startofpacket
+ .rf_source_endofpacket (tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rf_source_endofpacket), // .endofpacket
+ .rf_source_data (tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rf_source_data), // .data
+ .rdata_fifo_sink_ready (tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready), // rdata_fifo_sink.ready
+ .rdata_fifo_sink_valid (tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid), // .valid
+ .rdata_fifo_sink_data (tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data), // .data
+ .rdata_fifo_src_ready (tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready), // rdata_fifo_src.ready
+ .rdata_fifo_src_valid (tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid), // .valid
+ .rdata_fifo_src_data (tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data) // .data
+ );
+
+ altera_avalon_sc_fifo #(
+ .SYMBOLS_PER_BEAT (1),
+ .BITS_PER_SYMBOL (70),
+ .FIFO_DEPTH (2),
+ .CHANNEL_WIDTH (0),
+ .ERROR_WIDTH (0),
+ .USE_PACKETS (1),
+ .USE_FILL_LEVEL (0),
+ .EMPTY_LATENCY (1),
+ .USE_MEMORY_BLOCKS (0),
+ .USE_STORE_FORWARD (0),
+ .USE_ALMOST_FULL_IF (0),
+ .USE_ALMOST_EMPTY_IF (0)
+ ) tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo (
+ .clk (tx_clk_clk), // clk.clk
+ .reset (rst_controller_001_reset_out_reset), // clk_reset.reset
+ .in_data (tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rf_source_data), // in.data
+ .in_valid (tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rf_source_valid), // .valid
+ .in_ready (tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rf_source_ready), // .ready
+ .in_startofpacket (tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rf_source_startofpacket), // .startofpacket
+ .in_endofpacket (tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rf_source_endofpacket), // .endofpacket
+ .out_data (tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data), // out.data
+ .out_valid (tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid), // .valid
+ .out_ready (tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready), // .ready
+ .out_startofpacket (tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), // .startofpacket
+ .out_endofpacket (tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket), // .endofpacket
+ .csr_address (2'b00), // (terminated)
+ .csr_read (1'b0), // (terminated)
+ .csr_write (1'b0), // (terminated)
+ .csr_readdata (), // (terminated)
+ .csr_writedata (32'b00000000000000000000000000000000), // (terminated)
+ .almost_full_data (), // (terminated)
+ .almost_empty_data (), // (terminated)
+ .in_empty (1'b0), // (terminated)
+ .out_empty (), // (terminated)
+ .in_error (1'b0), // (terminated)
+ .out_error (), // (terminated)
+ .in_channel (1'b0), // (terminated)
+ .out_channel () // (terminated)
+ );
+
+ altera_merlin_slave_agent #(
+ .PKT_DATA_H (31),
+ .PKT_DATA_L (0),
+ .PKT_BEGIN_BURST (61),
+ .PKT_SYMBOL_W (8),
+ .PKT_BYTEEN_H (35),
+ .PKT_BYTEEN_L (32),
+ .PKT_ADDR_H (49),
+ .PKT_ADDR_L (36),
+ .PKT_TRANS_COMPRESSED_READ (50),
+ .PKT_TRANS_POSTED (51),
+ .PKT_TRANS_WRITE (52),
+ .PKT_TRANS_READ (53),
+ .PKT_TRANS_LOCK (54),
+ .PKT_SRC_ID_H (64),
+ .PKT_SRC_ID_L (62),
+ .PKT_DEST_ID_H (67),
+ .PKT_DEST_ID_L (65),
+ .PKT_BURSTWRAP_H (60),
+ .PKT_BURSTWRAP_L (58),
+ .PKT_BYTE_CNT_H (57),
+ .PKT_BYTE_CNT_L (55),
+ .PKT_PROTECTION_H (68),
+ .PKT_PROTECTION_L (68),
+ .ST_CHANNEL_W (8),
+ .ST_DATA_W (69),
+ .AVS_BURSTCOUNT_W (3),
+ .SUPPRESS_0_BYTEEN_CMD (0),
+ .PREVENT_FIFO_OVERFLOW (1)
+ ) tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent (
+ .clk (tx_clk_clk), // clk.clk
+ .reset (rst_controller_001_reset_out_reset), // clk_reset.reset
+ .m0_address (tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_m0_address), // m0.address
+ .m0_burstcount (tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_m0_burstcount), // .burstcount
+ .m0_byteenable (tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_m0_byteenable), // .byteenable
+ .m0_debugaccess (tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_m0_debugaccess), // .debugaccess
+ .m0_lock (tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_m0_lock), // .lock
+ .m0_readdata (tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_m0_readdata), // .readdata
+ .m0_readdatavalid (tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_m0_readdatavalid), // .readdatavalid
+ .m0_read (tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_m0_read), // .read
+ .m0_waitrequest (tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_m0_waitrequest), // .waitrequest
+ .m0_writedata (tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_m0_writedata), // .writedata
+ .m0_write (tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_m0_write), // .write
+ .rp_endofpacket (tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rp_endofpacket), // rp.endofpacket
+ .rp_ready (tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rp_ready), // .ready
+ .rp_valid (tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rp_valid), // .valid
+ .rp_data (tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rp_data), // .data
+ .rp_startofpacket (tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rp_startofpacket), // .startofpacket
+ .cp_ready (cmd_xbar_demux_001_src4_ready), // cp.ready
+ .cp_valid (cmd_xbar_demux_001_src4_valid), // .valid
+ .cp_data (cmd_xbar_demux_001_src4_data), // .data
+ .cp_startofpacket (cmd_xbar_demux_001_src4_startofpacket), // .startofpacket
+ .cp_endofpacket (cmd_xbar_demux_001_src4_endofpacket), // .endofpacket
+ .cp_channel (cmd_xbar_demux_001_src4_channel), // .channel
+ .rf_sink_ready (tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready), // rf_sink.ready
+ .rf_sink_valid (tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid), // .valid
+ .rf_sink_startofpacket (tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), // .startofpacket
+ .rf_sink_endofpacket (tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket), // .endofpacket
+ .rf_sink_data (tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data), // .data
+ .rf_source_ready (tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rf_source_ready), // rf_source.ready
+ .rf_source_valid (tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rf_source_valid), // .valid
+ .rf_source_startofpacket (tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rf_source_startofpacket), // .startofpacket
+ .rf_source_endofpacket (tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rf_source_endofpacket), // .endofpacket
+ .rf_source_data (tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rf_source_data), // .data
+ .rdata_fifo_sink_ready (tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready), // rdata_fifo_sink.ready
+ .rdata_fifo_sink_valid (tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid), // .valid
+ .rdata_fifo_sink_data (tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data), // .data
+ .rdata_fifo_src_ready (tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready), // rdata_fifo_src.ready
+ .rdata_fifo_src_valid (tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid), // .valid
+ .rdata_fifo_src_data (tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data) // .data
+ );
+
+ altera_avalon_sc_fifo #(
+ .SYMBOLS_PER_BEAT (1),
+ .BITS_PER_SYMBOL (70),
+ .FIFO_DEPTH (2),
+ .CHANNEL_WIDTH (0),
+ .ERROR_WIDTH (0),
+ .USE_PACKETS (1),
+ .USE_FILL_LEVEL (0),
+ .EMPTY_LATENCY (1),
+ .USE_MEMORY_BLOCKS (0),
+ .USE_STORE_FORWARD (0),
+ .USE_ALMOST_FULL_IF (0),
+ .USE_ALMOST_EMPTY_IF (0)
+ ) tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo (
+ .clk (tx_clk_clk), // clk.clk
+ .reset (rst_controller_001_reset_out_reset), // clk_reset.reset
+ .in_data (tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rf_source_data), // in.data
+ .in_valid (tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rf_source_valid), // .valid
+ .in_ready (tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rf_source_ready), // .ready
+ .in_startofpacket (tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rf_source_startofpacket), // .startofpacket
+ .in_endofpacket (tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rf_source_endofpacket), // .endofpacket
+ .out_data (tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data), // out.data
+ .out_valid (tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid), // .valid
+ .out_ready (tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready), // .ready
+ .out_startofpacket (tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), // .startofpacket
+ .out_endofpacket (tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket), // .endofpacket
+ .csr_address (2'b00), // (terminated)
+ .csr_read (1'b0), // (terminated)
+ .csr_write (1'b0), // (terminated)
+ .csr_readdata (), // (terminated)
+ .csr_writedata (32'b00000000000000000000000000000000), // (terminated)
+ .almost_full_data (), // (terminated)
+ .almost_empty_data (), // (terminated)
+ .in_empty (1'b0), // (terminated)
+ .out_empty (), // (terminated)
+ .in_error (1'b0), // (terminated)
+ .out_error (), // (terminated)
+ .in_channel (1'b0), // (terminated)
+ .out_channel () // (terminated)
+ );
+
+ altera_merlin_slave_agent #(
+ .PKT_DATA_H (31),
+ .PKT_DATA_L (0),
+ .PKT_BEGIN_BURST (61),
+ .PKT_SYMBOL_W (8),
+ .PKT_BYTEEN_H (35),
+ .PKT_BYTEEN_L (32),
+ .PKT_ADDR_H (49),
+ .PKT_ADDR_L (36),
+ .PKT_TRANS_COMPRESSED_READ (50),
+ .PKT_TRANS_POSTED (51),
+ .PKT_TRANS_WRITE (52),
+ .PKT_TRANS_READ (53),
+ .PKT_TRANS_LOCK (54),
+ .PKT_SRC_ID_H (64),
+ .PKT_SRC_ID_L (62),
+ .PKT_DEST_ID_H (67),
+ .PKT_DEST_ID_L (65),
+ .PKT_BURSTWRAP_H (60),
+ .PKT_BURSTWRAP_L (58),
+ .PKT_BYTE_CNT_H (57),
+ .PKT_BYTE_CNT_L (55),
+ .PKT_PROTECTION_H (68),
+ .PKT_PROTECTION_L (68),
+ .ST_CHANNEL_W (8),
+ .ST_DATA_W (69),
+ .AVS_BURSTCOUNT_W (3),
+ .SUPPRESS_0_BYTEEN_CMD (0),
+ .PREVENT_FIFO_OVERFLOW (1)
+ ) tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent (
+ .clk (tx_clk_clk), // clk.clk
+ .reset (rst_controller_001_reset_out_reset), // clk_reset.reset
+ .m0_address (tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_m0_address), // m0.address
+ .m0_burstcount (tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_m0_burstcount), // .burstcount
+ .m0_byteenable (tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_m0_byteenable), // .byteenable
+ .m0_debugaccess (tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_m0_debugaccess), // .debugaccess
+ .m0_lock (tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_m0_lock), // .lock
+ .m0_readdata (tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_m0_readdata), // .readdata
+ .m0_readdatavalid (tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_m0_readdatavalid), // .readdatavalid
+ .m0_read (tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_m0_read), // .read
+ .m0_waitrequest (tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_m0_waitrequest), // .waitrequest
+ .m0_writedata (tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_m0_writedata), // .writedata
+ .m0_write (tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_m0_write), // .write
+ .rp_endofpacket (tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rp_endofpacket), // rp.endofpacket
+ .rp_ready (tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rp_ready), // .ready
+ .rp_valid (tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rp_valid), // .valid
+ .rp_data (tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rp_data), // .data
+ .rp_startofpacket (tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rp_startofpacket), // .startofpacket
+ .cp_ready (cmd_xbar_demux_001_src1_ready), // cp.ready
+ .cp_valid (cmd_xbar_demux_001_src1_valid), // .valid
+ .cp_data (cmd_xbar_demux_001_src1_data), // .data
+ .cp_startofpacket (cmd_xbar_demux_001_src1_startofpacket), // .startofpacket
+ .cp_endofpacket (cmd_xbar_demux_001_src1_endofpacket), // .endofpacket
+ .cp_channel (cmd_xbar_demux_001_src1_channel), // .channel
+ .rf_sink_ready (tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready), // rf_sink.ready
+ .rf_sink_valid (tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid), // .valid
+ .rf_sink_startofpacket (tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), // .startofpacket
+ .rf_sink_endofpacket (tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket), // .endofpacket
+ .rf_sink_data (tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data), // .data
+ .rf_source_ready (tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rf_source_ready), // rf_source.ready
+ .rf_source_valid (tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rf_source_valid), // .valid
+ .rf_source_startofpacket (tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rf_source_startofpacket), // .startofpacket
+ .rf_source_endofpacket (tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rf_source_endofpacket), // .endofpacket
+ .rf_source_data (tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rf_source_data), // .data
+ .rdata_fifo_sink_ready (tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready), // rdata_fifo_sink.ready
+ .rdata_fifo_sink_valid (tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid), // .valid
+ .rdata_fifo_sink_data (tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data), // .data
+ .rdata_fifo_src_ready (tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready), // rdata_fifo_src.ready
+ .rdata_fifo_src_valid (tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid), // .valid
+ .rdata_fifo_src_data (tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data) // .data
+ );
+
+ altera_avalon_sc_fifo #(
+ .SYMBOLS_PER_BEAT (1),
+ .BITS_PER_SYMBOL (70),
+ .FIFO_DEPTH (2),
+ .CHANNEL_WIDTH (0),
+ .ERROR_WIDTH (0),
+ .USE_PACKETS (1),
+ .USE_FILL_LEVEL (0),
+ .EMPTY_LATENCY (1),
+ .USE_MEMORY_BLOCKS (0),
+ .USE_STORE_FORWARD (0),
+ .USE_ALMOST_FULL_IF (0),
+ .USE_ALMOST_EMPTY_IF (0)
+ ) tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo (
+ .clk (tx_clk_clk), // clk.clk
+ .reset (rst_controller_001_reset_out_reset), // clk_reset.reset
+ .in_data (tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rf_source_data), // in.data
+ .in_valid (tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rf_source_valid), // .valid
+ .in_ready (tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rf_source_ready), // .ready
+ .in_startofpacket (tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rf_source_startofpacket), // .startofpacket
+ .in_endofpacket (tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rf_source_endofpacket), // .endofpacket
+ .out_data (tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data), // out.data
+ .out_valid (tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid), // .valid
+ .out_ready (tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready), // .ready
+ .out_startofpacket (tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), // .startofpacket
+ .out_endofpacket (tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket), // .endofpacket
+ .csr_address (2'b00), // (terminated)
+ .csr_read (1'b0), // (terminated)
+ .csr_write (1'b0), // (terminated)
+ .csr_readdata (), // (terminated)
+ .csr_writedata (32'b00000000000000000000000000000000), // (terminated)
+ .almost_full_data (), // (terminated)
+ .almost_empty_data (), // (terminated)
+ .in_empty (1'b0), // (terminated)
+ .out_empty (), // (terminated)
+ .in_error (1'b0), // (terminated)
+ .out_error (), // (terminated)
+ .in_channel (1'b0), // (terminated)
+ .out_channel () // (terminated)
+ );
+
+ altera_merlin_slave_agent #(
+ .PKT_DATA_H (31),
+ .PKT_DATA_L (0),
+ .PKT_BEGIN_BURST (61),
+ .PKT_SYMBOL_W (8),
+ .PKT_BYTEEN_H (35),
+ .PKT_BYTEEN_L (32),
+ .PKT_ADDR_H (49),
+ .PKT_ADDR_L (36),
+ .PKT_TRANS_COMPRESSED_READ (50),
+ .PKT_TRANS_POSTED (51),
+ .PKT_TRANS_WRITE (52),
+ .PKT_TRANS_READ (53),
+ .PKT_TRANS_LOCK (54),
+ .PKT_SRC_ID_H (64),
+ .PKT_SRC_ID_L (62),
+ .PKT_DEST_ID_H (67),
+ .PKT_DEST_ID_L (65),
+ .PKT_BURSTWRAP_H (60),
+ .PKT_BURSTWRAP_L (58),
+ .PKT_BYTE_CNT_H (57),
+ .PKT_BYTE_CNT_L (55),
+ .PKT_PROTECTION_H (68),
+ .PKT_PROTECTION_L (68),
+ .ST_CHANNEL_W (8),
+ .ST_DATA_W (69),
+ .AVS_BURSTCOUNT_W (3),
+ .SUPPRESS_0_BYTEEN_CMD (0),
+ .PREVENT_FIFO_OVERFLOW (1)
+ ) tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent (
+ .clk (tx_clk_clk), // clk.clk
+ .reset (rst_controller_001_reset_out_reset), // clk_reset.reset
+ .m0_address (tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_m0_address), // m0.address
+ .m0_burstcount (tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_m0_burstcount), // .burstcount
+ .m0_byteenable (tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_m0_byteenable), // .byteenable
+ .m0_debugaccess (tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_m0_debugaccess), // .debugaccess
+ .m0_lock (tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_m0_lock), // .lock
+ .m0_readdata (tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_m0_readdata), // .readdata
+ .m0_readdatavalid (tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_m0_readdatavalid), // .readdatavalid
+ .m0_read (tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_m0_read), // .read
+ .m0_waitrequest (tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_m0_waitrequest), // .waitrequest
+ .m0_writedata (tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_m0_writedata), // .writedata
+ .m0_write (tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_m0_write), // .write
+ .rp_endofpacket (tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rp_endofpacket), // rp.endofpacket
+ .rp_ready (tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rp_ready), // .ready
+ .rp_valid (tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rp_valid), // .valid
+ .rp_data (tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rp_data), // .data
+ .rp_startofpacket (tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rp_startofpacket), // .startofpacket
+ .cp_ready (cmd_xbar_demux_001_src2_ready), // cp.ready
+ .cp_valid (cmd_xbar_demux_001_src2_valid), // .valid
+ .cp_data (cmd_xbar_demux_001_src2_data), // .data
+ .cp_startofpacket (cmd_xbar_demux_001_src2_startofpacket), // .startofpacket
+ .cp_endofpacket (cmd_xbar_demux_001_src2_endofpacket), // .endofpacket
+ .cp_channel (cmd_xbar_demux_001_src2_channel), // .channel
+ .rf_sink_ready (tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready), // rf_sink.ready
+ .rf_sink_valid (tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid), // .valid
+ .rf_sink_startofpacket (tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), // .startofpacket
+ .rf_sink_endofpacket (tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket), // .endofpacket
+ .rf_sink_data (tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data), // .data
+ .rf_source_ready (tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rf_source_ready), // rf_source.ready
+ .rf_source_valid (tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rf_source_valid), // .valid
+ .rf_source_startofpacket (tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rf_source_startofpacket), // .startofpacket
+ .rf_source_endofpacket (tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rf_source_endofpacket), // .endofpacket
+ .rf_source_data (tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rf_source_data), // .data
+ .rdata_fifo_sink_ready (tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready), // rdata_fifo_sink.ready
+ .rdata_fifo_sink_valid (tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid), // .valid
+ .rdata_fifo_sink_data (tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data), // .data
+ .rdata_fifo_src_ready (tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready), // rdata_fifo_src.ready
+ .rdata_fifo_src_valid (tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid), // .valid
+ .rdata_fifo_src_data (tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data) // .data
+ );
+
+ altera_avalon_sc_fifo #(
+ .SYMBOLS_PER_BEAT (1),
+ .BITS_PER_SYMBOL (70),
+ .FIFO_DEPTH (2),
+ .CHANNEL_WIDTH (0),
+ .ERROR_WIDTH (0),
+ .USE_PACKETS (1),
+ .USE_FILL_LEVEL (0),
+ .EMPTY_LATENCY (1),
+ .USE_MEMORY_BLOCKS (0),
+ .USE_STORE_FORWARD (0),
+ .USE_ALMOST_FULL_IF (0),
+ .USE_ALMOST_EMPTY_IF (0)
+ ) tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo (
+ .clk (tx_clk_clk), // clk.clk
+ .reset (rst_controller_001_reset_out_reset), // clk_reset.reset
+ .in_data (tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rf_source_data), // in.data
+ .in_valid (tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rf_source_valid), // .valid
+ .in_ready (tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rf_source_ready), // .ready
+ .in_startofpacket (tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rf_source_startofpacket), // .startofpacket
+ .in_endofpacket (tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rf_source_endofpacket), // .endofpacket
+ .out_data (tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data), // out.data
+ .out_valid (tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid), // .valid
+ .out_ready (tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready), // .ready
+ .out_startofpacket (tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), // .startofpacket
+ .out_endofpacket (tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket), // .endofpacket
+ .csr_address (2'b00), // (terminated)
+ .csr_read (1'b0), // (terminated)
+ .csr_write (1'b0), // (terminated)
+ .csr_readdata (), // (terminated)
+ .csr_writedata (32'b00000000000000000000000000000000), // (terminated)
+ .almost_full_data (), // (terminated)
+ .almost_empty_data (), // (terminated)
+ .in_empty (1'b0), // (terminated)
+ .out_empty (), // (terminated)
+ .in_error (1'b0), // (terminated)
+ .out_error (), // (terminated)
+ .in_channel (1'b0), // (terminated)
+ .out_channel () // (terminated)
+ );
+
+ altera_merlin_slave_agent #(
+ .PKT_DATA_H (31),
+ .PKT_DATA_L (0),
+ .PKT_BEGIN_BURST (61),
+ .PKT_SYMBOL_W (8),
+ .PKT_BYTEEN_H (35),
+ .PKT_BYTEEN_L (32),
+ .PKT_ADDR_H (49),
+ .PKT_ADDR_L (36),
+ .PKT_TRANS_COMPRESSED_READ (50),
+ .PKT_TRANS_POSTED (51),
+ .PKT_TRANS_WRITE (52),
+ .PKT_TRANS_READ (53),
+ .PKT_TRANS_LOCK (54),
+ .PKT_SRC_ID_H (64),
+ .PKT_SRC_ID_L (62),
+ .PKT_DEST_ID_H (67),
+ .PKT_DEST_ID_L (65),
+ .PKT_BURSTWRAP_H (60),
+ .PKT_BURSTWRAP_L (58),
+ .PKT_BYTE_CNT_H (57),
+ .PKT_BYTE_CNT_L (55),
+ .PKT_PROTECTION_H (68),
+ .PKT_PROTECTION_L (68),
+ .ST_CHANNEL_W (7),
+ .ST_DATA_W (69),
+ .AVS_BURSTCOUNT_W (3),
+ .SUPPRESS_0_BYTEEN_CMD (0),
+ .PREVENT_FIFO_OVERFLOW (1)
+ ) rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent (
+ .clk (rx_clk_clk), // clk.clk
+ .reset (rst_controller_002_reset_out_reset), // clk_reset.reset
+ .m0_address (rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_m0_address), // m0.address
+ .m0_burstcount (rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_m0_burstcount), // .burstcount
+ .m0_byteenable (rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_m0_byteenable), // .byteenable
+ .m0_debugaccess (rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_m0_debugaccess), // .debugaccess
+ .m0_lock (rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_m0_lock), // .lock
+ .m0_readdata (rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_m0_readdata), // .readdata
+ .m0_readdatavalid (rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_m0_readdatavalid), // .readdatavalid
+ .m0_read (rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_m0_read), // .read
+ .m0_waitrequest (rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_m0_waitrequest), // .waitrequest
+ .m0_writedata (rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_m0_writedata), // .writedata
+ .m0_write (rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_m0_write), // .write
+ .rp_endofpacket (rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rp_endofpacket), // rp.endofpacket
+ .rp_ready (rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rp_ready), // .ready
+ .rp_valid (rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rp_valid), // .valid
+ .rp_data (rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rp_data), // .data
+ .rp_startofpacket (rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rp_startofpacket), // .startofpacket
+ .cp_ready (cmd_xbar_demux_002_src1_ready), // cp.ready
+ .cp_valid (cmd_xbar_demux_002_src1_valid), // .valid
+ .cp_data (cmd_xbar_demux_002_src1_data), // .data
+ .cp_startofpacket (cmd_xbar_demux_002_src1_startofpacket), // .startofpacket
+ .cp_endofpacket (cmd_xbar_demux_002_src1_endofpacket), // .endofpacket
+ .cp_channel (cmd_xbar_demux_002_src1_channel), // .channel
+ .rf_sink_ready (rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready), // rf_sink.ready
+ .rf_sink_valid (rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid), // .valid
+ .rf_sink_startofpacket (rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), // .startofpacket
+ .rf_sink_endofpacket (rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket), // .endofpacket
+ .rf_sink_data (rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data), // .data
+ .rf_source_ready (rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rf_source_ready), // rf_source.ready
+ .rf_source_valid (rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rf_source_valid), // .valid
+ .rf_source_startofpacket (rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rf_source_startofpacket), // .startofpacket
+ .rf_source_endofpacket (rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rf_source_endofpacket), // .endofpacket
+ .rf_source_data (rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rf_source_data), // .data
+ .rdata_fifo_sink_ready (rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready), // rdata_fifo_sink.ready
+ .rdata_fifo_sink_valid (rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid), // .valid
+ .rdata_fifo_sink_data (rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data), // .data
+ .rdata_fifo_src_ready (rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready), // rdata_fifo_src.ready
+ .rdata_fifo_src_valid (rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid), // .valid
+ .rdata_fifo_src_data (rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data) // .data
+ );
+
+ altera_avalon_sc_fifo #(
+ .SYMBOLS_PER_BEAT (1),
+ .BITS_PER_SYMBOL (70),
+ .FIFO_DEPTH (2),
+ .CHANNEL_WIDTH (0),
+ .ERROR_WIDTH (0),
+ .USE_PACKETS (1),
+ .USE_FILL_LEVEL (0),
+ .EMPTY_LATENCY (1),
+ .USE_MEMORY_BLOCKS (0),
+ .USE_STORE_FORWARD (0),
+ .USE_ALMOST_FULL_IF (0),
+ .USE_ALMOST_EMPTY_IF (0)
+ ) rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rsp_fifo (
+ .clk (rx_clk_clk), // clk.clk
+ .reset (rst_controller_002_reset_out_reset), // clk_reset.reset
+ .in_data (rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rf_source_data), // in.data
+ .in_valid (rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rf_source_valid), // .valid
+ .in_ready (rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rf_source_ready), // .ready
+ .in_startofpacket (rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rf_source_startofpacket), // .startofpacket
+ .in_endofpacket (rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rf_source_endofpacket), // .endofpacket
+ .out_data (rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data), // out.data
+ .out_valid (rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid), // .valid
+ .out_ready (rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready), // .ready
+ .out_startofpacket (rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), // .startofpacket
+ .out_endofpacket (rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket), // .endofpacket
+ .csr_address (2'b00), // (terminated)
+ .csr_read (1'b0), // (terminated)
+ .csr_write (1'b0), // (terminated)
+ .csr_readdata (), // (terminated)
+ .csr_writedata (32'b00000000000000000000000000000000), // (terminated)
+ .almost_full_data (), // (terminated)
+ .almost_empty_data (), // (terminated)
+ .in_empty (1'b0), // (terminated)
+ .out_empty (), // (terminated)
+ .in_error (1'b0), // (terminated)
+ .out_error (), // (terminated)
+ .in_channel (1'b0), // (terminated)
+ .out_channel () // (terminated)
+ );
+
+ altera_merlin_slave_agent #(
+ .PKT_DATA_H (31),
+ .PKT_DATA_L (0),
+ .PKT_BEGIN_BURST (61),
+ .PKT_SYMBOL_W (8),
+ .PKT_BYTEEN_H (35),
+ .PKT_BYTEEN_L (32),
+ .PKT_ADDR_H (49),
+ .PKT_ADDR_L (36),
+ .PKT_TRANS_COMPRESSED_READ (50),
+ .PKT_TRANS_POSTED (51),
+ .PKT_TRANS_WRITE (52),
+ .PKT_TRANS_READ (53),
+ .PKT_TRANS_LOCK (54),
+ .PKT_SRC_ID_H (64),
+ .PKT_SRC_ID_L (62),
+ .PKT_DEST_ID_H (67),
+ .PKT_DEST_ID_L (65),
+ .PKT_BURSTWRAP_H (60),
+ .PKT_BURSTWRAP_L (58),
+ .PKT_BYTE_CNT_H (57),
+ .PKT_BYTE_CNT_L (55),
+ .PKT_PROTECTION_H (68),
+ .PKT_PROTECTION_L (68),
+ .ST_CHANNEL_W (7),
+ .ST_DATA_W (69),
+ .AVS_BURSTCOUNT_W (3),
+ .SUPPRESS_0_BYTEEN_CMD (0),
+ .PREVENT_FIFO_OVERFLOW (1)
+ ) rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent (
+ .clk (rx_clk_clk), // clk.clk
+ .reset (rst_controller_002_reset_out_reset), // clk_reset.reset
+ .m0_address (rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_address), // m0.address
+ .m0_burstcount (rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_burstcount), // .burstcount
+ .m0_byteenable (rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_byteenable), // .byteenable
+ .m0_debugaccess (rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_debugaccess), // .debugaccess
+ .m0_lock (rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_lock), // .lock
+ .m0_readdata (rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_readdata), // .readdata
+ .m0_readdatavalid (rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_readdatavalid), // .readdatavalid
+ .m0_read (rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_read), // .read
+ .m0_waitrequest (rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_waitrequest), // .waitrequest
+ .m0_writedata (rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_writedata), // .writedata
+ .m0_write (rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_write), // .write
+ .rp_endofpacket (rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rp_endofpacket), // rp.endofpacket
+ .rp_ready (rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rp_ready), // .ready
+ .rp_valid (rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rp_valid), // .valid
+ .rp_data (rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rp_data), // .data
+ .rp_startofpacket (rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rp_startofpacket), // .startofpacket
+ .cp_ready (cmd_xbar_demux_002_src0_ready), // cp.ready
+ .cp_valid (cmd_xbar_demux_002_src0_valid), // .valid
+ .cp_data (cmd_xbar_demux_002_src0_data), // .data
+ .cp_startofpacket (cmd_xbar_demux_002_src0_startofpacket), // .startofpacket
+ .cp_endofpacket (cmd_xbar_demux_002_src0_endofpacket), // .endofpacket
+ .cp_channel (cmd_xbar_demux_002_src0_channel), // .channel
+ .rf_sink_ready (rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready), // rf_sink.ready
+ .rf_sink_valid (rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid), // .valid
+ .rf_sink_startofpacket (rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), // .startofpacket
+ .rf_sink_endofpacket (rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket), // .endofpacket
+ .rf_sink_data (rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data), // .data
+ .rf_source_ready (rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rf_source_ready), // rf_source.ready
+ .rf_source_valid (rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rf_source_valid), // .valid
+ .rf_source_startofpacket (rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rf_source_startofpacket), // .startofpacket
+ .rf_source_endofpacket (rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rf_source_endofpacket), // .endofpacket
+ .rf_source_data (rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rf_source_data), // .data
+ .rdata_fifo_sink_ready (rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready), // rdata_fifo_sink.ready
+ .rdata_fifo_sink_valid (rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid), // .valid
+ .rdata_fifo_sink_data (rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data), // .data
+ .rdata_fifo_src_ready (rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready), // rdata_fifo_src.ready
+ .rdata_fifo_src_valid (rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid), // .valid
+ .rdata_fifo_src_data (rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data) // .data
+ );
+
+ altera_avalon_sc_fifo #(
+ .SYMBOLS_PER_BEAT (1),
+ .BITS_PER_SYMBOL (70),
+ .FIFO_DEPTH (2),
+ .CHANNEL_WIDTH (0),
+ .ERROR_WIDTH (0),
+ .USE_PACKETS (1),
+ .USE_FILL_LEVEL (0),
+ .EMPTY_LATENCY (1),
+ .USE_MEMORY_BLOCKS (0),
+ .USE_STORE_FORWARD (0),
+ .USE_ALMOST_FULL_IF (0),
+ .USE_ALMOST_EMPTY_IF (0)
+ ) rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo (
+ .clk (rx_clk_clk), // clk.clk
+ .reset (rst_controller_002_reset_out_reset), // clk_reset.reset
+ .in_data (rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rf_source_data), // in.data
+ .in_valid (rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rf_source_valid), // .valid
+ .in_ready (rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rf_source_ready), // .ready
+ .in_startofpacket (rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rf_source_startofpacket), // .startofpacket
+ .in_endofpacket (rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rf_source_endofpacket), // .endofpacket
+ .out_data (rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data), // out.data
+ .out_valid (rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid), // .valid
+ .out_ready (rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready), // .ready
+ .out_startofpacket (rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), // .startofpacket
+ .out_endofpacket (rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket), // .endofpacket
+ .csr_address (2'b00), // (terminated)
+ .csr_read (1'b0), // (terminated)
+ .csr_write (1'b0), // (terminated)
+ .csr_readdata (), // (terminated)
+ .csr_writedata (32'b00000000000000000000000000000000), // (terminated)
+ .almost_full_data (), // (terminated)
+ .almost_empty_data (), // (terminated)
+ .in_empty (1'b0), // (terminated)
+ .out_empty (), // (terminated)
+ .in_error (1'b0), // (terminated)
+ .out_error (), // (terminated)
+ .in_channel (1'b0), // (terminated)
+ .out_channel () // (terminated)
+ );
+
+ altera_merlin_slave_agent #(
+ .PKT_DATA_H (31),
+ .PKT_DATA_L (0),
+ .PKT_BEGIN_BURST (61),
+ .PKT_SYMBOL_W (8),
+ .PKT_BYTEEN_H (35),
+ .PKT_BYTEEN_L (32),
+ .PKT_ADDR_H (49),
+ .PKT_ADDR_L (36),
+ .PKT_TRANS_COMPRESSED_READ (50),
+ .PKT_TRANS_POSTED (51),
+ .PKT_TRANS_WRITE (52),
+ .PKT_TRANS_READ (53),
+ .PKT_TRANS_LOCK (54),
+ .PKT_SRC_ID_H (64),
+ .PKT_SRC_ID_L (62),
+ .PKT_DEST_ID_H (67),
+ .PKT_DEST_ID_L (65),
+ .PKT_BURSTWRAP_H (60),
+ .PKT_BURSTWRAP_L (58),
+ .PKT_BYTE_CNT_H (57),
+ .PKT_BYTE_CNT_L (55),
+ .PKT_PROTECTION_H (68),
+ .PKT_PROTECTION_L (68),
+ .ST_CHANNEL_W (7),
+ .ST_DATA_W (69),
+ .AVS_BURSTCOUNT_W (3),
+ .SUPPRESS_0_BYTEEN_CMD (0),
+ .PREVENT_FIFO_OVERFLOW (1)
+ ) rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent (
+ .clk (rx_clk_clk), // clk.clk
+ .reset (rst_controller_002_reset_out_reset), // clk_reset.reset
+ .m0_address (rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_m0_address), // m0.address
+ .m0_burstcount (rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_m0_burstcount), // .burstcount
+ .m0_byteenable (rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_m0_byteenable), // .byteenable
+ .m0_debugaccess (rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_m0_debugaccess), // .debugaccess
+ .m0_lock (rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_m0_lock), // .lock
+ .m0_readdata (rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_m0_readdata), // .readdata
+ .m0_readdatavalid (rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_m0_readdatavalid), // .readdatavalid
+ .m0_read (rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_m0_read), // .read
+ .m0_waitrequest (rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_m0_waitrequest), // .waitrequest
+ .m0_writedata (rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_m0_writedata), // .writedata
+ .m0_write (rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_m0_write), // .write
+ .rp_endofpacket (rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rp_endofpacket), // rp.endofpacket
+ .rp_ready (rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rp_ready), // .ready
+ .rp_valid (rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rp_valid), // .valid
+ .rp_data (rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rp_data), // .data
+ .rp_startofpacket (rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rp_startofpacket), // .startofpacket
+ .cp_ready (cmd_xbar_demux_002_src4_ready), // cp.ready
+ .cp_valid (cmd_xbar_demux_002_src4_valid), // .valid
+ .cp_data (cmd_xbar_demux_002_src4_data), // .data
+ .cp_startofpacket (cmd_xbar_demux_002_src4_startofpacket), // .startofpacket
+ .cp_endofpacket (cmd_xbar_demux_002_src4_endofpacket), // .endofpacket
+ .cp_channel (cmd_xbar_demux_002_src4_channel), // .channel
+ .rf_sink_ready (rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready), // rf_sink.ready
+ .rf_sink_valid (rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid), // .valid
+ .rf_sink_startofpacket (rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), // .startofpacket
+ .rf_sink_endofpacket (rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket), // .endofpacket
+ .rf_sink_data (rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data), // .data
+ .rf_source_ready (rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rf_source_ready), // rf_source.ready
+ .rf_source_valid (rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rf_source_valid), // .valid
+ .rf_source_startofpacket (rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rf_source_startofpacket), // .startofpacket
+ .rf_source_endofpacket (rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rf_source_endofpacket), // .endofpacket
+ .rf_source_data (rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rf_source_data), // .data
+ .rdata_fifo_sink_ready (rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready), // rdata_fifo_sink.ready
+ .rdata_fifo_sink_valid (rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid), // .valid
+ .rdata_fifo_sink_data (rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data), // .data
+ .rdata_fifo_src_ready (rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready), // rdata_fifo_src.ready
+ .rdata_fifo_src_valid (rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid), // .valid
+ .rdata_fifo_src_data (rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data) // .data
+ );
+
+ altera_avalon_sc_fifo #(
+ .SYMBOLS_PER_BEAT (1),
+ .BITS_PER_SYMBOL (70),
+ .FIFO_DEPTH (2),
+ .CHANNEL_WIDTH (0),
+ .ERROR_WIDTH (0),
+ .USE_PACKETS (1),
+ .USE_FILL_LEVEL (0),
+ .EMPTY_LATENCY (1),
+ .USE_MEMORY_BLOCKS (0),
+ .USE_STORE_FORWARD (0),
+ .USE_ALMOST_FULL_IF (0),
+ .USE_ALMOST_EMPTY_IF (0)
+ ) rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo (
+ .clk (rx_clk_clk), // clk.clk
+ .reset (rst_controller_002_reset_out_reset), // clk_reset.reset
+ .in_data (rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rf_source_data), // in.data
+ .in_valid (rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rf_source_valid), // .valid
+ .in_ready (rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rf_source_ready), // .ready
+ .in_startofpacket (rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rf_source_startofpacket), // .startofpacket
+ .in_endofpacket (rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rf_source_endofpacket), // .endofpacket
+ .out_data (rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data), // out.data
+ .out_valid (rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid), // .valid
+ .out_ready (rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready), // .ready
+ .out_startofpacket (rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), // .startofpacket
+ .out_endofpacket (rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket), // .endofpacket
+ .csr_address (2'b00), // (terminated)
+ .csr_read (1'b0), // (terminated)
+ .csr_write (1'b0), // (terminated)
+ .csr_readdata (), // (terminated)
+ .csr_writedata (32'b00000000000000000000000000000000), // (terminated)
+ .almost_full_data (), // (terminated)
+ .almost_empty_data (), // (terminated)
+ .in_empty (1'b0), // (terminated)
+ .out_empty (), // (terminated)
+ .in_error (1'b0), // (terminated)
+ .out_error (), // (terminated)
+ .in_channel (1'b0), // (terminated)
+ .out_channel () // (terminated)
+ );
+
+ altera_merlin_master_agent #(
+ .PKT_PROTECTION_H (68),
+ .PKT_PROTECTION_L (68),
+ .PKT_BEGIN_BURST (61),
+ .PKT_BURSTWRAP_H (60),
+ .PKT_BURSTWRAP_L (58),
+ .PKT_BYTE_CNT_H (57),
+ .PKT_BYTE_CNT_L (55),
+ .PKT_ADDR_H (49),
+ .PKT_ADDR_L (36),
+ .PKT_TRANS_COMPRESSED_READ (50),
+ .PKT_TRANS_POSTED (51),
+ .PKT_TRANS_WRITE (52),
+ .PKT_TRANS_READ (53),
+ .PKT_TRANS_LOCK (54),
+ .PKT_DATA_H (31),
+ .PKT_DATA_L (0),
+ .PKT_BYTEEN_H (35),
+ .PKT_BYTEEN_L (32),
+ .PKT_SRC_ID_H (64),
+ .PKT_SRC_ID_L (62),
+ .PKT_DEST_ID_H (67),
+ .PKT_DEST_ID_L (65),
+ .ST_DATA_W (69),
+ .ST_CHANNEL_W (7),
+ .AV_BURSTCOUNT_W (3),
+ .SUPPRESS_0_BYTEEN_RSP (0),
+ .ID (0),
+ .BURSTWRAP_VALUE (7)
+ ) rx_bridge_m0_translator_avalon_universal_master_0_agent (
+ .clk (rx_clk_clk), // clk.clk
+ .reset (rst_controller_002_reset_out_reset), // clk_reset.reset
+ .av_address (rx_bridge_m0_translator_avalon_universal_master_0_address), // av.address
+ .av_write (rx_bridge_m0_translator_avalon_universal_master_0_write), // .write
+ .av_read (rx_bridge_m0_translator_avalon_universal_master_0_read), // .read
+ .av_writedata (rx_bridge_m0_translator_avalon_universal_master_0_writedata), // .writedata
+ .av_readdata (rx_bridge_m0_translator_avalon_universal_master_0_readdata), // .readdata
+ .av_waitrequest (rx_bridge_m0_translator_avalon_universal_master_0_waitrequest), // .waitrequest
+ .av_readdatavalid (rx_bridge_m0_translator_avalon_universal_master_0_readdatavalid), // .readdatavalid
+ .av_byteenable (rx_bridge_m0_translator_avalon_universal_master_0_byteenable), // .byteenable
+ .av_burstcount (rx_bridge_m0_translator_avalon_universal_master_0_burstcount), // .burstcount
+ .av_debugaccess (rx_bridge_m0_translator_avalon_universal_master_0_debugaccess), // .debugaccess
+ .av_lock (rx_bridge_m0_translator_avalon_universal_master_0_lock), // .lock
+ .cp_valid (rx_bridge_m0_translator_avalon_universal_master_0_agent_cp_valid), // cp.valid
+ .cp_data (rx_bridge_m0_translator_avalon_universal_master_0_agent_cp_data), // .data
+ .cp_startofpacket (rx_bridge_m0_translator_avalon_universal_master_0_agent_cp_startofpacket), // .startofpacket
+ .cp_endofpacket (rx_bridge_m0_translator_avalon_universal_master_0_agent_cp_endofpacket), // .endofpacket
+ .cp_ready (rx_bridge_m0_translator_avalon_universal_master_0_agent_cp_ready), // .ready
+ .rp_valid (limiter_002_rsp_src_valid), // rp.valid
+ .rp_data (limiter_002_rsp_src_data), // .data
+ .rp_channel (limiter_002_rsp_src_channel), // .channel
+ .rp_startofpacket (limiter_002_rsp_src_startofpacket), // .startofpacket
+ .rp_endofpacket (limiter_002_rsp_src_endofpacket), // .endofpacket
+ .rp_ready (limiter_002_rsp_src_ready) // .ready
+ );
+
+ altera_merlin_slave_agent #(
+ .PKT_DATA_H (31),
+ .PKT_DATA_L (0),
+ .PKT_BEGIN_BURST (61),
+ .PKT_SYMBOL_W (8),
+ .PKT_BYTEEN_H (35),
+ .PKT_BYTEEN_L (32),
+ .PKT_ADDR_H (49),
+ .PKT_ADDR_L (36),
+ .PKT_TRANS_COMPRESSED_READ (50),
+ .PKT_TRANS_POSTED (51),
+ .PKT_TRANS_WRITE (52),
+ .PKT_TRANS_READ (53),
+ .PKT_TRANS_LOCK (54),
+ .PKT_SRC_ID_H (64),
+ .PKT_SRC_ID_L (62),
+ .PKT_DEST_ID_H (67),
+ .PKT_DEST_ID_L (65),
+ .PKT_BURSTWRAP_H (60),
+ .PKT_BURSTWRAP_L (58),
+ .PKT_BYTE_CNT_H (57),
+ .PKT_BYTE_CNT_L (55),
+ .PKT_PROTECTION_H (68),
+ .PKT_PROTECTION_L (68),
+ .ST_CHANNEL_W (7),
+ .ST_DATA_W (69),
+ .AVS_BURSTCOUNT_W (3),
+ .SUPPRESS_0_BYTEEN_CMD (0),
+ .PREVENT_FIFO_OVERFLOW (1)
+ ) rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent (
+ .clk (rx_clk_clk), // clk.clk
+ .reset (rst_controller_002_reset_out_reset), // clk_reset.reset
+ .m0_address (rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_address), // m0.address
+ .m0_burstcount (rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_burstcount), // .burstcount
+ .m0_byteenable (rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_byteenable), // .byteenable
+ .m0_debugaccess (rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_debugaccess), // .debugaccess
+ .m0_lock (rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_lock), // .lock
+ .m0_readdata (rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_readdata), // .readdata
+ .m0_readdatavalid (rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_readdatavalid), // .readdatavalid
+ .m0_read (rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_read), // .read
+ .m0_waitrequest (rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_waitrequest), // .waitrequest
+ .m0_writedata (rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_writedata), // .writedata
+ .m0_write (rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_write), // .write
+ .rp_endofpacket (rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rp_endofpacket), // rp.endofpacket
+ .rp_ready (rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rp_ready), // .ready
+ .rp_valid (rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rp_valid), // .valid
+ .rp_data (rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rp_data), // .data
+ .rp_startofpacket (rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rp_startofpacket), // .startofpacket
+ .cp_ready (cmd_xbar_demux_002_src5_ready), // cp.ready
+ .cp_valid (cmd_xbar_demux_002_src5_valid), // .valid
+ .cp_data (cmd_xbar_demux_002_src5_data), // .data
+ .cp_startofpacket (cmd_xbar_demux_002_src5_startofpacket), // .startofpacket
+ .cp_endofpacket (cmd_xbar_demux_002_src5_endofpacket), // .endofpacket
+ .cp_channel (cmd_xbar_demux_002_src5_channel), // .channel
+ .rf_sink_ready (rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready), // rf_sink.ready
+ .rf_sink_valid (rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid), // .valid
+ .rf_sink_startofpacket (rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), // .startofpacket
+ .rf_sink_endofpacket (rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket), // .endofpacket
+ .rf_sink_data (rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data), // .data
+ .rf_source_ready (rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rf_source_ready), // rf_source.ready
+ .rf_source_valid (rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rf_source_valid), // .valid
+ .rf_source_startofpacket (rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rf_source_startofpacket), // .startofpacket
+ .rf_source_endofpacket (rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rf_source_endofpacket), // .endofpacket
+ .rf_source_data (rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rf_source_data), // .data
+ .rdata_fifo_sink_ready (rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready), // rdata_fifo_sink.ready
+ .rdata_fifo_sink_valid (rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid), // .valid
+ .rdata_fifo_sink_data (rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data), // .data
+ .rdata_fifo_src_ready (rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready), // rdata_fifo_src.ready
+ .rdata_fifo_src_valid (rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid), // .valid
+ .rdata_fifo_src_data (rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data) // .data
+ );
+
+ altera_avalon_sc_fifo #(
+ .SYMBOLS_PER_BEAT (1),
+ .BITS_PER_SYMBOL (70),
+ .FIFO_DEPTH (3),
+ .CHANNEL_WIDTH (0),
+ .ERROR_WIDTH (0),
+ .USE_PACKETS (1),
+ .USE_FILL_LEVEL (0),
+ .EMPTY_LATENCY (1),
+ .USE_MEMORY_BLOCKS (0),
+ .USE_STORE_FORWARD (0),
+ .USE_ALMOST_FULL_IF (0),
+ .USE_ALMOST_EMPTY_IF (0)
+ ) rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo (
+ .clk (rx_clk_clk), // clk.clk
+ .reset (rst_controller_002_reset_out_reset), // clk_reset.reset
+ .in_data (rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rf_source_data), // in.data
+ .in_valid (rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rf_source_valid), // .valid
+ .in_ready (rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rf_source_ready), // .ready
+ .in_startofpacket (rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rf_source_startofpacket), // .startofpacket
+ .in_endofpacket (rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rf_source_endofpacket), // .endofpacket
+ .out_data (rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data), // out.data
+ .out_valid (rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid), // .valid
+ .out_ready (rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready), // .ready
+ .out_startofpacket (rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), // .startofpacket
+ .out_endofpacket (rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket), // .endofpacket
+ .csr_address (2'b00), // (terminated)
+ .csr_read (1'b0), // (terminated)
+ .csr_write (1'b0), // (terminated)
+ .csr_readdata (), // (terminated)
+ .csr_writedata (32'b00000000000000000000000000000000), // (terminated)
+ .almost_full_data (), // (terminated)
+ .almost_empty_data (), // (terminated)
+ .in_empty (1'b0), // (terminated)
+ .out_empty (), // (terminated)
+ .in_error (1'b0), // (terminated)
+ .out_error (), // (terminated)
+ .in_channel (1'b0), // (terminated)
+ .out_channel () // (terminated)
+ );
+
+ altera_merlin_slave_agent #(
+ .PKT_DATA_H (31),
+ .PKT_DATA_L (0),
+ .PKT_BEGIN_BURST (61),
+ .PKT_SYMBOL_W (8),
+ .PKT_BYTEEN_H (35),
+ .PKT_BYTEEN_L (32),
+ .PKT_ADDR_H (49),
+ .PKT_ADDR_L (36),
+ .PKT_TRANS_COMPRESSED_READ (50),
+ .PKT_TRANS_POSTED (51),
+ .PKT_TRANS_WRITE (52),
+ .PKT_TRANS_READ (53),
+ .PKT_TRANS_LOCK (54),
+ .PKT_SRC_ID_H (64),
+ .PKT_SRC_ID_L (62),
+ .PKT_DEST_ID_H (67),
+ .PKT_DEST_ID_L (65),
+ .PKT_BURSTWRAP_H (60),
+ .PKT_BURSTWRAP_L (58),
+ .PKT_BYTE_CNT_H (57),
+ .PKT_BYTE_CNT_L (55),
+ .PKT_PROTECTION_H (68),
+ .PKT_PROTECTION_L (68),
+ .ST_CHANNEL_W (7),
+ .ST_DATA_W (69),
+ .AVS_BURSTCOUNT_W (3),
+ .SUPPRESS_0_BYTEEN_CMD (0),
+ .PREVENT_FIFO_OVERFLOW (1)
+ ) rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent (
+ .clk (rx_clk_clk), // clk.clk
+ .reset (rst_controller_002_reset_out_reset), // clk_reset.reset
+ .m0_address (rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_m0_address), // m0.address
+ .m0_burstcount (rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_m0_burstcount), // .burstcount
+ .m0_byteenable (rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_m0_byteenable), // .byteenable
+ .m0_debugaccess (rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_m0_debugaccess), // .debugaccess
+ .m0_lock (rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_m0_lock), // .lock
+ .m0_readdata (rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_m0_readdata), // .readdata
+ .m0_readdatavalid (rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_m0_readdatavalid), // .readdatavalid
+ .m0_read (rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_m0_read), // .read
+ .m0_waitrequest (rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_m0_waitrequest), // .waitrequest
+ .m0_writedata (rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_m0_writedata), // .writedata
+ .m0_write (rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_m0_write), // .write
+ .rp_endofpacket (rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rp_endofpacket), // rp.endofpacket
+ .rp_ready (rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rp_ready), // .ready
+ .rp_valid (rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rp_valid), // .valid
+ .rp_data (rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rp_data), // .data
+ .rp_startofpacket (rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rp_startofpacket), // .startofpacket
+ .cp_ready (cmd_xbar_demux_002_src6_ready), // cp.ready
+ .cp_valid (cmd_xbar_demux_002_src6_valid), // .valid
+ .cp_data (cmd_xbar_demux_002_src6_data), // .data
+ .cp_startofpacket (cmd_xbar_demux_002_src6_startofpacket), // .startofpacket
+ .cp_endofpacket (cmd_xbar_demux_002_src6_endofpacket), // .endofpacket
+ .cp_channel (cmd_xbar_demux_002_src6_channel), // .channel
+ .rf_sink_ready (rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready), // rf_sink.ready
+ .rf_sink_valid (rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid), // .valid
+ .rf_sink_startofpacket (rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), // .startofpacket
+ .rf_sink_endofpacket (rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket), // .endofpacket
+ .rf_sink_data (rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data), // .data
+ .rf_source_ready (rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rf_source_ready), // rf_source.ready
+ .rf_source_valid (rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rf_source_valid), // .valid
+ .rf_source_startofpacket (rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rf_source_startofpacket), // .startofpacket
+ .rf_source_endofpacket (rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rf_source_endofpacket), // .endofpacket
+ .rf_source_data (rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rf_source_data), // .data
+ .rdata_fifo_sink_ready (rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready), // rdata_fifo_sink.ready
+ .rdata_fifo_sink_valid (rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid), // .valid
+ .rdata_fifo_sink_data (rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data), // .data
+ .rdata_fifo_src_ready (rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready), // rdata_fifo_src.ready
+ .rdata_fifo_src_valid (rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid), // .valid
+ .rdata_fifo_src_data (rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data) // .data
+ );
+
+ altera_avalon_sc_fifo #(
+ .SYMBOLS_PER_BEAT (1),
+ .BITS_PER_SYMBOL (70),
+ .FIFO_DEPTH (2),
+ .CHANNEL_WIDTH (0),
+ .ERROR_WIDTH (0),
+ .USE_PACKETS (1),
+ .USE_FILL_LEVEL (0),
+ .EMPTY_LATENCY (1),
+ .USE_MEMORY_BLOCKS (0),
+ .USE_STORE_FORWARD (0),
+ .USE_ALMOST_FULL_IF (0),
+ .USE_ALMOST_EMPTY_IF (0)
+ ) rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rsp_fifo (
+ .clk (rx_clk_clk), // clk.clk
+ .reset (rst_controller_002_reset_out_reset), // clk_reset.reset
+ .in_data (rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rf_source_data), // in.data
+ .in_valid (rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rf_source_valid), // .valid
+ .in_ready (rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rf_source_ready), // .ready
+ .in_startofpacket (rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rf_source_startofpacket), // .startofpacket
+ .in_endofpacket (rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rf_source_endofpacket), // .endofpacket
+ .out_data (rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data), // out.data
+ .out_valid (rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid), // .valid
+ .out_ready (rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready), // .ready
+ .out_startofpacket (rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), // .startofpacket
+ .out_endofpacket (rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket), // .endofpacket
+ .csr_address (2'b00), // (terminated)
+ .csr_read (1'b0), // (terminated)
+ .csr_write (1'b0), // (terminated)
+ .csr_readdata (), // (terminated)
+ .csr_writedata (32'b00000000000000000000000000000000), // (terminated)
+ .almost_full_data (), // (terminated)
+ .almost_empty_data (), // (terminated)
+ .in_empty (1'b0), // (terminated)
+ .out_empty (), // (terminated)
+ .in_error (1'b0), // (terminated)
+ .out_error (), // (terminated)
+ .in_channel (1'b0), // (terminated)
+ .out_channel () // (terminated)
+ );
+
+ altera_merlin_slave_agent #(
+ .PKT_DATA_H (31),
+ .PKT_DATA_L (0),
+ .PKT_BEGIN_BURST (61),
+ .PKT_SYMBOL_W (8),
+ .PKT_BYTEEN_H (35),
+ .PKT_BYTEEN_L (32),
+ .PKT_ADDR_H (49),
+ .PKT_ADDR_L (36),
+ .PKT_TRANS_COMPRESSED_READ (50),
+ .PKT_TRANS_POSTED (51),
+ .PKT_TRANS_WRITE (52),
+ .PKT_TRANS_READ (53),
+ .PKT_TRANS_LOCK (54),
+ .PKT_SRC_ID_H (64),
+ .PKT_SRC_ID_L (62),
+ .PKT_DEST_ID_H (67),
+ .PKT_DEST_ID_L (65),
+ .PKT_BURSTWRAP_H (60),
+ .PKT_BURSTWRAP_L (58),
+ .PKT_BYTE_CNT_H (57),
+ .PKT_BYTE_CNT_L (55),
+ .PKT_PROTECTION_H (68),
+ .PKT_PROTECTION_L (68),
+ .ST_CHANNEL_W (7),
+ .ST_DATA_W (69),
+ .AVS_BURSTCOUNT_W (3),
+ .SUPPRESS_0_BYTEEN_CMD (0),
+ .PREVENT_FIFO_OVERFLOW (1)
+ ) rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent (
+ .clk (rx_clk_clk), // clk.clk
+ .reset (rst_controller_002_reset_out_reset), // clk_reset.reset
+ .m0_address (rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_m0_address), // m0.address
+ .m0_burstcount (rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_m0_burstcount), // .burstcount
+ .m0_byteenable (rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_m0_byteenable), // .byteenable
+ .m0_debugaccess (rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_m0_debugaccess), // .debugaccess
+ .m0_lock (rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_m0_lock), // .lock
+ .m0_readdata (rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_m0_readdata), // .readdata
+ .m0_readdatavalid (rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_m0_readdatavalid), // .readdatavalid
+ .m0_read (rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_m0_read), // .read
+ .m0_waitrequest (rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_m0_waitrequest), // .waitrequest
+ .m0_writedata (rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_m0_writedata), // .writedata
+ .m0_write (rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_m0_write), // .write
+ .rp_endofpacket (rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rp_endofpacket), // rp.endofpacket
+ .rp_ready (rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rp_ready), // .ready
+ .rp_valid (rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rp_valid), // .valid
+ .rp_data (rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rp_data), // .data
+ .rp_startofpacket (rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rp_startofpacket), // .startofpacket
+ .cp_ready (cmd_xbar_demux_002_src2_ready), // cp.ready
+ .cp_valid (cmd_xbar_demux_002_src2_valid), // .valid
+ .cp_data (cmd_xbar_demux_002_src2_data), // .data
+ .cp_startofpacket (cmd_xbar_demux_002_src2_startofpacket), // .startofpacket
+ .cp_endofpacket (cmd_xbar_demux_002_src2_endofpacket), // .endofpacket
+ .cp_channel (cmd_xbar_demux_002_src2_channel), // .channel
+ .rf_sink_ready (rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready), // rf_sink.ready
+ .rf_sink_valid (rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid), // .valid
+ .rf_sink_startofpacket (rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), // .startofpacket
+ .rf_sink_endofpacket (rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket), // .endofpacket
+ .rf_sink_data (rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data), // .data
+ .rf_source_ready (rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rf_source_ready), // rf_source.ready
+ .rf_source_valid (rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rf_source_valid), // .valid
+ .rf_source_startofpacket (rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rf_source_startofpacket), // .startofpacket
+ .rf_source_endofpacket (rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rf_source_endofpacket), // .endofpacket
+ .rf_source_data (rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rf_source_data), // .data
+ .rdata_fifo_sink_ready (rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready), // rdata_fifo_sink.ready
+ .rdata_fifo_sink_valid (rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid), // .valid
+ .rdata_fifo_sink_data (rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data), // .data
+ .rdata_fifo_src_ready (rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready), // rdata_fifo_src.ready
+ .rdata_fifo_src_valid (rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid), // .valid
+ .rdata_fifo_src_data (rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data) // .data
+ );
+
+ altera_avalon_sc_fifo #(
+ .SYMBOLS_PER_BEAT (1),
+ .BITS_PER_SYMBOL (70),
+ .FIFO_DEPTH (2),
+ .CHANNEL_WIDTH (0),
+ .ERROR_WIDTH (0),
+ .USE_PACKETS (1),
+ .USE_FILL_LEVEL (0),
+ .EMPTY_LATENCY (1),
+ .USE_MEMORY_BLOCKS (0),
+ .USE_STORE_FORWARD (0),
+ .USE_ALMOST_FULL_IF (0),
+ .USE_ALMOST_EMPTY_IF (0)
+ ) rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rsp_fifo (
+ .clk (rx_clk_clk), // clk.clk
+ .reset (rst_controller_002_reset_out_reset), // clk_reset.reset
+ .in_data (rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rf_source_data), // in.data
+ .in_valid (rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rf_source_valid), // .valid
+ .in_ready (rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rf_source_ready), // .ready
+ .in_startofpacket (rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rf_source_startofpacket), // .startofpacket
+ .in_endofpacket (rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rf_source_endofpacket), // .endofpacket
+ .out_data (rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data), // out.data
+ .out_valid (rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid), // .valid
+ .out_ready (rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready), // .ready
+ .out_startofpacket (rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), // .startofpacket
+ .out_endofpacket (rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket), // .endofpacket
+ .csr_address (2'b00), // (terminated)
+ .csr_read (1'b0), // (terminated)
+ .csr_write (1'b0), // (terminated)
+ .csr_readdata (), // (terminated)
+ .csr_writedata (32'b00000000000000000000000000000000), // (terminated)
+ .almost_full_data (), // (terminated)
+ .almost_empty_data (), // (terminated)
+ .in_empty (1'b0), // (terminated)
+ .out_empty (), // (terminated)
+ .in_error (1'b0), // (terminated)
+ .out_error (), // (terminated)
+ .in_channel (1'b0), // (terminated)
+ .out_channel () // (terminated)
+ );
+
+ altera_merlin_slave_agent #(
+ .PKT_DATA_H (31),
+ .PKT_DATA_L (0),
+ .PKT_BEGIN_BURST (61),
+ .PKT_SYMBOL_W (8),
+ .PKT_BYTEEN_H (35),
+ .PKT_BYTEEN_L (32),
+ .PKT_ADDR_H (49),
+ .PKT_ADDR_L (36),
+ .PKT_TRANS_COMPRESSED_READ (50),
+ .PKT_TRANS_POSTED (51),
+ .PKT_TRANS_WRITE (52),
+ .PKT_TRANS_READ (53),
+ .PKT_TRANS_LOCK (54),
+ .PKT_SRC_ID_H (64),
+ .PKT_SRC_ID_L (62),
+ .PKT_DEST_ID_H (67),
+ .PKT_DEST_ID_L (65),
+ .PKT_BURSTWRAP_H (60),
+ .PKT_BURSTWRAP_L (58),
+ .PKT_BYTE_CNT_H (57),
+ .PKT_BYTE_CNT_L (55),
+ .PKT_PROTECTION_H (68),
+ .PKT_PROTECTION_L (68),
+ .ST_CHANNEL_W (7),
+ .ST_DATA_W (69),
+ .AVS_BURSTCOUNT_W (3),
+ .SUPPRESS_0_BYTEEN_CMD (0),
+ .PREVENT_FIFO_OVERFLOW (1)
+ ) rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent (
+ .clk (rx_clk_clk), // clk.clk
+ .reset (rst_controller_002_reset_out_reset), // clk_reset.reset
+ .m0_address (rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_address), // m0.address
+ .m0_burstcount (rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_burstcount), // .burstcount
+ .m0_byteenable (rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_byteenable), // .byteenable
+ .m0_debugaccess (rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_debugaccess), // .debugaccess
+ .m0_lock (rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_lock), // .lock
+ .m0_readdata (rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_readdata), // .readdata
+ .m0_readdatavalid (rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_readdatavalid), // .readdatavalid
+ .m0_read (rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_read), // .read
+ .m0_waitrequest (rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_waitrequest), // .waitrequest
+ .m0_writedata (rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_writedata), // .writedata
+ .m0_write (rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_write), // .write
+ .rp_endofpacket (rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rp_endofpacket), // rp.endofpacket
+ .rp_ready (rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rp_ready), // .ready
+ .rp_valid (rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rp_valid), // .valid
+ .rp_data (rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rp_data), // .data
+ .rp_startofpacket (rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rp_startofpacket), // .startofpacket
+ .cp_ready (cmd_xbar_demux_002_src3_ready), // cp.ready
+ .cp_valid (cmd_xbar_demux_002_src3_valid), // .valid
+ .cp_data (cmd_xbar_demux_002_src3_data), // .data
+ .cp_startofpacket (cmd_xbar_demux_002_src3_startofpacket), // .startofpacket
+ .cp_endofpacket (cmd_xbar_demux_002_src3_endofpacket), // .endofpacket
+ .cp_channel (cmd_xbar_demux_002_src3_channel), // .channel
+ .rf_sink_ready (rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready), // rf_sink.ready
+ .rf_sink_valid (rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid), // .valid
+ .rf_sink_startofpacket (rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), // .startofpacket
+ .rf_sink_endofpacket (rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket), // .endofpacket
+ .rf_sink_data (rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data), // .data
+ .rf_source_ready (rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rf_source_ready), // rf_source.ready
+ .rf_source_valid (rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rf_source_valid), // .valid
+ .rf_source_startofpacket (rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rf_source_startofpacket), // .startofpacket
+ .rf_source_endofpacket (rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rf_source_endofpacket), // .endofpacket
+ .rf_source_data (rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rf_source_data), // .data
+ .rdata_fifo_sink_ready (rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready), // rdata_fifo_sink.ready
+ .rdata_fifo_sink_valid (rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid), // .valid
+ .rdata_fifo_sink_data (rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data), // .data
+ .rdata_fifo_src_ready (rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready), // rdata_fifo_src.ready
+ .rdata_fifo_src_valid (rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid), // .valid
+ .rdata_fifo_src_data (rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data) // .data
+ );
+
+ altera_avalon_sc_fifo #(
+ .SYMBOLS_PER_BEAT (1),
+ .BITS_PER_SYMBOL (70),
+ .FIFO_DEPTH (2),
+ .CHANNEL_WIDTH (0),
+ .ERROR_WIDTH (0),
+ .USE_PACKETS (1),
+ .USE_FILL_LEVEL (0),
+ .EMPTY_LATENCY (1),
+ .USE_MEMORY_BLOCKS (0),
+ .USE_STORE_FORWARD (0),
+ .USE_ALMOST_FULL_IF (0),
+ .USE_ALMOST_EMPTY_IF (0)
+ ) rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rsp_fifo (
+ .clk (rx_clk_clk), // clk.clk
+ .reset (rst_controller_002_reset_out_reset), // clk_reset.reset
+ .in_data (rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rf_source_data), // in.data
+ .in_valid (rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rf_source_valid), // .valid
+ .in_ready (rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rf_source_ready), // .ready
+ .in_startofpacket (rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rf_source_startofpacket), // .startofpacket
+ .in_endofpacket (rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rf_source_endofpacket), // .endofpacket
+ .out_data (rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data), // out.data
+ .out_valid (rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid), // .valid
+ .out_ready (rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready), // .ready
+ .out_startofpacket (rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), // .startofpacket
+ .out_endofpacket (rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket), // .endofpacket
+ .csr_address (2'b00), // (terminated)
+ .csr_read (1'b0), // (terminated)
+ .csr_write (1'b0), // (terminated)
+ .csr_readdata (), // (terminated)
+ .csr_writedata (32'b00000000000000000000000000000000), // (terminated)
+ .almost_full_data (), // (terminated)
+ .almost_empty_data (), // (terminated)
+ .in_empty (1'b0), // (terminated)
+ .out_empty (), // (terminated)
+ .in_error (1'b0), // (terminated)
+ .out_error (), // (terminated)
+ .in_channel (1'b0), // (terminated)
+ .out_channel () // (terminated)
+ );
+
+ ip_stratixiv_mac_10g_addr_router addr_router (
+ .sink_ready (merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_agent_cp_ready), // sink.ready
+ .sink_valid (merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_agent_cp_valid), // .valid
+ .sink_data (merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_agent_cp_data), // .data
+ .sink_startofpacket (merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_agent_cp_startofpacket), // .startofpacket
+ .sink_endofpacket (merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_agent_cp_endofpacket), // .endofpacket
+ .clk (csr_clk_clk), // clk.clk
+ .reset (rst_controller_reset_out_reset), // clk_reset.reset
+ .src_ready (addr_router_src_ready), // src.ready
+ .src_valid (addr_router_src_valid), // .valid
+ .src_data (addr_router_src_data), // .data
+ .src_channel (addr_router_src_channel), // .channel
+ .src_startofpacket (addr_router_src_startofpacket), // .startofpacket
+ .src_endofpacket (addr_router_src_endofpacket) // .endofpacket
+ );
+
+ ip_stratixiv_mac_10g_id_router id_router (
+ .sink_ready (tx_bridge_s0_translator_avalon_universal_slave_0_agent_rp_ready), // sink.ready
+ .sink_valid (tx_bridge_s0_translator_avalon_universal_slave_0_agent_rp_valid), // .valid
+ .sink_data (tx_bridge_s0_translator_avalon_universal_slave_0_agent_rp_data), // .data
+ .sink_startofpacket (tx_bridge_s0_translator_avalon_universal_slave_0_agent_rp_startofpacket), // .startofpacket
+ .sink_endofpacket (tx_bridge_s0_translator_avalon_universal_slave_0_agent_rp_endofpacket), // .endofpacket
+ .clk (tx_clk_clk), // clk.clk
+ .reset (rst_controller_001_reset_out_reset), // clk_reset.reset
+ .src_ready (id_router_src_ready), // src.ready
+ .src_valid (id_router_src_valid), // .valid
+ .src_data (id_router_src_data), // .data
+ .src_channel (id_router_src_channel), // .channel
+ .src_startofpacket (id_router_src_startofpacket), // .startofpacket
+ .src_endofpacket (id_router_src_endofpacket) // .endofpacket
+ );
+
+ ip_stratixiv_mac_10g_id_router id_router_001 (
+ .sink_ready (rx_bridge_s0_translator_avalon_universal_slave_0_agent_rp_ready), // sink.ready
+ .sink_valid (rx_bridge_s0_translator_avalon_universal_slave_0_agent_rp_valid), // .valid
+ .sink_data (rx_bridge_s0_translator_avalon_universal_slave_0_agent_rp_data), // .data
+ .sink_startofpacket (rx_bridge_s0_translator_avalon_universal_slave_0_agent_rp_startofpacket), // .startofpacket
+ .sink_endofpacket (rx_bridge_s0_translator_avalon_universal_slave_0_agent_rp_endofpacket), // .endofpacket
+ .clk (rx_clk_clk), // clk.clk
+ .reset (rst_controller_002_reset_out_reset), // clk_reset.reset
+ .src_ready (id_router_001_src_ready), // src.ready
+ .src_valid (id_router_001_src_valid), // .valid
+ .src_data (id_router_001_src_data), // .data
+ .src_channel (id_router_001_src_channel), // .channel
+ .src_startofpacket (id_router_001_src_startofpacket), // .startofpacket
+ .src_endofpacket (id_router_001_src_endofpacket) // .endofpacket
+ );
+
+ ip_stratixiv_mac_10g_addr_router_001 addr_router_001 (
+ .sink_ready (tx_bridge_m0_translator_avalon_universal_master_0_agent_cp_ready), // sink.ready
+ .sink_valid (tx_bridge_m0_translator_avalon_universal_master_0_agent_cp_valid), // .valid
+ .sink_data (tx_bridge_m0_translator_avalon_universal_master_0_agent_cp_data), // .data
+ .sink_startofpacket (tx_bridge_m0_translator_avalon_universal_master_0_agent_cp_startofpacket), // .startofpacket
+ .sink_endofpacket (tx_bridge_m0_translator_avalon_universal_master_0_agent_cp_endofpacket), // .endofpacket
+ .clk (tx_clk_clk), // clk.clk
+ .reset (rst_controller_001_reset_out_reset), // clk_reset.reset
+ .src_ready (addr_router_001_src_ready), // src.ready
+ .src_valid (addr_router_001_src_valid), // .valid
+ .src_data (addr_router_001_src_data), // .data
+ .src_channel (addr_router_001_src_channel), // .channel
+ .src_startofpacket (addr_router_001_src_startofpacket), // .startofpacket
+ .src_endofpacket (addr_router_001_src_endofpacket) // .endofpacket
+ );
+
+ ip_stratixiv_mac_10g_id_router_002 id_router_002 (
+ .sink_ready (tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rp_ready), // sink.ready
+ .sink_valid (tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rp_valid), // .valid
+ .sink_data (tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rp_data), // .data
+ .sink_startofpacket (tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rp_startofpacket), // .startofpacket
+ .sink_endofpacket (tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rp_endofpacket), // .endofpacket
+ .clk (tx_clk_clk), // clk.clk
+ .reset (rst_controller_001_reset_out_reset), // clk_reset.reset
+ .src_ready (id_router_002_src_ready), // src.ready
+ .src_valid (id_router_002_src_valid), // .valid
+ .src_data (id_router_002_src_data), // .data
+ .src_channel (id_router_002_src_channel), // .channel
+ .src_startofpacket (id_router_002_src_startofpacket), // .startofpacket
+ .src_endofpacket (id_router_002_src_endofpacket) // .endofpacket
+ );
+
+ ip_stratixiv_mac_10g_id_router_002 id_router_003 (
+ .sink_ready (tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rp_ready), // sink.ready
+ .sink_valid (tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rp_valid), // .valid
+ .sink_data (tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rp_data), // .data
+ .sink_startofpacket (tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rp_startofpacket), // .startofpacket
+ .sink_endofpacket (tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rp_endofpacket), // .endofpacket
+ .clk (tx_clk_clk), // clk.clk
+ .reset (rst_controller_001_reset_out_reset), // clk_reset.reset
+ .src_ready (id_router_003_src_ready), // src.ready
+ .src_valid (id_router_003_src_valid), // .valid
+ .src_data (id_router_003_src_data), // .data
+ .src_channel (id_router_003_src_channel), // .channel
+ .src_startofpacket (id_router_003_src_startofpacket), // .startofpacket
+ .src_endofpacket (id_router_003_src_endofpacket) // .endofpacket
+ );
+
+ ip_stratixiv_mac_10g_id_router_002 id_router_004 (
+ .sink_ready (tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rp_ready), // sink.ready
+ .sink_valid (tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rp_valid), // .valid
+ .sink_data (tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rp_data), // .data
+ .sink_startofpacket (tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rp_startofpacket), // .startofpacket
+ .sink_endofpacket (tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rp_endofpacket), // .endofpacket
+ .clk (tx_clk_clk), // clk.clk
+ .reset (rst_controller_001_reset_out_reset), // clk_reset.reset
+ .src_ready (id_router_004_src_ready), // src.ready
+ .src_valid (id_router_004_src_valid), // .valid
+ .src_data (id_router_004_src_data), // .data
+ .src_channel (id_router_004_src_channel), // .channel
+ .src_startofpacket (id_router_004_src_startofpacket), // .startofpacket
+ .src_endofpacket (id_router_004_src_endofpacket) // .endofpacket
+ );
+
+ ip_stratixiv_mac_10g_id_router_002 id_router_005 (
+ .sink_ready (tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rp_ready), // sink.ready
+ .sink_valid (tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rp_valid), // .valid
+ .sink_data (tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rp_data), // .data
+ .sink_startofpacket (tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rp_startofpacket), // .startofpacket
+ .sink_endofpacket (tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rp_endofpacket), // .endofpacket
+ .clk (tx_clk_clk), // clk.clk
+ .reset (rst_controller_001_reset_out_reset), // clk_reset.reset
+ .src_ready (id_router_005_src_ready), // src.ready
+ .src_valid (id_router_005_src_valid), // .valid
+ .src_data (id_router_005_src_data), // .data
+ .src_channel (id_router_005_src_channel), // .channel
+ .src_startofpacket (id_router_005_src_startofpacket), // .startofpacket
+ .src_endofpacket (id_router_005_src_endofpacket) // .endofpacket
+ );
+
+ ip_stratixiv_mac_10g_id_router_002 id_router_006 (
+ .sink_ready (tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rp_ready), // sink.ready
+ .sink_valid (tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rp_valid), // .valid
+ .sink_data (tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rp_data), // .data
+ .sink_startofpacket (tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rp_startofpacket), // .startofpacket
+ .sink_endofpacket (tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rp_endofpacket), // .endofpacket
+ .clk (tx_clk_clk), // clk.clk
+ .reset (rst_controller_001_reset_out_reset), // clk_reset.reset
+ .src_ready (id_router_006_src_ready), // src.ready
+ .src_valid (id_router_006_src_valid), // .valid
+ .src_data (id_router_006_src_data), // .data
+ .src_channel (id_router_006_src_channel), // .channel
+ .src_startofpacket (id_router_006_src_startofpacket), // .startofpacket
+ .src_endofpacket (id_router_006_src_endofpacket) // .endofpacket
+ );
+
+ ip_stratixiv_mac_10g_id_router_002 id_router_007 (
+ .sink_ready (tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rp_ready), // sink.ready
+ .sink_valid (tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rp_valid), // .valid
+ .sink_data (tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rp_data), // .data
+ .sink_startofpacket (tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rp_startofpacket), // .startofpacket
+ .sink_endofpacket (tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rp_endofpacket), // .endofpacket
+ .clk (tx_clk_clk), // clk.clk
+ .reset (rst_controller_001_reset_out_reset), // clk_reset.reset
+ .src_ready (id_router_007_src_ready), // src.ready
+ .src_valid (id_router_007_src_valid), // .valid
+ .src_data (id_router_007_src_data), // .data
+ .src_channel (id_router_007_src_channel), // .channel
+ .src_startofpacket (id_router_007_src_startofpacket), // .startofpacket
+ .src_endofpacket (id_router_007_src_endofpacket) // .endofpacket
+ );
+
+ ip_stratixiv_mac_10g_id_router_002 id_router_008 (
+ .sink_ready (tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rp_ready), // sink.ready
+ .sink_valid (tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rp_valid), // .valid
+ .sink_data (tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rp_data), // .data
+ .sink_startofpacket (tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rp_startofpacket), // .startofpacket
+ .sink_endofpacket (tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rp_endofpacket), // .endofpacket
+ .clk (tx_clk_clk), // clk.clk
+ .reset (rst_controller_001_reset_out_reset), // clk_reset.reset
+ .src_ready (id_router_008_src_ready), // src.ready
+ .src_valid (id_router_008_src_valid), // .valid
+ .src_data (id_router_008_src_data), // .data
+ .src_channel (id_router_008_src_channel), // .channel
+ .src_startofpacket (id_router_008_src_startofpacket), // .startofpacket
+ .src_endofpacket (id_router_008_src_endofpacket) // .endofpacket
+ );
+
+ ip_stratixiv_mac_10g_id_router_002 id_router_009 (
+ .sink_ready (tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rp_ready), // sink.ready
+ .sink_valid (tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rp_valid), // .valid
+ .sink_data (tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rp_data), // .data
+ .sink_startofpacket (tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rp_startofpacket), // .startofpacket
+ .sink_endofpacket (tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rp_endofpacket), // .endofpacket
+ .clk (tx_clk_clk), // clk.clk
+ .reset (rst_controller_001_reset_out_reset), // clk_reset.reset
+ .src_ready (id_router_009_src_ready), // src.ready
+ .src_valid (id_router_009_src_valid), // .valid
+ .src_data (id_router_009_src_data), // .data
+ .src_channel (id_router_009_src_channel), // .channel
+ .src_startofpacket (id_router_009_src_startofpacket), // .startofpacket
+ .src_endofpacket (id_router_009_src_endofpacket) // .endofpacket
+ );
+
+ ip_stratixiv_mac_10g_addr_router_002 addr_router_002 (
+ .sink_ready (rx_bridge_m0_translator_avalon_universal_master_0_agent_cp_ready), // sink.ready
+ .sink_valid (rx_bridge_m0_translator_avalon_universal_master_0_agent_cp_valid), // .valid
+ .sink_data (rx_bridge_m0_translator_avalon_universal_master_0_agent_cp_data), // .data
+ .sink_startofpacket (rx_bridge_m0_translator_avalon_universal_master_0_agent_cp_startofpacket), // .startofpacket
+ .sink_endofpacket (rx_bridge_m0_translator_avalon_universal_master_0_agent_cp_endofpacket), // .endofpacket
+ .clk (rx_clk_clk), // clk.clk
+ .reset (rst_controller_002_reset_out_reset), // clk_reset.reset
+ .src_ready (addr_router_002_src_ready), // src.ready
+ .src_valid (addr_router_002_src_valid), // .valid
+ .src_data (addr_router_002_src_data), // .data
+ .src_channel (addr_router_002_src_channel), // .channel
+ .src_startofpacket (addr_router_002_src_startofpacket), // .startofpacket
+ .src_endofpacket (addr_router_002_src_endofpacket) // .endofpacket
+ );
+
+ ip_stratixiv_mac_10g_id_router_010 id_router_010 (
+ .sink_ready (rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rp_ready), // sink.ready
+ .sink_valid (rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rp_valid), // .valid
+ .sink_data (rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rp_data), // .data
+ .sink_startofpacket (rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rp_startofpacket), // .startofpacket
+ .sink_endofpacket (rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rp_endofpacket), // .endofpacket
+ .clk (rx_clk_clk), // clk.clk
+ .reset (rst_controller_002_reset_out_reset), // clk_reset.reset
+ .src_ready (id_router_010_src_ready), // src.ready
+ .src_valid (id_router_010_src_valid), // .valid
+ .src_data (id_router_010_src_data), // .data
+ .src_channel (id_router_010_src_channel), // .channel
+ .src_startofpacket (id_router_010_src_startofpacket), // .startofpacket
+ .src_endofpacket (id_router_010_src_endofpacket) // .endofpacket
+ );
+
+ ip_stratixiv_mac_10g_id_router_010 id_router_011 (
+ .sink_ready (rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rp_ready), // sink.ready
+ .sink_valid (rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rp_valid), // .valid
+ .sink_data (rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rp_data), // .data
+ .sink_startofpacket (rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rp_startofpacket), // .startofpacket
+ .sink_endofpacket (rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rp_endofpacket), // .endofpacket
+ .clk (rx_clk_clk), // clk.clk
+ .reset (rst_controller_002_reset_out_reset), // clk_reset.reset
+ .src_ready (id_router_011_src_ready), // src.ready
+ .src_valid (id_router_011_src_valid), // .valid
+ .src_data (id_router_011_src_data), // .data
+ .src_channel (id_router_011_src_channel), // .channel
+ .src_startofpacket (id_router_011_src_startofpacket), // .startofpacket
+ .src_endofpacket (id_router_011_src_endofpacket) // .endofpacket
+ );
+
+ ip_stratixiv_mac_10g_id_router_010 id_router_012 (
+ .sink_ready (rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rp_ready), // sink.ready
+ .sink_valid (rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rp_valid), // .valid
+ .sink_data (rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rp_data), // .data
+ .sink_startofpacket (rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rp_startofpacket), // .startofpacket
+ .sink_endofpacket (rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rp_endofpacket), // .endofpacket
+ .clk (rx_clk_clk), // clk.clk
+ .reset (rst_controller_002_reset_out_reset), // clk_reset.reset
+ .src_ready (id_router_012_src_ready), // src.ready
+ .src_valid (id_router_012_src_valid), // .valid
+ .src_data (id_router_012_src_data), // .data
+ .src_channel (id_router_012_src_channel), // .channel
+ .src_startofpacket (id_router_012_src_startofpacket), // .startofpacket
+ .src_endofpacket (id_router_012_src_endofpacket) // .endofpacket
+ );
+
+ ip_stratixiv_mac_10g_id_router_010 id_router_013 (
+ .sink_ready (rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rp_ready), // sink.ready
+ .sink_valid (rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rp_valid), // .valid
+ .sink_data (rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rp_data), // .data
+ .sink_startofpacket (rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rp_startofpacket), // .startofpacket
+ .sink_endofpacket (rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rp_endofpacket), // .endofpacket
+ .clk (rx_clk_clk), // clk.clk
+ .reset (rst_controller_002_reset_out_reset), // clk_reset.reset
+ .src_ready (id_router_013_src_ready), // src.ready
+ .src_valid (id_router_013_src_valid), // .valid
+ .src_data (id_router_013_src_data), // .data
+ .src_channel (id_router_013_src_channel), // .channel
+ .src_startofpacket (id_router_013_src_startofpacket), // .startofpacket
+ .src_endofpacket (id_router_013_src_endofpacket) // .endofpacket
+ );
+
+ ip_stratixiv_mac_10g_id_router_010 id_router_014 (
+ .sink_ready (rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rp_ready), // sink.ready
+ .sink_valid (rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rp_valid), // .valid
+ .sink_data (rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rp_data), // .data
+ .sink_startofpacket (rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rp_startofpacket), // .startofpacket
+ .sink_endofpacket (rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rp_endofpacket), // .endofpacket
+ .clk (rx_clk_clk), // clk.clk
+ .reset (rst_controller_002_reset_out_reset), // clk_reset.reset
+ .src_ready (id_router_014_src_ready), // src.ready
+ .src_valid (id_router_014_src_valid), // .valid
+ .src_data (id_router_014_src_data), // .data
+ .src_channel (id_router_014_src_channel), // .channel
+ .src_startofpacket (id_router_014_src_startofpacket), // .startofpacket
+ .src_endofpacket (id_router_014_src_endofpacket) // .endofpacket
+ );
+
+ ip_stratixiv_mac_10g_id_router_010 id_router_015 (
+ .sink_ready (rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rp_ready), // sink.ready
+ .sink_valid (rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rp_valid), // .valid
+ .sink_data (rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rp_data), // .data
+ .sink_startofpacket (rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rp_startofpacket), // .startofpacket
+ .sink_endofpacket (rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rp_endofpacket), // .endofpacket
+ .clk (rx_clk_clk), // clk.clk
+ .reset (rst_controller_002_reset_out_reset), // clk_reset.reset
+ .src_ready (id_router_015_src_ready), // src.ready
+ .src_valid (id_router_015_src_valid), // .valid
+ .src_data (id_router_015_src_data), // .data
+ .src_channel (id_router_015_src_channel), // .channel
+ .src_startofpacket (id_router_015_src_startofpacket), // .startofpacket
+ .src_endofpacket (id_router_015_src_endofpacket) // .endofpacket
+ );
+
+ ip_stratixiv_mac_10g_id_router_010 id_router_016 (
+ .sink_ready (rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rp_ready), // sink.ready
+ .sink_valid (rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rp_valid), // .valid
+ .sink_data (rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rp_data), // .data
+ .sink_startofpacket (rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rp_startofpacket), // .startofpacket
+ .sink_endofpacket (rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rp_endofpacket), // .endofpacket
+ .clk (rx_clk_clk), // clk.clk
+ .reset (rst_controller_002_reset_out_reset), // clk_reset.reset
+ .src_ready (id_router_016_src_ready), // src.ready
+ .src_valid (id_router_016_src_valid), // .valid
+ .src_data (id_router_016_src_data), // .data
+ .src_channel (id_router_016_src_channel), // .channel
+ .src_startofpacket (id_router_016_src_startofpacket), // .startofpacket
+ .src_endofpacket (id_router_016_src_endofpacket) // .endofpacket
+ );
+
+ altera_merlin_traffic_limiter #(
+ .PKT_DEST_ID_H (64),
+ .PKT_DEST_ID_L (64),
+ .PKT_TRANS_POSTED (52),
+ .MAX_OUTSTANDING_RESPONSES (5),
+ .PIPELINED (0),
+ .ST_DATA_W (66),
+ .ST_CHANNEL_W (2),
+ .VALID_WIDTH (2),
+ .ENFORCE_ORDER (1),
+ .PKT_BYTE_CNT_H (58),
+ .PKT_BYTE_CNT_L (56),
+ .PKT_BYTEEN_H (35),
+ .PKT_BYTEEN_L (32)
+ ) limiter (
+ .clk (csr_clk_clk), // clk.clk
+ .reset (rst_controller_reset_out_reset), // clk_reset.reset
+ .cmd_sink_ready (addr_router_src_ready), // cmd_sink.ready
+ .cmd_sink_valid (addr_router_src_valid), // .valid
+ .cmd_sink_data (addr_router_src_data), // .data
+ .cmd_sink_channel (addr_router_src_channel), // .channel
+ .cmd_sink_startofpacket (addr_router_src_startofpacket), // .startofpacket
+ .cmd_sink_endofpacket (addr_router_src_endofpacket), // .endofpacket
+ .cmd_src_ready (limiter_cmd_src_ready), // cmd_src.ready
+ .cmd_src_data (limiter_cmd_src_data), // .data
+ .cmd_src_channel (limiter_cmd_src_channel), // .channel
+ .cmd_src_startofpacket (limiter_cmd_src_startofpacket), // .startofpacket
+ .cmd_src_endofpacket (limiter_cmd_src_endofpacket), // .endofpacket
+ .rsp_sink_ready (rsp_xbar_mux_src_ready), // rsp_sink.ready
+ .rsp_sink_valid (rsp_xbar_mux_src_valid), // .valid
+ .rsp_sink_channel (rsp_xbar_mux_src_channel), // .channel
+ .rsp_sink_data (rsp_xbar_mux_src_data), // .data
+ .rsp_sink_startofpacket (rsp_xbar_mux_src_startofpacket), // .startofpacket
+ .rsp_sink_endofpacket (rsp_xbar_mux_src_endofpacket), // .endofpacket
+ .rsp_src_ready (limiter_rsp_src_ready), // rsp_src.ready
+ .rsp_src_valid (limiter_rsp_src_valid), // .valid
+ .rsp_src_data (limiter_rsp_src_data), // .data
+ .rsp_src_channel (limiter_rsp_src_channel), // .channel
+ .rsp_src_startofpacket (limiter_rsp_src_startofpacket), // .startofpacket
+ .rsp_src_endofpacket (limiter_rsp_src_endofpacket), // .endofpacket
+ .cmd_src_valid (limiter_cmd_valid_data) // cmd_valid.data
+ );
+
+ altera_merlin_traffic_limiter #(
+ .PKT_DEST_ID_H (67),
+ .PKT_DEST_ID_L (65),
+ .PKT_TRANS_POSTED (51),
+ .MAX_OUTSTANDING_RESPONSES (2),
+ .PIPELINED (0),
+ .ST_DATA_W (69),
+ .ST_CHANNEL_W (8),
+ .VALID_WIDTH (8),
+ .ENFORCE_ORDER (1),
+ .PKT_BYTE_CNT_H (57),
+ .PKT_BYTE_CNT_L (55),
+ .PKT_BYTEEN_H (35),
+ .PKT_BYTEEN_L (32)
+ ) limiter_001 (
+ .clk (tx_clk_clk), // clk.clk
+ .reset (rst_controller_001_reset_out_reset), // clk_reset.reset
+ .cmd_sink_ready (addr_router_001_src_ready), // cmd_sink.ready
+ .cmd_sink_valid (addr_router_001_src_valid), // .valid
+ .cmd_sink_data (addr_router_001_src_data), // .data
+ .cmd_sink_channel (addr_router_001_src_channel), // .channel
+ .cmd_sink_startofpacket (addr_router_001_src_startofpacket), // .startofpacket
+ .cmd_sink_endofpacket (addr_router_001_src_endofpacket), // .endofpacket
+ .cmd_src_ready (limiter_001_cmd_src_ready), // cmd_src.ready
+ .cmd_src_data (limiter_001_cmd_src_data), // .data
+ .cmd_src_channel (limiter_001_cmd_src_channel), // .channel
+ .cmd_src_startofpacket (limiter_001_cmd_src_startofpacket), // .startofpacket
+ .cmd_src_endofpacket (limiter_001_cmd_src_endofpacket), // .endofpacket
+ .rsp_sink_ready (rsp_xbar_mux_001_src_ready), // rsp_sink.ready
+ .rsp_sink_valid (rsp_xbar_mux_001_src_valid), // .valid
+ .rsp_sink_channel (rsp_xbar_mux_001_src_channel), // .channel
+ .rsp_sink_data (rsp_xbar_mux_001_src_data), // .data
+ .rsp_sink_startofpacket (rsp_xbar_mux_001_src_startofpacket), // .startofpacket
+ .rsp_sink_endofpacket (rsp_xbar_mux_001_src_endofpacket), // .endofpacket
+ .rsp_src_ready (limiter_001_rsp_src_ready), // rsp_src.ready
+ .rsp_src_valid (limiter_001_rsp_src_valid), // .valid
+ .rsp_src_data (limiter_001_rsp_src_data), // .data
+ .rsp_src_channel (limiter_001_rsp_src_channel), // .channel
+ .rsp_src_startofpacket (limiter_001_rsp_src_startofpacket), // .startofpacket
+ .rsp_src_endofpacket (limiter_001_rsp_src_endofpacket), // .endofpacket
+ .cmd_src_valid (limiter_001_cmd_valid_data) // cmd_valid.data
+ );
+
+ altera_merlin_traffic_limiter #(
+ .PKT_DEST_ID_H (67),
+ .PKT_DEST_ID_L (65),
+ .PKT_TRANS_POSTED (51),
+ .MAX_OUTSTANDING_RESPONSES (2),
+ .PIPELINED (0),
+ .ST_DATA_W (69),
+ .ST_CHANNEL_W (7),
+ .VALID_WIDTH (7),
+ .ENFORCE_ORDER (1),
+ .PKT_BYTE_CNT_H (57),
+ .PKT_BYTE_CNT_L (55),
+ .PKT_BYTEEN_H (35),
+ .PKT_BYTEEN_L (32)
+ ) limiter_002 (
+ .clk (rx_clk_clk), // clk.clk
+ .reset (rst_controller_002_reset_out_reset), // clk_reset.reset
+ .cmd_sink_ready (addr_router_002_src_ready), // cmd_sink.ready
+ .cmd_sink_valid (addr_router_002_src_valid), // .valid
+ .cmd_sink_data (addr_router_002_src_data), // .data
+ .cmd_sink_channel (addr_router_002_src_channel), // .channel
+ .cmd_sink_startofpacket (addr_router_002_src_startofpacket), // .startofpacket
+ .cmd_sink_endofpacket (addr_router_002_src_endofpacket), // .endofpacket
+ .cmd_src_ready (limiter_002_cmd_src_ready), // cmd_src.ready
+ .cmd_src_data (limiter_002_cmd_src_data), // .data
+ .cmd_src_channel (limiter_002_cmd_src_channel), // .channel
+ .cmd_src_startofpacket (limiter_002_cmd_src_startofpacket), // .startofpacket
+ .cmd_src_endofpacket (limiter_002_cmd_src_endofpacket), // .endofpacket
+ .rsp_sink_ready (rsp_xbar_mux_002_src_ready), // rsp_sink.ready
+ .rsp_sink_valid (rsp_xbar_mux_002_src_valid), // .valid
+ .rsp_sink_channel (rsp_xbar_mux_002_src_channel), // .channel
+ .rsp_sink_data (rsp_xbar_mux_002_src_data), // .data
+ .rsp_sink_startofpacket (rsp_xbar_mux_002_src_startofpacket), // .startofpacket
+ .rsp_sink_endofpacket (rsp_xbar_mux_002_src_endofpacket), // .endofpacket
+ .rsp_src_ready (limiter_002_rsp_src_ready), // rsp_src.ready
+ .rsp_src_valid (limiter_002_rsp_src_valid), // .valid
+ .rsp_src_data (limiter_002_rsp_src_data), // .data
+ .rsp_src_channel (limiter_002_rsp_src_channel), // .channel
+ .rsp_src_startofpacket (limiter_002_rsp_src_startofpacket), // .startofpacket
+ .rsp_src_endofpacket (limiter_002_rsp_src_endofpacket), // .endofpacket
+ .cmd_src_valid (limiter_002_cmd_valid_data) // cmd_valid.data
+ );
+
+ altera_reset_controller #(
+ .NUM_RESET_INPUTS (1),
+ .OUTPUT_RESET_SYNC_EDGES ("deassert"),
+ .SYNC_DEPTH (2)
+ ) rst_controller (
+ .reset_in0 (~csr_reset_reset_n), // reset_in0.reset
+ .clk (csr_clk_clk), // clk.clk
+ .reset_out (rst_controller_reset_out_reset), // reset_out.reset
+ .reset_in1 (1'b0), // (terminated)
+ .reset_in2 (1'b0), // (terminated)
+ .reset_in3 (1'b0), // (terminated)
+ .reset_in4 (1'b0), // (terminated)
+ .reset_in5 (1'b0), // (terminated)
+ .reset_in6 (1'b0), // (terminated)
+ .reset_in7 (1'b0), // (terminated)
+ .reset_in8 (1'b0), // (terminated)
+ .reset_in9 (1'b0), // (terminated)
+ .reset_in10 (1'b0), // (terminated)
+ .reset_in11 (1'b0), // (terminated)
+ .reset_in12 (1'b0), // (terminated)
+ .reset_in13 (1'b0), // (terminated)
+ .reset_in14 (1'b0), // (terminated)
+ .reset_in15 (1'b0) // (terminated)
+ );
+
+ altera_reset_controller #(
+ .NUM_RESET_INPUTS (1),
+ .OUTPUT_RESET_SYNC_EDGES ("deassert"),
+ .SYNC_DEPTH (2)
+ ) rst_controller_001 (
+ .reset_in0 (~tx_reset_reset_n), // reset_in0.reset
+ .clk (tx_clk_clk), // clk.clk
+ .reset_out (rst_controller_001_reset_out_reset), // reset_out.reset
+ .reset_in1 (1'b0), // (terminated)
+ .reset_in2 (1'b0), // (terminated)
+ .reset_in3 (1'b0), // (terminated)
+ .reset_in4 (1'b0), // (terminated)
+ .reset_in5 (1'b0), // (terminated)
+ .reset_in6 (1'b0), // (terminated)
+ .reset_in7 (1'b0), // (terminated)
+ .reset_in8 (1'b0), // (terminated)
+ .reset_in9 (1'b0), // (terminated)
+ .reset_in10 (1'b0), // (terminated)
+ .reset_in11 (1'b0), // (terminated)
+ .reset_in12 (1'b0), // (terminated)
+ .reset_in13 (1'b0), // (terminated)
+ .reset_in14 (1'b0), // (terminated)
+ .reset_in15 (1'b0) // (terminated)
+ );
+
+ altera_reset_controller #(
+ .NUM_RESET_INPUTS (1),
+ .OUTPUT_RESET_SYNC_EDGES ("deassert"),
+ .SYNC_DEPTH (2)
+ ) rst_controller_002 (
+ .reset_in0 (~rx_reset_reset_n), // reset_in0.reset
+ .clk (rx_clk_clk), // clk.clk
+ .reset_out (rst_controller_002_reset_out_reset), // reset_out.reset
+ .reset_in1 (1'b0), // (terminated)
+ .reset_in2 (1'b0), // (terminated)
+ .reset_in3 (1'b0), // (terminated)
+ .reset_in4 (1'b0), // (terminated)
+ .reset_in5 (1'b0), // (terminated)
+ .reset_in6 (1'b0), // (terminated)
+ .reset_in7 (1'b0), // (terminated)
+ .reset_in8 (1'b0), // (terminated)
+ .reset_in9 (1'b0), // (terminated)
+ .reset_in10 (1'b0), // (terminated)
+ .reset_in11 (1'b0), // (terminated)
+ .reset_in12 (1'b0), // (terminated)
+ .reset_in13 (1'b0), // (terminated)
+ .reset_in14 (1'b0), // (terminated)
+ .reset_in15 (1'b0) // (terminated)
+ );
+
+ ip_stratixiv_mac_10g_cmd_xbar_demux cmd_xbar_demux (
+ .clk (csr_clk_clk), // clk.clk
+ .reset (rst_controller_reset_out_reset), // clk_reset.reset
+ .sink_ready (limiter_cmd_src_ready), // sink.ready
+ .sink_channel (limiter_cmd_src_channel), // .channel
+ .sink_data (limiter_cmd_src_data), // .data
+ .sink_startofpacket (limiter_cmd_src_startofpacket), // .startofpacket
+ .sink_endofpacket (limiter_cmd_src_endofpacket), // .endofpacket
+ .sink_valid (limiter_cmd_valid_data), // sink_valid.data
+ .src0_ready (cmd_xbar_demux_src0_ready), // src0.ready
+ .src0_valid (cmd_xbar_demux_src0_valid), // .valid
+ .src0_data (cmd_xbar_demux_src0_data), // .data
+ .src0_channel (cmd_xbar_demux_src0_channel), // .channel
+ .src0_startofpacket (cmd_xbar_demux_src0_startofpacket), // .startofpacket
+ .src0_endofpacket (cmd_xbar_demux_src0_endofpacket), // .endofpacket
+ .src1_ready (cmd_xbar_demux_src1_ready), // src1.ready
+ .src1_valid (cmd_xbar_demux_src1_valid), // .valid
+ .src1_data (cmd_xbar_demux_src1_data), // .data
+ .src1_channel (cmd_xbar_demux_src1_channel), // .channel
+ .src1_startofpacket (cmd_xbar_demux_src1_startofpacket), // .startofpacket
+ .src1_endofpacket (cmd_xbar_demux_src1_endofpacket) // .endofpacket
+ );
+
+ ip_stratixiv_mac_10g_rsp_xbar_demux rsp_xbar_demux (
+ .clk (tx_clk_clk), // clk.clk
+ .reset (rst_controller_001_reset_out_reset), // clk_reset.reset
+ .sink_ready (id_router_src_ready), // sink.ready
+ .sink_channel (id_router_src_channel), // .channel
+ .sink_data (id_router_src_data), // .data
+ .sink_startofpacket (id_router_src_startofpacket), // .startofpacket
+ .sink_endofpacket (id_router_src_endofpacket), // .endofpacket
+ .sink_valid (id_router_src_valid), // .valid
+ .src0_ready (rsp_xbar_demux_src0_ready), // src0.ready
+ .src0_valid (rsp_xbar_demux_src0_valid), // .valid
+ .src0_data (rsp_xbar_demux_src0_data), // .data
+ .src0_channel (rsp_xbar_demux_src0_channel), // .channel
+ .src0_startofpacket (rsp_xbar_demux_src0_startofpacket), // .startofpacket
+ .src0_endofpacket (rsp_xbar_demux_src0_endofpacket) // .endofpacket
+ );
+
+ ip_stratixiv_mac_10g_rsp_xbar_demux rsp_xbar_demux_001 (
+ .clk (rx_clk_clk), // clk.clk
+ .reset (rst_controller_002_reset_out_reset), // clk_reset.reset
+ .sink_ready (id_router_001_src_ready), // sink.ready
+ .sink_channel (id_router_001_src_channel), // .channel
+ .sink_data (id_router_001_src_data), // .data
+ .sink_startofpacket (id_router_001_src_startofpacket), // .startofpacket
+ .sink_endofpacket (id_router_001_src_endofpacket), // .endofpacket
+ .sink_valid (id_router_001_src_valid), // .valid
+ .src0_ready (rsp_xbar_demux_001_src0_ready), // src0.ready
+ .src0_valid (rsp_xbar_demux_001_src0_valid), // .valid
+ .src0_data (rsp_xbar_demux_001_src0_data), // .data
+ .src0_channel (rsp_xbar_demux_001_src0_channel), // .channel
+ .src0_startofpacket (rsp_xbar_demux_001_src0_startofpacket), // .startofpacket
+ .src0_endofpacket (rsp_xbar_demux_001_src0_endofpacket) // .endofpacket
+ );
+
+ ip_stratixiv_mac_10g_rsp_xbar_mux rsp_xbar_mux (
+ .clk (csr_clk_clk), // clk.clk
+ .reset (rst_controller_reset_out_reset), // clk_reset.reset
+ .src_ready (rsp_xbar_mux_src_ready), // src.ready
+ .src_valid (rsp_xbar_mux_src_valid), // .valid
+ .src_data (rsp_xbar_mux_src_data), // .data
+ .src_channel (rsp_xbar_mux_src_channel), // .channel
+ .src_startofpacket (rsp_xbar_mux_src_startofpacket), // .startofpacket
+ .src_endofpacket (rsp_xbar_mux_src_endofpacket), // .endofpacket
+ .sink0_ready (crosser_002_out_ready), // sink0.ready
+ .sink0_valid (crosser_002_out_valid), // .valid
+ .sink0_channel (crosser_002_out_channel), // .channel
+ .sink0_data (crosser_002_out_data), // .data
+ .sink0_startofpacket (crosser_002_out_startofpacket), // .startofpacket
+ .sink0_endofpacket (crosser_002_out_endofpacket), // .endofpacket
+ .sink1_ready (crosser_003_out_ready), // sink1.ready
+ .sink1_valid (crosser_003_out_valid), // .valid
+ .sink1_channel (crosser_003_out_channel), // .channel
+ .sink1_data (crosser_003_out_data), // .data
+ .sink1_startofpacket (crosser_003_out_startofpacket), // .startofpacket
+ .sink1_endofpacket (crosser_003_out_endofpacket) // .endofpacket
+ );
+
+ ip_stratixiv_mac_10g_cmd_xbar_demux_001 cmd_xbar_demux_001 (
+ .clk (tx_clk_clk), // clk.clk
+ .reset (rst_controller_001_reset_out_reset), // clk_reset.reset
+ .sink_ready (limiter_001_cmd_src_ready), // sink.ready
+ .sink_channel (limiter_001_cmd_src_channel), // .channel
+ .sink_data (limiter_001_cmd_src_data), // .data
+ .sink_startofpacket (limiter_001_cmd_src_startofpacket), // .startofpacket
+ .sink_endofpacket (limiter_001_cmd_src_endofpacket), // .endofpacket
+ .sink_valid (limiter_001_cmd_valid_data), // sink_valid.data
+ .src0_ready (cmd_xbar_demux_001_src0_ready), // src0.ready
+ .src0_valid (cmd_xbar_demux_001_src0_valid), // .valid
+ .src0_data (cmd_xbar_demux_001_src0_data), // .data
+ .src0_channel (cmd_xbar_demux_001_src0_channel), // .channel
+ .src0_startofpacket (cmd_xbar_demux_001_src0_startofpacket), // .startofpacket
+ .src0_endofpacket (cmd_xbar_demux_001_src0_endofpacket), // .endofpacket
+ .src1_ready (cmd_xbar_demux_001_src1_ready), // src1.ready
+ .src1_valid (cmd_xbar_demux_001_src1_valid), // .valid
+ .src1_data (cmd_xbar_demux_001_src1_data), // .data
+ .src1_channel (cmd_xbar_demux_001_src1_channel), // .channel
+ .src1_startofpacket (cmd_xbar_demux_001_src1_startofpacket), // .startofpacket
+ .src1_endofpacket (cmd_xbar_demux_001_src1_endofpacket), // .endofpacket
+ .src2_ready (cmd_xbar_demux_001_src2_ready), // src2.ready
+ .src2_valid (cmd_xbar_demux_001_src2_valid), // .valid
+ .src2_data (cmd_xbar_demux_001_src2_data), // .data
+ .src2_channel (cmd_xbar_demux_001_src2_channel), // .channel
+ .src2_startofpacket (cmd_xbar_demux_001_src2_startofpacket), // .startofpacket
+ .src2_endofpacket (cmd_xbar_demux_001_src2_endofpacket), // .endofpacket
+ .src3_ready (cmd_xbar_demux_001_src3_ready), // src3.ready
+ .src3_valid (cmd_xbar_demux_001_src3_valid), // .valid
+ .src3_data (cmd_xbar_demux_001_src3_data), // .data
+ .src3_channel (cmd_xbar_demux_001_src3_channel), // .channel
+ .src3_startofpacket (cmd_xbar_demux_001_src3_startofpacket), // .startofpacket
+ .src3_endofpacket (cmd_xbar_demux_001_src3_endofpacket), // .endofpacket
+ .src4_ready (cmd_xbar_demux_001_src4_ready), // src4.ready
+ .src4_valid (cmd_xbar_demux_001_src4_valid), // .valid
+ .src4_data (cmd_xbar_demux_001_src4_data), // .data
+ .src4_channel (cmd_xbar_demux_001_src4_channel), // .channel
+ .src4_startofpacket (cmd_xbar_demux_001_src4_startofpacket), // .startofpacket
+ .src4_endofpacket (cmd_xbar_demux_001_src4_endofpacket), // .endofpacket
+ .src5_ready (cmd_xbar_demux_001_src5_ready), // src5.ready
+ .src5_valid (cmd_xbar_demux_001_src5_valid), // .valid
+ .src5_data (cmd_xbar_demux_001_src5_data), // .data
+ .src5_channel (cmd_xbar_demux_001_src5_channel), // .channel
+ .src5_startofpacket (cmd_xbar_demux_001_src5_startofpacket), // .startofpacket
+ .src5_endofpacket (cmd_xbar_demux_001_src5_endofpacket), // .endofpacket
+ .src6_ready (cmd_xbar_demux_001_src6_ready), // src6.ready
+ .src6_valid (cmd_xbar_demux_001_src6_valid), // .valid
+ .src6_data (cmd_xbar_demux_001_src6_data), // .data
+ .src6_channel (cmd_xbar_demux_001_src6_channel), // .channel
+ .src6_startofpacket (cmd_xbar_demux_001_src6_startofpacket), // .startofpacket
+ .src6_endofpacket (cmd_xbar_demux_001_src6_endofpacket), // .endofpacket
+ .src7_ready (cmd_xbar_demux_001_src7_ready), // src7.ready
+ .src7_valid (cmd_xbar_demux_001_src7_valid), // .valid
+ .src7_data (cmd_xbar_demux_001_src7_data), // .data
+ .src7_channel (cmd_xbar_demux_001_src7_channel), // .channel
+ .src7_startofpacket (cmd_xbar_demux_001_src7_startofpacket), // .startofpacket
+ .src7_endofpacket (cmd_xbar_demux_001_src7_endofpacket) // .endofpacket
+ );
+
+ ip_stratixiv_mac_10g_rsp_xbar_demux_002 rsp_xbar_demux_002 (
+ .clk (tx_clk_clk), // clk.clk
+ .reset (rst_controller_001_reset_out_reset), // clk_reset.reset
+ .sink_ready (id_router_002_src_ready), // sink.ready
+ .sink_channel (id_router_002_src_channel), // .channel
+ .sink_data (id_router_002_src_data), // .data
+ .sink_startofpacket (id_router_002_src_startofpacket), // .startofpacket
+ .sink_endofpacket (id_router_002_src_endofpacket), // .endofpacket
+ .sink_valid (id_router_002_src_valid), // .valid
+ .src0_ready (rsp_xbar_demux_002_src0_ready), // src0.ready
+ .src0_valid (rsp_xbar_demux_002_src0_valid), // .valid
+ .src0_data (rsp_xbar_demux_002_src0_data), // .data
+ .src0_channel (rsp_xbar_demux_002_src0_channel), // .channel
+ .src0_startofpacket (rsp_xbar_demux_002_src0_startofpacket), // .startofpacket
+ .src0_endofpacket (rsp_xbar_demux_002_src0_endofpacket) // .endofpacket
+ );
+
+ ip_stratixiv_mac_10g_rsp_xbar_demux_002 rsp_xbar_demux_003 (
+ .clk (tx_clk_clk), // clk.clk
+ .reset (rst_controller_001_reset_out_reset), // clk_reset.reset
+ .sink_ready (id_router_003_src_ready), // sink.ready
+ .sink_channel (id_router_003_src_channel), // .channel
+ .sink_data (id_router_003_src_data), // .data
+ .sink_startofpacket (id_router_003_src_startofpacket), // .startofpacket
+ .sink_endofpacket (id_router_003_src_endofpacket), // .endofpacket
+ .sink_valid (id_router_003_src_valid), // .valid
+ .src0_ready (rsp_xbar_demux_003_src0_ready), // src0.ready
+ .src0_valid (rsp_xbar_demux_003_src0_valid), // .valid
+ .src0_data (rsp_xbar_demux_003_src0_data), // .data
+ .src0_channel (rsp_xbar_demux_003_src0_channel), // .channel
+ .src0_startofpacket (rsp_xbar_demux_003_src0_startofpacket), // .startofpacket
+ .src0_endofpacket (rsp_xbar_demux_003_src0_endofpacket) // .endofpacket
+ );
+
+ ip_stratixiv_mac_10g_rsp_xbar_demux_002 rsp_xbar_demux_004 (
+ .clk (tx_clk_clk), // clk.clk
+ .reset (rst_controller_001_reset_out_reset), // clk_reset.reset
+ .sink_ready (id_router_004_src_ready), // sink.ready
+ .sink_channel (id_router_004_src_channel), // .channel
+ .sink_data (id_router_004_src_data), // .data
+ .sink_startofpacket (id_router_004_src_startofpacket), // .startofpacket
+ .sink_endofpacket (id_router_004_src_endofpacket), // .endofpacket
+ .sink_valid (id_router_004_src_valid), // .valid
+ .src0_ready (rsp_xbar_demux_004_src0_ready), // src0.ready
+ .src0_valid (rsp_xbar_demux_004_src0_valid), // .valid
+ .src0_data (rsp_xbar_demux_004_src0_data), // .data
+ .src0_channel (rsp_xbar_demux_004_src0_channel), // .channel
+ .src0_startofpacket (rsp_xbar_demux_004_src0_startofpacket), // .startofpacket
+ .src0_endofpacket (rsp_xbar_demux_004_src0_endofpacket) // .endofpacket
+ );
+
+ ip_stratixiv_mac_10g_rsp_xbar_demux_002 rsp_xbar_demux_005 (
+ .clk (tx_clk_clk), // clk.clk
+ .reset (rst_controller_001_reset_out_reset), // clk_reset.reset
+ .sink_ready (id_router_005_src_ready), // sink.ready
+ .sink_channel (id_router_005_src_channel), // .channel
+ .sink_data (id_router_005_src_data), // .data
+ .sink_startofpacket (id_router_005_src_startofpacket), // .startofpacket
+ .sink_endofpacket (id_router_005_src_endofpacket), // .endofpacket
+ .sink_valid (id_router_005_src_valid), // .valid
+ .src0_ready (rsp_xbar_demux_005_src0_ready), // src0.ready
+ .src0_valid (rsp_xbar_demux_005_src0_valid), // .valid
+ .src0_data (rsp_xbar_demux_005_src0_data), // .data
+ .src0_channel (rsp_xbar_demux_005_src0_channel), // .channel
+ .src0_startofpacket (rsp_xbar_demux_005_src0_startofpacket), // .startofpacket
+ .src0_endofpacket (rsp_xbar_demux_005_src0_endofpacket) // .endofpacket
+ );
+
+ ip_stratixiv_mac_10g_rsp_xbar_demux_002 rsp_xbar_demux_006 (
+ .clk (tx_clk_clk), // clk.clk
+ .reset (rst_controller_001_reset_out_reset), // clk_reset.reset
+ .sink_ready (id_router_006_src_ready), // sink.ready
+ .sink_channel (id_router_006_src_channel), // .channel
+ .sink_data (id_router_006_src_data), // .data
+ .sink_startofpacket (id_router_006_src_startofpacket), // .startofpacket
+ .sink_endofpacket (id_router_006_src_endofpacket), // .endofpacket
+ .sink_valid (id_router_006_src_valid), // .valid
+ .src0_ready (rsp_xbar_demux_006_src0_ready), // src0.ready
+ .src0_valid (rsp_xbar_demux_006_src0_valid), // .valid
+ .src0_data (rsp_xbar_demux_006_src0_data), // .data
+ .src0_channel (rsp_xbar_demux_006_src0_channel), // .channel
+ .src0_startofpacket (rsp_xbar_demux_006_src0_startofpacket), // .startofpacket
+ .src0_endofpacket (rsp_xbar_demux_006_src0_endofpacket) // .endofpacket
+ );
+
+ ip_stratixiv_mac_10g_rsp_xbar_demux_002 rsp_xbar_demux_007 (
+ .clk (tx_clk_clk), // clk.clk
+ .reset (rst_controller_001_reset_out_reset), // clk_reset.reset
+ .sink_ready (id_router_007_src_ready), // sink.ready
+ .sink_channel (id_router_007_src_channel), // .channel
+ .sink_data (id_router_007_src_data), // .data
+ .sink_startofpacket (id_router_007_src_startofpacket), // .startofpacket
+ .sink_endofpacket (id_router_007_src_endofpacket), // .endofpacket
+ .sink_valid (id_router_007_src_valid), // .valid
+ .src0_ready (rsp_xbar_demux_007_src0_ready), // src0.ready
+ .src0_valid (rsp_xbar_demux_007_src0_valid), // .valid
+ .src0_data (rsp_xbar_demux_007_src0_data), // .data
+ .src0_channel (rsp_xbar_demux_007_src0_channel), // .channel
+ .src0_startofpacket (rsp_xbar_demux_007_src0_startofpacket), // .startofpacket
+ .src0_endofpacket (rsp_xbar_demux_007_src0_endofpacket) // .endofpacket
+ );
+
+ ip_stratixiv_mac_10g_rsp_xbar_demux_002 rsp_xbar_demux_008 (
+ .clk (tx_clk_clk), // clk.clk
+ .reset (rst_controller_001_reset_out_reset), // clk_reset.reset
+ .sink_ready (id_router_008_src_ready), // sink.ready
+ .sink_channel (id_router_008_src_channel), // .channel
+ .sink_data (id_router_008_src_data), // .data
+ .sink_startofpacket (id_router_008_src_startofpacket), // .startofpacket
+ .sink_endofpacket (id_router_008_src_endofpacket), // .endofpacket
+ .sink_valid (id_router_008_src_valid), // .valid
+ .src0_ready (rsp_xbar_demux_008_src0_ready), // src0.ready
+ .src0_valid (rsp_xbar_demux_008_src0_valid), // .valid
+ .src0_data (rsp_xbar_demux_008_src0_data), // .data
+ .src0_channel (rsp_xbar_demux_008_src0_channel), // .channel
+ .src0_startofpacket (rsp_xbar_demux_008_src0_startofpacket), // .startofpacket
+ .src0_endofpacket (rsp_xbar_demux_008_src0_endofpacket) // .endofpacket
+ );
+
+ ip_stratixiv_mac_10g_rsp_xbar_demux_002 rsp_xbar_demux_009 (
+ .clk (tx_clk_clk), // clk.clk
+ .reset (rst_controller_001_reset_out_reset), // clk_reset.reset
+ .sink_ready (id_router_009_src_ready), // sink.ready
+ .sink_channel (id_router_009_src_channel), // .channel
+ .sink_data (id_router_009_src_data), // .data
+ .sink_startofpacket (id_router_009_src_startofpacket), // .startofpacket
+ .sink_endofpacket (id_router_009_src_endofpacket), // .endofpacket
+ .sink_valid (id_router_009_src_valid), // .valid
+ .src0_ready (rsp_xbar_demux_009_src0_ready), // src0.ready
+ .src0_valid (rsp_xbar_demux_009_src0_valid), // .valid
+ .src0_data (rsp_xbar_demux_009_src0_data), // .data
+ .src0_channel (rsp_xbar_demux_009_src0_channel), // .channel
+ .src0_startofpacket (rsp_xbar_demux_009_src0_startofpacket), // .startofpacket
+ .src0_endofpacket (rsp_xbar_demux_009_src0_endofpacket) // .endofpacket
+ );
+
+ ip_stratixiv_mac_10g_rsp_xbar_mux_001 rsp_xbar_mux_001 (
+ .clk (tx_clk_clk), // clk.clk
+ .reset (rst_controller_001_reset_out_reset), // clk_reset.reset
+ .src_ready (rsp_xbar_mux_001_src_ready), // src.ready
+ .src_valid (rsp_xbar_mux_001_src_valid), // .valid
+ .src_data (rsp_xbar_mux_001_src_data), // .data
+ .src_channel (rsp_xbar_mux_001_src_channel), // .channel
+ .src_startofpacket (rsp_xbar_mux_001_src_startofpacket), // .startofpacket
+ .src_endofpacket (rsp_xbar_mux_001_src_endofpacket), // .endofpacket
+ .sink0_ready (rsp_xbar_demux_002_src0_ready), // sink0.ready
+ .sink0_valid (rsp_xbar_demux_002_src0_valid), // .valid
+ .sink0_channel (rsp_xbar_demux_002_src0_channel), // .channel
+ .sink0_data (rsp_xbar_demux_002_src0_data), // .data
+ .sink0_startofpacket (rsp_xbar_demux_002_src0_startofpacket), // .startofpacket
+ .sink0_endofpacket (rsp_xbar_demux_002_src0_endofpacket), // .endofpacket
+ .sink1_ready (rsp_xbar_demux_003_src0_ready), // sink1.ready
+ .sink1_valid (rsp_xbar_demux_003_src0_valid), // .valid
+ .sink1_channel (rsp_xbar_demux_003_src0_channel), // .channel
+ .sink1_data (rsp_xbar_demux_003_src0_data), // .data
+ .sink1_startofpacket (rsp_xbar_demux_003_src0_startofpacket), // .startofpacket
+ .sink1_endofpacket (rsp_xbar_demux_003_src0_endofpacket), // .endofpacket
+ .sink2_ready (rsp_xbar_demux_004_src0_ready), // sink2.ready
+ .sink2_valid (rsp_xbar_demux_004_src0_valid), // .valid
+ .sink2_channel (rsp_xbar_demux_004_src0_channel), // .channel
+ .sink2_data (rsp_xbar_demux_004_src0_data), // .data
+ .sink2_startofpacket (rsp_xbar_demux_004_src0_startofpacket), // .startofpacket
+ .sink2_endofpacket (rsp_xbar_demux_004_src0_endofpacket), // .endofpacket
+ .sink3_ready (rsp_xbar_demux_005_src0_ready), // sink3.ready
+ .sink3_valid (rsp_xbar_demux_005_src0_valid), // .valid
+ .sink3_channel (rsp_xbar_demux_005_src0_channel), // .channel
+ .sink3_data (rsp_xbar_demux_005_src0_data), // .data
+ .sink3_startofpacket (rsp_xbar_demux_005_src0_startofpacket), // .startofpacket
+ .sink3_endofpacket (rsp_xbar_demux_005_src0_endofpacket), // .endofpacket
+ .sink4_ready (rsp_xbar_demux_006_src0_ready), // sink4.ready
+ .sink4_valid (rsp_xbar_demux_006_src0_valid), // .valid
+ .sink4_channel (rsp_xbar_demux_006_src0_channel), // .channel
+ .sink4_data (rsp_xbar_demux_006_src0_data), // .data
+ .sink4_startofpacket (rsp_xbar_demux_006_src0_startofpacket), // .startofpacket
+ .sink4_endofpacket (rsp_xbar_demux_006_src0_endofpacket), // .endofpacket
+ .sink5_ready (rsp_xbar_demux_007_src0_ready), // sink5.ready
+ .sink5_valid (rsp_xbar_demux_007_src0_valid), // .valid
+ .sink5_channel (rsp_xbar_demux_007_src0_channel), // .channel
+ .sink5_data (rsp_xbar_demux_007_src0_data), // .data
+ .sink5_startofpacket (rsp_xbar_demux_007_src0_startofpacket), // .startofpacket
+ .sink5_endofpacket (rsp_xbar_demux_007_src0_endofpacket), // .endofpacket
+ .sink6_ready (rsp_xbar_demux_008_src0_ready), // sink6.ready
+ .sink6_valid (rsp_xbar_demux_008_src0_valid), // .valid
+ .sink6_channel (rsp_xbar_demux_008_src0_channel), // .channel
+ .sink6_data (rsp_xbar_demux_008_src0_data), // .data
+ .sink6_startofpacket (rsp_xbar_demux_008_src0_startofpacket), // .startofpacket
+ .sink6_endofpacket (rsp_xbar_demux_008_src0_endofpacket), // .endofpacket
+ .sink7_ready (rsp_xbar_demux_009_src0_ready), // sink7.ready
+ .sink7_valid (rsp_xbar_demux_009_src0_valid), // .valid
+ .sink7_channel (rsp_xbar_demux_009_src0_channel), // .channel
+ .sink7_data (rsp_xbar_demux_009_src0_data), // .data
+ .sink7_startofpacket (rsp_xbar_demux_009_src0_startofpacket), // .startofpacket
+ .sink7_endofpacket (rsp_xbar_demux_009_src0_endofpacket) // .endofpacket
+ );
+
+ ip_stratixiv_mac_10g_cmd_xbar_demux_002 cmd_xbar_demux_002 (
+ .clk (rx_clk_clk), // clk.clk
+ .reset (rst_controller_002_reset_out_reset), // clk_reset.reset
+ .sink_ready (limiter_002_cmd_src_ready), // sink.ready
+ .sink_channel (limiter_002_cmd_src_channel), // .channel
+ .sink_data (limiter_002_cmd_src_data), // .data
+ .sink_startofpacket (limiter_002_cmd_src_startofpacket), // .startofpacket
+ .sink_endofpacket (limiter_002_cmd_src_endofpacket), // .endofpacket
+ .sink_valid (limiter_002_cmd_valid_data), // sink_valid.data
+ .src0_ready (cmd_xbar_demux_002_src0_ready), // src0.ready
+ .src0_valid (cmd_xbar_demux_002_src0_valid), // .valid
+ .src0_data (cmd_xbar_demux_002_src0_data), // .data
+ .src0_channel (cmd_xbar_demux_002_src0_channel), // .channel
+ .src0_startofpacket (cmd_xbar_demux_002_src0_startofpacket), // .startofpacket
+ .src0_endofpacket (cmd_xbar_demux_002_src0_endofpacket), // .endofpacket
+ .src1_ready (cmd_xbar_demux_002_src1_ready), // src1.ready
+ .src1_valid (cmd_xbar_demux_002_src1_valid), // .valid
+ .src1_data (cmd_xbar_demux_002_src1_data), // .data
+ .src1_channel (cmd_xbar_demux_002_src1_channel), // .channel
+ .src1_startofpacket (cmd_xbar_demux_002_src1_startofpacket), // .startofpacket
+ .src1_endofpacket (cmd_xbar_demux_002_src1_endofpacket), // .endofpacket
+ .src2_ready (cmd_xbar_demux_002_src2_ready), // src2.ready
+ .src2_valid (cmd_xbar_demux_002_src2_valid), // .valid
+ .src2_data (cmd_xbar_demux_002_src2_data), // .data
+ .src2_channel (cmd_xbar_demux_002_src2_channel), // .channel
+ .src2_startofpacket (cmd_xbar_demux_002_src2_startofpacket), // .startofpacket
+ .src2_endofpacket (cmd_xbar_demux_002_src2_endofpacket), // .endofpacket
+ .src3_ready (cmd_xbar_demux_002_src3_ready), // src3.ready
+ .src3_valid (cmd_xbar_demux_002_src3_valid), // .valid
+ .src3_data (cmd_xbar_demux_002_src3_data), // .data
+ .src3_channel (cmd_xbar_demux_002_src3_channel), // .channel
+ .src3_startofpacket (cmd_xbar_demux_002_src3_startofpacket), // .startofpacket
+ .src3_endofpacket (cmd_xbar_demux_002_src3_endofpacket), // .endofpacket
+ .src4_ready (cmd_xbar_demux_002_src4_ready), // src4.ready
+ .src4_valid (cmd_xbar_demux_002_src4_valid), // .valid
+ .src4_data (cmd_xbar_demux_002_src4_data), // .data
+ .src4_channel (cmd_xbar_demux_002_src4_channel), // .channel
+ .src4_startofpacket (cmd_xbar_demux_002_src4_startofpacket), // .startofpacket
+ .src4_endofpacket (cmd_xbar_demux_002_src4_endofpacket), // .endofpacket
+ .src5_ready (cmd_xbar_demux_002_src5_ready), // src5.ready
+ .src5_valid (cmd_xbar_demux_002_src5_valid), // .valid
+ .src5_data (cmd_xbar_demux_002_src5_data), // .data
+ .src5_channel (cmd_xbar_demux_002_src5_channel), // .channel
+ .src5_startofpacket (cmd_xbar_demux_002_src5_startofpacket), // .startofpacket
+ .src5_endofpacket (cmd_xbar_demux_002_src5_endofpacket), // .endofpacket
+ .src6_ready (cmd_xbar_demux_002_src6_ready), // src6.ready
+ .src6_valid (cmd_xbar_demux_002_src6_valid), // .valid
+ .src6_data (cmd_xbar_demux_002_src6_data), // .data
+ .src6_channel (cmd_xbar_demux_002_src6_channel), // .channel
+ .src6_startofpacket (cmd_xbar_demux_002_src6_startofpacket), // .startofpacket
+ .src6_endofpacket (cmd_xbar_demux_002_src6_endofpacket) // .endofpacket
+ );
+
+ ip_stratixiv_mac_10g_rsp_xbar_demux_010 rsp_xbar_demux_010 (
+ .clk (rx_clk_clk), // clk.clk
+ .reset (rst_controller_002_reset_out_reset), // clk_reset.reset
+ .sink_ready (id_router_010_src_ready), // sink.ready
+ .sink_channel (id_router_010_src_channel), // .channel
+ .sink_data (id_router_010_src_data), // .data
+ .sink_startofpacket (id_router_010_src_startofpacket), // .startofpacket
+ .sink_endofpacket (id_router_010_src_endofpacket), // .endofpacket
+ .sink_valid (id_router_010_src_valid), // .valid
+ .src0_ready (rsp_xbar_demux_010_src0_ready), // src0.ready
+ .src0_valid (rsp_xbar_demux_010_src0_valid), // .valid
+ .src0_data (rsp_xbar_demux_010_src0_data), // .data
+ .src0_channel (rsp_xbar_demux_010_src0_channel), // .channel
+ .src0_startofpacket (rsp_xbar_demux_010_src0_startofpacket), // .startofpacket
+ .src0_endofpacket (rsp_xbar_demux_010_src0_endofpacket) // .endofpacket
+ );
+
+ ip_stratixiv_mac_10g_rsp_xbar_demux_010 rsp_xbar_demux_011 (
+ .clk (rx_clk_clk), // clk.clk
+ .reset (rst_controller_002_reset_out_reset), // clk_reset.reset
+ .sink_ready (id_router_011_src_ready), // sink.ready
+ .sink_channel (id_router_011_src_channel), // .channel
+ .sink_data (id_router_011_src_data), // .data
+ .sink_startofpacket (id_router_011_src_startofpacket), // .startofpacket
+ .sink_endofpacket (id_router_011_src_endofpacket), // .endofpacket
+ .sink_valid (id_router_011_src_valid), // .valid
+ .src0_ready (rsp_xbar_demux_011_src0_ready), // src0.ready
+ .src0_valid (rsp_xbar_demux_011_src0_valid), // .valid
+ .src0_data (rsp_xbar_demux_011_src0_data), // .data
+ .src0_channel (rsp_xbar_demux_011_src0_channel), // .channel
+ .src0_startofpacket (rsp_xbar_demux_011_src0_startofpacket), // .startofpacket
+ .src0_endofpacket (rsp_xbar_demux_011_src0_endofpacket) // .endofpacket
+ );
+
+ ip_stratixiv_mac_10g_rsp_xbar_demux_010 rsp_xbar_demux_012 (
+ .clk (rx_clk_clk), // clk.clk
+ .reset (rst_controller_002_reset_out_reset), // clk_reset.reset
+ .sink_ready (id_router_012_src_ready), // sink.ready
+ .sink_channel (id_router_012_src_channel), // .channel
+ .sink_data (id_router_012_src_data), // .data
+ .sink_startofpacket (id_router_012_src_startofpacket), // .startofpacket
+ .sink_endofpacket (id_router_012_src_endofpacket), // .endofpacket
+ .sink_valid (id_router_012_src_valid), // .valid
+ .src0_ready (rsp_xbar_demux_012_src0_ready), // src0.ready
+ .src0_valid (rsp_xbar_demux_012_src0_valid), // .valid
+ .src0_data (rsp_xbar_demux_012_src0_data), // .data
+ .src0_channel (rsp_xbar_demux_012_src0_channel), // .channel
+ .src0_startofpacket (rsp_xbar_demux_012_src0_startofpacket), // .startofpacket
+ .src0_endofpacket (rsp_xbar_demux_012_src0_endofpacket) // .endofpacket
+ );
+
+ ip_stratixiv_mac_10g_rsp_xbar_demux_010 rsp_xbar_demux_013 (
+ .clk (rx_clk_clk), // clk.clk
+ .reset (rst_controller_002_reset_out_reset), // clk_reset.reset
+ .sink_ready (id_router_013_src_ready), // sink.ready
+ .sink_channel (id_router_013_src_channel), // .channel
+ .sink_data (id_router_013_src_data), // .data
+ .sink_startofpacket (id_router_013_src_startofpacket), // .startofpacket
+ .sink_endofpacket (id_router_013_src_endofpacket), // .endofpacket
+ .sink_valid (id_router_013_src_valid), // .valid
+ .src0_ready (rsp_xbar_demux_013_src0_ready), // src0.ready
+ .src0_valid (rsp_xbar_demux_013_src0_valid), // .valid
+ .src0_data (rsp_xbar_demux_013_src0_data), // .data
+ .src0_channel (rsp_xbar_demux_013_src0_channel), // .channel
+ .src0_startofpacket (rsp_xbar_demux_013_src0_startofpacket), // .startofpacket
+ .src0_endofpacket (rsp_xbar_demux_013_src0_endofpacket) // .endofpacket
+ );
+
+ ip_stratixiv_mac_10g_rsp_xbar_demux_010 rsp_xbar_demux_014 (
+ .clk (rx_clk_clk), // clk.clk
+ .reset (rst_controller_002_reset_out_reset), // clk_reset.reset
+ .sink_ready (id_router_014_src_ready), // sink.ready
+ .sink_channel (id_router_014_src_channel), // .channel
+ .sink_data (id_router_014_src_data), // .data
+ .sink_startofpacket (id_router_014_src_startofpacket), // .startofpacket
+ .sink_endofpacket (id_router_014_src_endofpacket), // .endofpacket
+ .sink_valid (id_router_014_src_valid), // .valid
+ .src0_ready (rsp_xbar_demux_014_src0_ready), // src0.ready
+ .src0_valid (rsp_xbar_demux_014_src0_valid), // .valid
+ .src0_data (rsp_xbar_demux_014_src0_data), // .data
+ .src0_channel (rsp_xbar_demux_014_src0_channel), // .channel
+ .src0_startofpacket (rsp_xbar_demux_014_src0_startofpacket), // .startofpacket
+ .src0_endofpacket (rsp_xbar_demux_014_src0_endofpacket) // .endofpacket
+ );
+
+ ip_stratixiv_mac_10g_rsp_xbar_demux_010 rsp_xbar_demux_015 (
+ .clk (rx_clk_clk), // clk.clk
+ .reset (rst_controller_002_reset_out_reset), // clk_reset.reset
+ .sink_ready (id_router_015_src_ready), // sink.ready
+ .sink_channel (id_router_015_src_channel), // .channel
+ .sink_data (id_router_015_src_data), // .data
+ .sink_startofpacket (id_router_015_src_startofpacket), // .startofpacket
+ .sink_endofpacket (id_router_015_src_endofpacket), // .endofpacket
+ .sink_valid (id_router_015_src_valid), // .valid
+ .src0_ready (rsp_xbar_demux_015_src0_ready), // src0.ready
+ .src0_valid (rsp_xbar_demux_015_src0_valid), // .valid
+ .src0_data (rsp_xbar_demux_015_src0_data), // .data
+ .src0_channel (rsp_xbar_demux_015_src0_channel), // .channel
+ .src0_startofpacket (rsp_xbar_demux_015_src0_startofpacket), // .startofpacket
+ .src0_endofpacket (rsp_xbar_demux_015_src0_endofpacket) // .endofpacket
+ );
+
+ ip_stratixiv_mac_10g_rsp_xbar_demux_010 rsp_xbar_demux_016 (
+ .clk (rx_clk_clk), // clk.clk
+ .reset (rst_controller_002_reset_out_reset), // clk_reset.reset
+ .sink_ready (id_router_016_src_ready), // sink.ready
+ .sink_channel (id_router_016_src_channel), // .channel
+ .sink_data (id_router_016_src_data), // .data
+ .sink_startofpacket (id_router_016_src_startofpacket), // .startofpacket
+ .sink_endofpacket (id_router_016_src_endofpacket), // .endofpacket
+ .sink_valid (id_router_016_src_valid), // .valid
+ .src0_ready (rsp_xbar_demux_016_src0_ready), // src0.ready
+ .src0_valid (rsp_xbar_demux_016_src0_valid), // .valid
+ .src0_data (rsp_xbar_demux_016_src0_data), // .data
+ .src0_channel (rsp_xbar_demux_016_src0_channel), // .channel
+ .src0_startofpacket (rsp_xbar_demux_016_src0_startofpacket), // .startofpacket
+ .src0_endofpacket (rsp_xbar_demux_016_src0_endofpacket) // .endofpacket
+ );
+
+ ip_stratixiv_mac_10g_rsp_xbar_mux_002 rsp_xbar_mux_002 (
+ .clk (rx_clk_clk), // clk.clk
+ .reset (rst_controller_002_reset_out_reset), // clk_reset.reset
+ .src_ready (rsp_xbar_mux_002_src_ready), // src.ready
+ .src_valid (rsp_xbar_mux_002_src_valid), // .valid
+ .src_data (rsp_xbar_mux_002_src_data), // .data
+ .src_channel (rsp_xbar_mux_002_src_channel), // .channel
+ .src_startofpacket (rsp_xbar_mux_002_src_startofpacket), // .startofpacket
+ .src_endofpacket (rsp_xbar_mux_002_src_endofpacket), // .endofpacket
+ .sink0_ready (rsp_xbar_demux_010_src0_ready), // sink0.ready
+ .sink0_valid (rsp_xbar_demux_010_src0_valid), // .valid
+ .sink0_channel (rsp_xbar_demux_010_src0_channel), // .channel
+ .sink0_data (rsp_xbar_demux_010_src0_data), // .data
+ .sink0_startofpacket (rsp_xbar_demux_010_src0_startofpacket), // .startofpacket
+ .sink0_endofpacket (rsp_xbar_demux_010_src0_endofpacket), // .endofpacket
+ .sink1_ready (rsp_xbar_demux_011_src0_ready), // sink1.ready
+ .sink1_valid (rsp_xbar_demux_011_src0_valid), // .valid
+ .sink1_channel (rsp_xbar_demux_011_src0_channel), // .channel
+ .sink1_data (rsp_xbar_demux_011_src0_data), // .data
+ .sink1_startofpacket (rsp_xbar_demux_011_src0_startofpacket), // .startofpacket
+ .sink1_endofpacket (rsp_xbar_demux_011_src0_endofpacket), // .endofpacket
+ .sink2_ready (rsp_xbar_demux_012_src0_ready), // sink2.ready
+ .sink2_valid (rsp_xbar_demux_012_src0_valid), // .valid
+ .sink2_channel (rsp_xbar_demux_012_src0_channel), // .channel
+ .sink2_data (rsp_xbar_demux_012_src0_data), // .data
+ .sink2_startofpacket (rsp_xbar_demux_012_src0_startofpacket), // .startofpacket
+ .sink2_endofpacket (rsp_xbar_demux_012_src0_endofpacket), // .endofpacket
+ .sink3_ready (rsp_xbar_demux_013_src0_ready), // sink3.ready
+ .sink3_valid (rsp_xbar_demux_013_src0_valid), // .valid
+ .sink3_channel (rsp_xbar_demux_013_src0_channel), // .channel
+ .sink3_data (rsp_xbar_demux_013_src0_data), // .data
+ .sink3_startofpacket (rsp_xbar_demux_013_src0_startofpacket), // .startofpacket
+ .sink3_endofpacket (rsp_xbar_demux_013_src0_endofpacket), // .endofpacket
+ .sink4_ready (rsp_xbar_demux_014_src0_ready), // sink4.ready
+ .sink4_valid (rsp_xbar_demux_014_src0_valid), // .valid
+ .sink4_channel (rsp_xbar_demux_014_src0_channel), // .channel
+ .sink4_data (rsp_xbar_demux_014_src0_data), // .data
+ .sink4_startofpacket (rsp_xbar_demux_014_src0_startofpacket), // .startofpacket
+ .sink4_endofpacket (rsp_xbar_demux_014_src0_endofpacket), // .endofpacket
+ .sink5_ready (rsp_xbar_demux_015_src0_ready), // sink5.ready
+ .sink5_valid (rsp_xbar_demux_015_src0_valid), // .valid
+ .sink5_channel (rsp_xbar_demux_015_src0_channel), // .channel
+ .sink5_data (rsp_xbar_demux_015_src0_data), // .data
+ .sink5_startofpacket (rsp_xbar_demux_015_src0_startofpacket), // .startofpacket
+ .sink5_endofpacket (rsp_xbar_demux_015_src0_endofpacket), // .endofpacket
+ .sink6_ready (rsp_xbar_demux_016_src0_ready), // sink6.ready
+ .sink6_valid (rsp_xbar_demux_016_src0_valid), // .valid
+ .sink6_channel (rsp_xbar_demux_016_src0_channel), // .channel
+ .sink6_data (rsp_xbar_demux_016_src0_data), // .data
+ .sink6_startofpacket (rsp_xbar_demux_016_src0_startofpacket), // .startofpacket
+ .sink6_endofpacket (rsp_xbar_demux_016_src0_endofpacket) // .endofpacket
+ );
+
+ altera_avalon_st_handshake_clock_crosser #(
+ .DATA_WIDTH (66),
+ .BITS_PER_SYMBOL (66),
+ .USE_PACKETS (1),
+ .USE_CHANNEL (1),
+ .CHANNEL_WIDTH (2),
+ .USE_ERROR (0),
+ .ERROR_WIDTH (1),
+ .VALID_SYNC_DEPTH (2),
+ .READY_SYNC_DEPTH (2),
+ .USE_OUTPUT_PIPELINE (0)
+ ) crosser (
+ .in_clk (csr_clk_clk), // in_clk.clk
+ .in_reset (rst_controller_reset_out_reset), // in_clk_reset.reset
+ .out_clk (tx_clk_clk), // out_clk.clk
+ .out_reset (rst_controller_001_reset_out_reset), // out_clk_reset.reset
+ .in_ready (cmd_xbar_demux_src0_ready), // in.ready
+ .in_valid (cmd_xbar_demux_src0_valid), // .valid
+ .in_startofpacket (cmd_xbar_demux_src0_startofpacket), // .startofpacket
+ .in_endofpacket (cmd_xbar_demux_src0_endofpacket), // .endofpacket
+ .in_channel (cmd_xbar_demux_src0_channel), // .channel
+ .in_data (cmd_xbar_demux_src0_data), // .data
+ .out_ready (crosser_out_ready), // out.ready
+ .out_valid (crosser_out_valid), // .valid
+ .out_startofpacket (crosser_out_startofpacket), // .startofpacket
+ .out_endofpacket (crosser_out_endofpacket), // .endofpacket
+ .out_channel (crosser_out_channel), // .channel
+ .out_data (crosser_out_data), // .data
+ .in_empty (1'b0), // (terminated)
+ .in_error (1'b0), // (terminated)
+ .out_empty (), // (terminated)
+ .out_error () // (terminated)
+ );
+
+ altera_avalon_st_handshake_clock_crosser #(
+ .DATA_WIDTH (66),
+ .BITS_PER_SYMBOL (66),
+ .USE_PACKETS (1),
+ .USE_CHANNEL (1),
+ .CHANNEL_WIDTH (2),
+ .USE_ERROR (0),
+ .ERROR_WIDTH (1),
+ .VALID_SYNC_DEPTH (2),
+ .READY_SYNC_DEPTH (2),
+ .USE_OUTPUT_PIPELINE (0)
+ ) crosser_001 (
+ .in_clk (csr_clk_clk), // in_clk.clk
+ .in_reset (rst_controller_reset_out_reset), // in_clk_reset.reset
+ .out_clk (rx_clk_clk), // out_clk.clk
+ .out_reset (rst_controller_002_reset_out_reset), // out_clk_reset.reset
+ .in_ready (cmd_xbar_demux_src1_ready), // in.ready
+ .in_valid (cmd_xbar_demux_src1_valid), // .valid
+ .in_startofpacket (cmd_xbar_demux_src1_startofpacket), // .startofpacket
+ .in_endofpacket (cmd_xbar_demux_src1_endofpacket), // .endofpacket
+ .in_channel (cmd_xbar_demux_src1_channel), // .channel
+ .in_data (cmd_xbar_demux_src1_data), // .data
+ .out_ready (crosser_001_out_ready), // out.ready
+ .out_valid (crosser_001_out_valid), // .valid
+ .out_startofpacket (crosser_001_out_startofpacket), // .startofpacket
+ .out_endofpacket (crosser_001_out_endofpacket), // .endofpacket
+ .out_channel (crosser_001_out_channel), // .channel
+ .out_data (crosser_001_out_data), // .data
+ .in_empty (1'b0), // (terminated)
+ .in_error (1'b0), // (terminated)
+ .out_empty (), // (terminated)
+ .out_error () // (terminated)
+ );
+
+ altera_avalon_st_handshake_clock_crosser #(
+ .DATA_WIDTH (66),
+ .BITS_PER_SYMBOL (66),
+ .USE_PACKETS (1),
+ .USE_CHANNEL (1),
+ .CHANNEL_WIDTH (2),
+ .USE_ERROR (0),
+ .ERROR_WIDTH (1),
+ .VALID_SYNC_DEPTH (2),
+ .READY_SYNC_DEPTH (2),
+ .USE_OUTPUT_PIPELINE (0)
+ ) crosser_002 (
+ .in_clk (tx_clk_clk), // in_clk.clk
+ .in_reset (rst_controller_001_reset_out_reset), // in_clk_reset.reset
+ .out_clk (csr_clk_clk), // out_clk.clk
+ .out_reset (rst_controller_reset_out_reset), // out_clk_reset.reset
+ .in_ready (rsp_xbar_demux_src0_ready), // in.ready
+ .in_valid (rsp_xbar_demux_src0_valid), // .valid
+ .in_startofpacket (rsp_xbar_demux_src0_startofpacket), // .startofpacket
+ .in_endofpacket (rsp_xbar_demux_src0_endofpacket), // .endofpacket
+ .in_channel (rsp_xbar_demux_src0_channel), // .channel
+ .in_data (rsp_xbar_demux_src0_data), // .data
+ .out_ready (crosser_002_out_ready), // out.ready
+ .out_valid (crosser_002_out_valid), // .valid
+ .out_startofpacket (crosser_002_out_startofpacket), // .startofpacket
+ .out_endofpacket (crosser_002_out_endofpacket), // .endofpacket
+ .out_channel (crosser_002_out_channel), // .channel
+ .out_data (crosser_002_out_data), // .data
+ .in_empty (1'b0), // (terminated)
+ .in_error (1'b0), // (terminated)
+ .out_empty (), // (terminated)
+ .out_error () // (terminated)
+ );
+
+ altera_avalon_st_handshake_clock_crosser #(
+ .DATA_WIDTH (66),
+ .BITS_PER_SYMBOL (66),
+ .USE_PACKETS (1),
+ .USE_CHANNEL (1),
+ .CHANNEL_WIDTH (2),
+ .USE_ERROR (0),
+ .ERROR_WIDTH (1),
+ .VALID_SYNC_DEPTH (2),
+ .READY_SYNC_DEPTH (2),
+ .USE_OUTPUT_PIPELINE (0)
+ ) crosser_003 (
+ .in_clk (rx_clk_clk), // in_clk.clk
+ .in_reset (rst_controller_002_reset_out_reset), // in_clk_reset.reset
+ .out_clk (csr_clk_clk), // out_clk.clk
+ .out_reset (rst_controller_reset_out_reset), // out_clk_reset.reset
+ .in_ready (rsp_xbar_demux_001_src0_ready), // in.ready
+ .in_valid (rsp_xbar_demux_001_src0_valid), // .valid
+ .in_startofpacket (rsp_xbar_demux_001_src0_startofpacket), // .startofpacket
+ .in_endofpacket (rsp_xbar_demux_001_src0_endofpacket), // .endofpacket
+ .in_channel (rsp_xbar_demux_001_src0_channel), // .channel
+ .in_data (rsp_xbar_demux_001_src0_data), // .data
+ .out_ready (crosser_003_out_ready), // out.ready
+ .out_valid (crosser_003_out_valid), // .valid
+ .out_startofpacket (crosser_003_out_startofpacket), // .startofpacket
+ .out_endofpacket (crosser_003_out_endofpacket), // .endofpacket
+ .out_channel (crosser_003_out_channel), // .channel
+ .out_data (crosser_003_out_data), // .data
+ .in_empty (1'b0), // (terminated)
+ .in_error (1'b0), // (terminated)
+ .out_empty (), // (terminated)
+ .out_error () // (terminated)
+ );
+
+endmodule
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_addr_router.sv b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_addr_router.sv
new file mode 100644
index 0000000000..26f387f5f8
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_addr_router.sv
@@ -0,0 +1,185 @@
+// (C) 2001-2012 Altera Corporation. All rights reserved.
+// Your use of Altera Corporation's design tools, logic functions and other
+// software and tools, and its AMPP partner logic functions, and any output
+// files any of the foregoing (including device programming or simulation
+// files), and any associated documentation or information are expressly subject
+// to the terms and conditions of the Altera Program License Subscription
+// Agreement, Altera MegaCore Function License Agreement, or other applicable
+// license agreement, including, without limitation, that your use is for the
+// sole purpose of programming logic devices manufactured by Altera and sold by
+// Altera or its authorized distributors. Please refer to the applicable
+// agreement for further details.
+
+
+// $Id: //acds/rel/11.1sp2/ip/merlin/altera_merlin_router/altera_merlin_router.sv.terp#1 $
+// $Revision: #1 $
+// $Date: 2011/11/10 $
+// $Author: max $
+
+// -------------------------------------------------------
+// Merlin Router
+//
+// Asserts the appropriate one-hot encoded channel based on
+// either (a) the address or (b) the dest id. The DECODER_TYPE
+// parameter controls this behaviour. 0 means address decoder,
+// 1 means dest id decoder.
+//
+// In the case of (a), it also sets the destination id.
+// -------------------------------------------------------
+
+`timescale 1 ns / 1 ns
+
+module ip_stratixiv_mac_10g_addr_router_default_decode
+ #(
+ parameter DEFAULT_CHANNEL = 1,
+ DEFAULT_DESTID = 1
+ )
+ (output [64 - 64 : 0] default_destination_id,
+ output [2-1 : 0] default_src_channel
+ );
+
+ assign default_destination_id =
+ DEFAULT_DESTID[64 - 64 : 0];
+ generate begin : default_decode
+ if (DEFAULT_CHANNEL == -1)
+ assign default_src_channel = '0;
+ else
+ assign default_src_channel = 2'b1 << DEFAULT_CHANNEL;
+ end endgenerate
+
+endmodule
+
+
+module ip_stratixiv_mac_10g_addr_router
+(
+ // -------------------
+ // Clock & Reset
+ // -------------------
+ input clk,
+ input reset,
+
+ // -------------------
+ // Command Sink (Input)
+ // -------------------
+ input sink_valid,
+ input [66-1 : 0] sink_data,
+ input sink_startofpacket,
+ input sink_endofpacket,
+ output sink_ready,
+
+ // -------------------
+ // Command Source (Output)
+ // -------------------
+ output src_valid,
+ output reg [66-1 : 0] src_data,
+ output reg [2-1 : 0] src_channel,
+ output src_startofpacket,
+ output src_endofpacket,
+ input src_ready
+);
+
+ // -------------------------------------------------------
+ // Local parameters and variables
+ // -------------------------------------------------------
+ localparam PKT_ADDR_H = 50;
+ localparam PKT_ADDR_L = 36;
+ localparam PKT_DEST_ID_H = 64;
+ localparam PKT_DEST_ID_L = 64;
+ localparam ST_DATA_W = 66;
+ localparam ST_CHANNEL_W = 2;
+ localparam DECODER_TYPE = 0;
+
+ localparam PKT_TRANS_WRITE = 53;
+ localparam PKT_TRANS_READ = 54;
+
+ localparam PKT_ADDR_W = PKT_ADDR_H-PKT_ADDR_L + 1;
+ localparam PKT_DEST_ID_W = PKT_DEST_ID_H-PKT_DEST_ID_L + 1;
+
+
+
+
+ // -------------------------------------------------------
+ // Figure out the number of bits to mask off for each slave span
+ // during address decoding
+ // -------------------------------------------------------
+ localparam PAD0 = log2ceil(32'h4000 - 32'h0);
+ localparam PAD1 = log2ceil(32'h8000 - 32'h4000);
+
+ // -------------------------------------------------------
+ // Work out which address bits are significant based on the
+ // address range of the slaves. If the required width is too
+ // large or too small, we use the address field width instead.
+ // -------------------------------------------------------
+ localparam ADDR_RANGE = 32'h8000;
+ localparam RANGE_ADDR_WIDTH = log2ceil(ADDR_RANGE);
+ localparam OPTIMIZED_ADDR_H = (RANGE_ADDR_WIDTH > PKT_ADDR_W) ||
+ (RANGE_ADDR_WIDTH == 0) ?
+ PKT_ADDR_H :
+ PKT_ADDR_L + RANGE_ADDR_WIDTH - 1;
+ localparam RG = RANGE_ADDR_WIDTH-1;
+
+ wire [PKT_ADDR_W-1 : 0] address = sink_data[OPTIMIZED_ADDR_H : PKT_ADDR_L];
+
+ // -------------------------------------------------------
+ // Pass almost everything through, untouched
+ // -------------------------------------------------------
+ assign sink_ready = src_ready;
+ assign src_valid = sink_valid;
+ assign src_startofpacket = sink_startofpacket;
+ assign src_endofpacket = sink_endofpacket;
+
+ wire [PKT_DEST_ID_W-1:0] default_destid;
+ wire [2-1 : 0] default_src_channel;
+
+
+
+
+ ip_stratixiv_mac_10g_addr_router_default_decode the_default_decode(
+ .default_destination_id (default_destid),
+ .default_src_channel (default_src_channel)
+ );
+
+ always @* begin
+ src_data = sink_data;
+ src_channel = default_src_channel;
+
+ src_data[PKT_DEST_ID_H:PKT_DEST_ID_L] = default_destid;
+ // --------------------------------------------------
+ // Address Decoder
+ // Sets the channel and destination ID based on the address
+ // --------------------------------------------------
+
+ // ( 0x0 .. 0x4000 )
+ if ( {address[RG:PAD0],{PAD0{1'b0}}} == 'h0 ) begin
+ src_channel = 2'b10;
+ src_data[PKT_DEST_ID_H:PKT_DEST_ID_L] = 1;
+ end
+
+ // ( 0x4000 .. 0x8000 )
+ if ( {address[RG:PAD1],{PAD1{1'b0}}} == 'h4000 ) begin
+ src_channel = 2'b01;
+ src_data[PKT_DEST_ID_H:PKT_DEST_ID_L] = 0;
+ end
+ end
+
+ // --------------------------------------------------
+ // Ceil(log2()) function
+ // --------------------------------------------------
+ function integer log2ceil;
+ input reg[63:0] val;
+ reg [63:0] i;
+
+ begin
+ i = 1;
+ log2ceil = 0;
+
+ while (i < val) begin
+ log2ceil = log2ceil + 1;
+ i = i << 1;
+ end
+ end
+ endfunction
+
+endmodule
+
+
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_addr_router_001.sv b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_addr_router_001.sv
new file mode 100644
index 0000000000..d81c07ba91
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_addr_router_001.sv
@@ -0,0 +1,227 @@
+// (C) 2001-2012 Altera Corporation. All rights reserved.
+// Your use of Altera Corporation's design tools, logic functions and other
+// software and tools, and its AMPP partner logic functions, and any output
+// files any of the foregoing (including device programming or simulation
+// files), and any associated documentation or information are expressly subject
+// to the terms and conditions of the Altera Program License Subscription
+// Agreement, Altera MegaCore Function License Agreement, or other applicable
+// license agreement, including, without limitation, that your use is for the
+// sole purpose of programming logic devices manufactured by Altera and sold by
+// Altera or its authorized distributors. Please refer to the applicable
+// agreement for further details.
+
+
+// $Id: //acds/rel/11.1sp2/ip/merlin/altera_merlin_router/altera_merlin_router.sv.terp#1 $
+// $Revision: #1 $
+// $Date: 2011/11/10 $
+// $Author: max $
+
+// -------------------------------------------------------
+// Merlin Router
+//
+// Asserts the appropriate one-hot encoded channel based on
+// either (a) the address or (b) the dest id. The DECODER_TYPE
+// parameter controls this behaviour. 0 means address decoder,
+// 1 means dest id decoder.
+//
+// In the case of (a), it also sets the destination id.
+// -------------------------------------------------------
+
+`timescale 1 ns / 1 ns
+
+module ip_stratixiv_mac_10g_addr_router_001_default_decode
+ #(
+ parameter DEFAULT_CHANNEL = 7,
+ DEFAULT_DESTID = 7
+ )
+ (output [67 - 65 : 0] default_destination_id,
+ output [8-1 : 0] default_src_channel
+ );
+
+ assign default_destination_id =
+ DEFAULT_DESTID[67 - 65 : 0];
+ generate begin : default_decode
+ if (DEFAULT_CHANNEL == -1)
+ assign default_src_channel = '0;
+ else
+ assign default_src_channel = 8'b1 << DEFAULT_CHANNEL;
+ end endgenerate
+
+endmodule
+
+
+module ip_stratixiv_mac_10g_addr_router_001
+(
+ // -------------------
+ // Clock & Reset
+ // -------------------
+ input clk,
+ input reset,
+
+ // -------------------
+ // Command Sink (Input)
+ // -------------------
+ input sink_valid,
+ input [69-1 : 0] sink_data,
+ input sink_startofpacket,
+ input sink_endofpacket,
+ output sink_ready,
+
+ // -------------------
+ // Command Source (Output)
+ // -------------------
+ output src_valid,
+ output reg [69-1 : 0] src_data,
+ output reg [8-1 : 0] src_channel,
+ output src_startofpacket,
+ output src_endofpacket,
+ input src_ready
+);
+
+ // -------------------------------------------------------
+ // Local parameters and variables
+ // -------------------------------------------------------
+ localparam PKT_ADDR_H = 49;
+ localparam PKT_ADDR_L = 36;
+ localparam PKT_DEST_ID_H = 67;
+ localparam PKT_DEST_ID_L = 65;
+ localparam ST_DATA_W = 69;
+ localparam ST_CHANNEL_W = 8;
+ localparam DECODER_TYPE = 0;
+
+ localparam PKT_TRANS_WRITE = 52;
+ localparam PKT_TRANS_READ = 53;
+
+ localparam PKT_ADDR_W = PKT_ADDR_H-PKT_ADDR_L + 1;
+ localparam PKT_DEST_ID_W = PKT_DEST_ID_H-PKT_DEST_ID_L + 1;
+
+
+
+
+ // -------------------------------------------------------
+ // Figure out the number of bits to mask off for each slave span
+ // during address decoding
+ // -------------------------------------------------------
+ localparam PAD0 = log2ceil(32'h8 - 32'h0);
+ localparam PAD1 = log2ceil(32'h108 - 32'h100);
+ localparam PAD2 = log2ceil(32'h208 - 32'h200);
+ localparam PAD3 = log2ceil(32'h308 - 32'h300);
+ localparam PAD4 = log2ceil(32'h510 - 32'h500);
+ localparam PAD5 = log2ceil(32'h810 - 32'h800);
+ localparam PAD6 = log2ceil(32'h2080 - 32'h2000);
+ localparam PAD7 = log2ceil(32'h3100 - 32'h3000);
+
+ // -------------------------------------------------------
+ // Work out which address bits are significant based on the
+ // address range of the slaves. If the required width is too
+ // large or too small, we use the address field width instead.
+ // -------------------------------------------------------
+ localparam ADDR_RANGE = 32'h3100;
+ localparam RANGE_ADDR_WIDTH = log2ceil(ADDR_RANGE);
+ localparam OPTIMIZED_ADDR_H = (RANGE_ADDR_WIDTH > PKT_ADDR_W) ||
+ (RANGE_ADDR_WIDTH == 0) ?
+ PKT_ADDR_H :
+ PKT_ADDR_L + RANGE_ADDR_WIDTH - 1;
+ localparam RG = RANGE_ADDR_WIDTH-1;
+
+ wire [PKT_ADDR_W-1 : 0] address = sink_data[OPTIMIZED_ADDR_H : PKT_ADDR_L];
+
+ // -------------------------------------------------------
+ // Pass almost everything through, untouched
+ // -------------------------------------------------------
+ assign sink_ready = src_ready;
+ assign src_valid = sink_valid;
+ assign src_startofpacket = sink_startofpacket;
+ assign src_endofpacket = sink_endofpacket;
+
+ wire [PKT_DEST_ID_W-1:0] default_destid;
+ wire [8-1 : 0] default_src_channel;
+
+
+
+
+ ip_stratixiv_mac_10g_addr_router_001_default_decode the_default_decode(
+ .default_destination_id (default_destid),
+ .default_src_channel (default_src_channel)
+ );
+
+ always @* begin
+ src_data = sink_data;
+ src_channel = default_src_channel;
+
+ src_data[PKT_DEST_ID_H:PKT_DEST_ID_L] = default_destid;
+ // --------------------------------------------------
+ // Address Decoder
+ // Sets the channel and destination ID based on the address
+ // --------------------------------------------------
+
+ // ( 0x0 .. 0x8 )
+ if ( {address[RG:PAD0],{PAD0{1'b0}}} == 'h0 ) begin
+ src_channel = 8'b00000001;
+ src_data[PKT_DEST_ID_H:PKT_DEST_ID_L] = 0;
+ end
+
+ // ( 0x100 .. 0x108 )
+ if ( {address[RG:PAD1],{PAD1{1'b0}}} == 'h100 ) begin
+ src_channel = 8'b00000010;
+ src_data[PKT_DEST_ID_H:PKT_DEST_ID_L] = 1;
+ end
+
+ // ( 0x200 .. 0x208 )
+ if ( {address[RG:PAD2],{PAD2{1'b0}}} == 'h200 ) begin
+ src_channel = 8'b00000100;
+ src_data[PKT_DEST_ID_H:PKT_DEST_ID_L] = 2;
+ end
+
+ // ( 0x300 .. 0x308 )
+ if ( {address[RG:PAD3],{PAD3{1'b0}}} == 'h300 ) begin
+ src_channel = 8'b00100000;
+ src_data[PKT_DEST_ID_H:PKT_DEST_ID_L] = 5;
+ end
+
+ // ( 0x500 .. 0x510 )
+ if ( {address[RG:PAD4],{PAD4{1'b0}}} == 'h500 ) begin
+ src_channel = 8'b00001000;
+ src_data[PKT_DEST_ID_H:PKT_DEST_ID_L] = 3;
+ end
+
+ // ( 0x800 .. 0x810 )
+ if ( {address[RG:PAD5],{PAD5{1'b0}}} == 'h800 ) begin
+ src_channel = 8'b00010000;
+ src_data[PKT_DEST_ID_H:PKT_DEST_ID_L] = 4;
+ end
+
+ // ( 0x2000 .. 0x2080 )
+ if ( {address[RG:PAD6],{PAD6{1'b0}}} == 'h2000 ) begin
+ src_channel = 8'b01000000;
+ src_data[PKT_DEST_ID_H:PKT_DEST_ID_L] = 6;
+ end
+
+ // ( 0x3000 .. 0x3100 )
+ if ( {address[RG:PAD7],{PAD7{1'b0}}} == 'h3000 ) begin
+ src_channel = 8'b10000000;
+ src_data[PKT_DEST_ID_H:PKT_DEST_ID_L] = 7;
+ end
+ end
+
+ // --------------------------------------------------
+ // Ceil(log2()) function
+ // --------------------------------------------------
+ function integer log2ceil;
+ input reg[63:0] val;
+ reg [63:0] i;
+
+ begin
+ i = 1;
+ log2ceil = 0;
+
+ while (i < val) begin
+ log2ceil = log2ceil + 1;
+ i = i << 1;
+ end
+ end
+ endfunction
+
+endmodule
+
+
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_addr_router_002.sv b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_addr_router_002.sv
new file mode 100644
index 0000000000..ffc5d0eb76
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_addr_router_002.sv
@@ -0,0 +1,220 @@
+// (C) 2001-2012 Altera Corporation. All rights reserved.
+// Your use of Altera Corporation's design tools, logic functions and other
+// software and tools, and its AMPP partner logic functions, and any output
+// files any of the foregoing (including device programming or simulation
+// files), and any associated documentation or information are expressly subject
+// to the terms and conditions of the Altera Program License Subscription
+// Agreement, Altera MegaCore Function License Agreement, or other applicable
+// license agreement, including, without limitation, that your use is for the
+// sole purpose of programming logic devices manufactured by Altera and sold by
+// Altera or its authorized distributors. Please refer to the applicable
+// agreement for further details.
+
+
+// $Id: //acds/rel/11.1sp2/ip/merlin/altera_merlin_router/altera_merlin_router.sv.terp#1 $
+// $Revision: #1 $
+// $Date: 2011/11/10 $
+// $Author: max $
+
+// -------------------------------------------------------
+// Merlin Router
+//
+// Asserts the appropriate one-hot encoded channel based on
+// either (a) the address or (b) the dest id. The DECODER_TYPE
+// parameter controls this behaviour. 0 means address decoder,
+// 1 means dest id decoder.
+//
+// In the case of (a), it also sets the destination id.
+// -------------------------------------------------------
+
+`timescale 1 ns / 1 ns
+
+module ip_stratixiv_mac_10g_addr_router_002_default_decode
+ #(
+ parameter DEFAULT_CHANNEL = 5,
+ DEFAULT_DESTID = 5
+ )
+ (output [67 - 65 : 0] default_destination_id,
+ output [7-1 : 0] default_src_channel
+ );
+
+ assign default_destination_id =
+ DEFAULT_DESTID[67 - 65 : 0];
+ generate begin : default_decode
+ if (DEFAULT_CHANNEL == -1)
+ assign default_src_channel = '0;
+ else
+ assign default_src_channel = 7'b1 << DEFAULT_CHANNEL;
+ end endgenerate
+
+endmodule
+
+
+module ip_stratixiv_mac_10g_addr_router_002
+(
+ // -------------------
+ // Clock & Reset
+ // -------------------
+ input clk,
+ input reset,
+
+ // -------------------
+ // Command Sink (Input)
+ // -------------------
+ input sink_valid,
+ input [69-1 : 0] sink_data,
+ input sink_startofpacket,
+ input sink_endofpacket,
+ output sink_ready,
+
+ // -------------------
+ // Command Source (Output)
+ // -------------------
+ output src_valid,
+ output reg [69-1 : 0] src_data,
+ output reg [7-1 : 0] src_channel,
+ output src_startofpacket,
+ output src_endofpacket,
+ input src_ready
+);
+
+ // -------------------------------------------------------
+ // Local parameters and variables
+ // -------------------------------------------------------
+ localparam PKT_ADDR_H = 49;
+ localparam PKT_ADDR_L = 36;
+ localparam PKT_DEST_ID_H = 67;
+ localparam PKT_DEST_ID_L = 65;
+ localparam ST_DATA_W = 69;
+ localparam ST_CHANNEL_W = 7;
+ localparam DECODER_TYPE = 0;
+
+ localparam PKT_TRANS_WRITE = 52;
+ localparam PKT_TRANS_READ = 53;
+
+ localparam PKT_ADDR_W = PKT_ADDR_H-PKT_ADDR_L + 1;
+ localparam PKT_DEST_ID_W = PKT_DEST_ID_H-PKT_DEST_ID_L + 1;
+
+
+
+
+ // -------------------------------------------------------
+ // Figure out the number of bits to mask off for each slave span
+ // during address decoding
+ // -------------------------------------------------------
+ localparam PAD0 = log2ceil(32'h8 - 32'h0);
+ localparam PAD1 = log2ceil(32'h110 - 32'h100);
+ localparam PAD2 = log2ceil(32'h208 - 32'h200);
+ localparam PAD3 = log2ceil(32'h310 - 32'h300);
+ localparam PAD4 = log2ceil(32'h508 - 32'h500);
+ localparam PAD5 = log2ceil(32'h2080 - 32'h2000);
+ localparam PAD6 = log2ceil(32'h3100 - 32'h3000);
+
+ // -------------------------------------------------------
+ // Work out which address bits are significant based on the
+ // address range of the slaves. If the required width is too
+ // large or too small, we use the address field width instead.
+ // -------------------------------------------------------
+ localparam ADDR_RANGE = 32'h3100;
+ localparam RANGE_ADDR_WIDTH = log2ceil(ADDR_RANGE);
+ localparam OPTIMIZED_ADDR_H = (RANGE_ADDR_WIDTH > PKT_ADDR_W) ||
+ (RANGE_ADDR_WIDTH == 0) ?
+ PKT_ADDR_H :
+ PKT_ADDR_L + RANGE_ADDR_WIDTH - 1;
+ localparam RG = RANGE_ADDR_WIDTH-1;
+
+ wire [PKT_ADDR_W-1 : 0] address = sink_data[OPTIMIZED_ADDR_H : PKT_ADDR_L];
+
+ // -------------------------------------------------------
+ // Pass almost everything through, untouched
+ // -------------------------------------------------------
+ assign sink_ready = src_ready;
+ assign src_valid = sink_valid;
+ assign src_startofpacket = sink_startofpacket;
+ assign src_endofpacket = sink_endofpacket;
+
+ wire [PKT_DEST_ID_W-1:0] default_destid;
+ wire [7-1 : 0] default_src_channel;
+
+
+
+
+ ip_stratixiv_mac_10g_addr_router_002_default_decode the_default_decode(
+ .default_destination_id (default_destid),
+ .default_src_channel (default_src_channel)
+ );
+
+ always @* begin
+ src_data = sink_data;
+ src_channel = default_src_channel;
+
+ src_data[PKT_DEST_ID_H:PKT_DEST_ID_L] = default_destid;
+ // --------------------------------------------------
+ // Address Decoder
+ // Sets the channel and destination ID based on the address
+ // --------------------------------------------------
+
+ // ( 0x0 .. 0x8 )
+ if ( {address[RG:PAD0],{PAD0{1'b0}}} == 'h0 ) begin
+ src_channel = 7'b0000001;
+ src_data[PKT_DEST_ID_H:PKT_DEST_ID_L] = 0;
+ end
+
+ // ( 0x100 .. 0x110 )
+ if ( {address[RG:PAD1],{PAD1{1'b0}}} == 'h100 ) begin
+ src_channel = 7'b0000010;
+ src_data[PKT_DEST_ID_H:PKT_DEST_ID_L] = 1;
+ end
+
+ // ( 0x200 .. 0x208 )
+ if ( {address[RG:PAD2],{PAD2{1'b0}}} == 'h200 ) begin
+ src_channel = 7'b0000100;
+ src_data[PKT_DEST_ID_H:PKT_DEST_ID_L] = 2;
+ end
+
+ // ( 0x300 .. 0x310 )
+ if ( {address[RG:PAD3],{PAD3{1'b0}}} == 'h300 ) begin
+ src_channel = 7'b0010000;
+ src_data[PKT_DEST_ID_H:PKT_DEST_ID_L] = 4;
+ end
+
+ // ( 0x500 .. 0x508 )
+ if ( {address[RG:PAD4],{PAD4{1'b0}}} == 'h500 ) begin
+ src_channel = 7'b1000000;
+ src_data[PKT_DEST_ID_H:PKT_DEST_ID_L] = 6;
+ end
+
+ // ( 0x2000 .. 0x2080 )
+ if ( {address[RG:PAD5],{PAD5{1'b0}}} == 'h2000 ) begin
+ src_channel = 7'b0001000;
+ src_data[PKT_DEST_ID_H:PKT_DEST_ID_L] = 3;
+ end
+
+ // ( 0x3000 .. 0x3100 )
+ if ( {address[RG:PAD6],{PAD6{1'b0}}} == 'h3000 ) begin
+ src_channel = 7'b0100000;
+ src_data[PKT_DEST_ID_H:PKT_DEST_ID_L] = 5;
+ end
+ end
+
+ // --------------------------------------------------
+ // Ceil(log2()) function
+ // --------------------------------------------------
+ function integer log2ceil;
+ input reg[63:0] val;
+ reg [63:0] i;
+
+ begin
+ i = 1;
+ log2ceil = 0;
+
+ while (i < val) begin
+ log2ceil = log2ceil + 1;
+ i = i << 1;
+ end
+ end
+ endfunction
+
+endmodule
+
+
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_cmd_xbar_demux.sv b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_cmd_xbar_demux.sv
new file mode 100644
index 0000000000..cee516f85d
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_cmd_xbar_demux.sv
@@ -0,0 +1,115 @@
+// (C) 2001-2012 Altera Corporation. All rights reserved.
+// Your use of Altera Corporation's design tools, logic functions and other
+// software and tools, and its AMPP partner logic functions, and any output
+// files any of the foregoing (including device programming or simulation
+// files), and any associated documentation or information are expressly subject
+// to the terms and conditions of the Altera Program License Subscription
+// Agreement, Altera MegaCore Function License Agreement, or other applicable
+// license agreement, including, without limitation, that your use is for the
+// sole purpose of programming logic devices manufactured by Altera and sold by
+// Altera or its authorized distributors. Please refer to the applicable
+// agreement for further details.
+
+
+// $Id: //acds/rel/11.1sp2/ip/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer.sv.terp#1 $
+// $Revision: #1 $
+// $Date: 2011/11/10 $
+// $Author: max $
+
+// -------------------------------------
+// Merlin Demultiplexer
+//
+// Asserts valid on the appropriate output
+// given a one-hot channel signal.
+// -------------------------------------
+
+`timescale 1 ns / 1 ns
+
+// ------------------------------------------
+// Generation parameters:
+// output_name: ip_stratixiv_mac_10g_cmd_xbar_demux
+// ST_DATA_W: 66
+// ST_CHANNEL_W: 2
+// NUM_OUTPUTS: 2
+// VALID_WIDTH: 2
+// ------------------------------------------
+
+//------------------------------------------
+// Message Supression Used
+// QIS Warnings
+// 15610 - Warning: Design contains x input pin(s) that do not drive logic
+//------------------------------------------
+
+module ip_stratixiv_mac_10g_cmd_xbar_demux
+(
+ // -------------------
+ // Sink
+ // -------------------
+ input [2-1 : 0] sink_valid,
+ input [66-1 : 0] sink_data, // ST_DATA_W=66
+ input [2-1 : 0] sink_channel, // ST_CHANNEL_W=2
+ input sink_startofpacket,
+ input sink_endofpacket,
+ output sink_ready,
+
+ // -------------------
+ // Sources
+ // -------------------
+ output reg src0_valid,
+ output reg [66-1 : 0] src0_data, // ST_DATA_W=66
+ output reg [2-1 : 0] src0_channel, // ST_CHANNEL_W=2
+ output reg src0_startofpacket,
+ output reg src0_endofpacket,
+ input src0_ready,
+
+ output reg src1_valid,
+ output reg [66-1 : 0] src1_data, // ST_DATA_W=66
+ output reg [2-1 : 0] src1_channel, // ST_CHANNEL_W=2
+ output reg src1_startofpacket,
+ output reg src1_endofpacket,
+ input src1_ready,
+
+
+ // -------------------
+ // Clock & Reset
+ // -------------------
+ (*altera_attribute = "-name MESSAGE_DISABLE 15610" *) // setting message suppression on clk
+ input clk,
+ (*altera_attribute = "-name MESSAGE_DISABLE 15610" *) // setting message suppression on reset
+ input reset
+
+);
+
+ localparam NUM_OUTPUTS = 2;
+ wire [NUM_OUTPUTS - 1 : 0] ready_vector;
+
+ // -------------------
+ // Demux
+ // -------------------
+ always @* begin
+ src0_data = sink_data;
+ src0_startofpacket = sink_startofpacket;
+ src0_endofpacket = sink_endofpacket;
+ src0_channel = sink_channel >> NUM_OUTPUTS;
+
+ src0_valid = sink_channel[0] && sink_valid[0];
+
+ src1_data = sink_data;
+ src1_startofpacket = sink_startofpacket;
+ src1_endofpacket = sink_endofpacket;
+ src1_channel = sink_channel >> NUM_OUTPUTS;
+
+ src1_valid = sink_channel[1] && sink_valid[1];
+
+ end
+
+ // -------------------
+ // Backpressure
+ // -------------------
+ assign ready_vector[0] = src0_ready;
+ assign ready_vector[1] = src1_ready;
+ assign sink_ready = |(sink_channel & ready_vector);
+
+endmodule
+
+
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_cmd_xbar_demux_001.sv b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_cmd_xbar_demux_001.sv
new file mode 100644
index 0000000000..215e875583
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_cmd_xbar_demux_001.sv
@@ -0,0 +1,205 @@
+// (C) 2001-2012 Altera Corporation. All rights reserved.
+// Your use of Altera Corporation's design tools, logic functions and other
+// software and tools, and its AMPP partner logic functions, and any output
+// files any of the foregoing (including device programming or simulation
+// files), and any associated documentation or information are expressly subject
+// to the terms and conditions of the Altera Program License Subscription
+// Agreement, Altera MegaCore Function License Agreement, or other applicable
+// license agreement, including, without limitation, that your use is for the
+// sole purpose of programming logic devices manufactured by Altera and sold by
+// Altera or its authorized distributors. Please refer to the applicable
+// agreement for further details.
+
+
+// $Id: //acds/rel/11.1sp2/ip/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer.sv.terp#1 $
+// $Revision: #1 $
+// $Date: 2011/11/10 $
+// $Author: max $
+
+// -------------------------------------
+// Merlin Demultiplexer
+//
+// Asserts valid on the appropriate output
+// given a one-hot channel signal.
+// -------------------------------------
+
+`timescale 1 ns / 1 ns
+
+// ------------------------------------------
+// Generation parameters:
+// output_name: ip_stratixiv_mac_10g_cmd_xbar_demux_001
+// ST_DATA_W: 69
+// ST_CHANNEL_W: 8
+// NUM_OUTPUTS: 8
+// VALID_WIDTH: 8
+// ------------------------------------------
+
+//------------------------------------------
+// Message Supression Used
+// QIS Warnings
+// 15610 - Warning: Design contains x input pin(s) that do not drive logic
+//------------------------------------------
+
+module ip_stratixiv_mac_10g_cmd_xbar_demux_001
+(
+ // -------------------
+ // Sink
+ // -------------------
+ input [8-1 : 0] sink_valid,
+ input [69-1 : 0] sink_data, // ST_DATA_W=69
+ input [8-1 : 0] sink_channel, // ST_CHANNEL_W=8
+ input sink_startofpacket,
+ input sink_endofpacket,
+ output sink_ready,
+
+ // -------------------
+ // Sources
+ // -------------------
+ output reg src0_valid,
+ output reg [69-1 : 0] src0_data, // ST_DATA_W=69
+ output reg [8-1 : 0] src0_channel, // ST_CHANNEL_W=8
+ output reg src0_startofpacket,
+ output reg src0_endofpacket,
+ input src0_ready,
+
+ output reg src1_valid,
+ output reg [69-1 : 0] src1_data, // ST_DATA_W=69
+ output reg [8-1 : 0] src1_channel, // ST_CHANNEL_W=8
+ output reg src1_startofpacket,
+ output reg src1_endofpacket,
+ input src1_ready,
+
+ output reg src2_valid,
+ output reg [69-1 : 0] src2_data, // ST_DATA_W=69
+ output reg [8-1 : 0] src2_channel, // ST_CHANNEL_W=8
+ output reg src2_startofpacket,
+ output reg src2_endofpacket,
+ input src2_ready,
+
+ output reg src3_valid,
+ output reg [69-1 : 0] src3_data, // ST_DATA_W=69
+ output reg [8-1 : 0] src3_channel, // ST_CHANNEL_W=8
+ output reg src3_startofpacket,
+ output reg src3_endofpacket,
+ input src3_ready,
+
+ output reg src4_valid,
+ output reg [69-1 : 0] src4_data, // ST_DATA_W=69
+ output reg [8-1 : 0] src4_channel, // ST_CHANNEL_W=8
+ output reg src4_startofpacket,
+ output reg src4_endofpacket,
+ input src4_ready,
+
+ output reg src5_valid,
+ output reg [69-1 : 0] src5_data, // ST_DATA_W=69
+ output reg [8-1 : 0] src5_channel, // ST_CHANNEL_W=8
+ output reg src5_startofpacket,
+ output reg src5_endofpacket,
+ input src5_ready,
+
+ output reg src6_valid,
+ output reg [69-1 : 0] src6_data, // ST_DATA_W=69
+ output reg [8-1 : 0] src6_channel, // ST_CHANNEL_W=8
+ output reg src6_startofpacket,
+ output reg src6_endofpacket,
+ input src6_ready,
+
+ output reg src7_valid,
+ output reg [69-1 : 0] src7_data, // ST_DATA_W=69
+ output reg [8-1 : 0] src7_channel, // ST_CHANNEL_W=8
+ output reg src7_startofpacket,
+ output reg src7_endofpacket,
+ input src7_ready,
+
+
+ // -------------------
+ // Clock & Reset
+ // -------------------
+ (*altera_attribute = "-name MESSAGE_DISABLE 15610" *) // setting message suppression on clk
+ input clk,
+ (*altera_attribute = "-name MESSAGE_DISABLE 15610" *) // setting message suppression on reset
+ input reset
+
+);
+
+ localparam NUM_OUTPUTS = 8;
+ wire [NUM_OUTPUTS - 1 : 0] ready_vector;
+
+ // -------------------
+ // Demux
+ // -------------------
+ always @* begin
+ src0_data = sink_data;
+ src0_startofpacket = sink_startofpacket;
+ src0_endofpacket = sink_endofpacket;
+ src0_channel = sink_channel >> NUM_OUTPUTS;
+
+ src0_valid = sink_channel[0] && sink_valid[0];
+
+ src1_data = sink_data;
+ src1_startofpacket = sink_startofpacket;
+ src1_endofpacket = sink_endofpacket;
+ src1_channel = sink_channel >> NUM_OUTPUTS;
+
+ src1_valid = sink_channel[1] && sink_valid[1];
+
+ src2_data = sink_data;
+ src2_startofpacket = sink_startofpacket;
+ src2_endofpacket = sink_endofpacket;
+ src2_channel = sink_channel >> NUM_OUTPUTS;
+
+ src2_valid = sink_channel[2] && sink_valid[2];
+
+ src3_data = sink_data;
+ src3_startofpacket = sink_startofpacket;
+ src3_endofpacket = sink_endofpacket;
+ src3_channel = sink_channel >> NUM_OUTPUTS;
+
+ src3_valid = sink_channel[3] && sink_valid[3];
+
+ src4_data = sink_data;
+ src4_startofpacket = sink_startofpacket;
+ src4_endofpacket = sink_endofpacket;
+ src4_channel = sink_channel >> NUM_OUTPUTS;
+
+ src4_valid = sink_channel[4] && sink_valid[4];
+
+ src5_data = sink_data;
+ src5_startofpacket = sink_startofpacket;
+ src5_endofpacket = sink_endofpacket;
+ src5_channel = sink_channel >> NUM_OUTPUTS;
+
+ src5_valid = sink_channel[5] && sink_valid[5];
+
+ src6_data = sink_data;
+ src6_startofpacket = sink_startofpacket;
+ src6_endofpacket = sink_endofpacket;
+ src6_channel = sink_channel >> NUM_OUTPUTS;
+
+ src6_valid = sink_channel[6] && sink_valid[6];
+
+ src7_data = sink_data;
+ src7_startofpacket = sink_startofpacket;
+ src7_endofpacket = sink_endofpacket;
+ src7_channel = sink_channel >> NUM_OUTPUTS;
+
+ src7_valid = sink_channel[7] && sink_valid[7];
+
+ end
+
+ // -------------------
+ // Backpressure
+ // -------------------
+ assign ready_vector[0] = src0_ready;
+ assign ready_vector[1] = src1_ready;
+ assign ready_vector[2] = src2_ready;
+ assign ready_vector[3] = src3_ready;
+ assign ready_vector[4] = src4_ready;
+ assign ready_vector[5] = src5_ready;
+ assign ready_vector[6] = src6_ready;
+ assign ready_vector[7] = src7_ready;
+ assign sink_ready = |(sink_channel & ready_vector);
+
+endmodule
+
+
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_cmd_xbar_demux_002.sv b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_cmd_xbar_demux_002.sv
new file mode 100644
index 0000000000..8486ca3ef0
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_cmd_xbar_demux_002.sv
@@ -0,0 +1,190 @@
+// (C) 2001-2012 Altera Corporation. All rights reserved.
+// Your use of Altera Corporation's design tools, logic functions and other
+// software and tools, and its AMPP partner logic functions, and any output
+// files any of the foregoing (including device programming or simulation
+// files), and any associated documentation or information are expressly subject
+// to the terms and conditions of the Altera Program License Subscription
+// Agreement, Altera MegaCore Function License Agreement, or other applicable
+// license agreement, including, without limitation, that your use is for the
+// sole purpose of programming logic devices manufactured by Altera and sold by
+// Altera or its authorized distributors. Please refer to the applicable
+// agreement for further details.
+
+
+// $Id: //acds/rel/11.1sp2/ip/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer.sv.terp#1 $
+// $Revision: #1 $
+// $Date: 2011/11/10 $
+// $Author: max $
+
+// -------------------------------------
+// Merlin Demultiplexer
+//
+// Asserts valid on the appropriate output
+// given a one-hot channel signal.
+// -------------------------------------
+
+`timescale 1 ns / 1 ns
+
+// ------------------------------------------
+// Generation parameters:
+// output_name: ip_stratixiv_mac_10g_cmd_xbar_demux_002
+// ST_DATA_W: 69
+// ST_CHANNEL_W: 7
+// NUM_OUTPUTS: 7
+// VALID_WIDTH: 7
+// ------------------------------------------
+
+//------------------------------------------
+// Message Supression Used
+// QIS Warnings
+// 15610 - Warning: Design contains x input pin(s) that do not drive logic
+//------------------------------------------
+
+module ip_stratixiv_mac_10g_cmd_xbar_demux_002
+(
+ // -------------------
+ // Sink
+ // -------------------
+ input [7-1 : 0] sink_valid,
+ input [69-1 : 0] sink_data, // ST_DATA_W=69
+ input [7-1 : 0] sink_channel, // ST_CHANNEL_W=7
+ input sink_startofpacket,
+ input sink_endofpacket,
+ output sink_ready,
+
+ // -------------------
+ // Sources
+ // -------------------
+ output reg src0_valid,
+ output reg [69-1 : 0] src0_data, // ST_DATA_W=69
+ output reg [7-1 : 0] src0_channel, // ST_CHANNEL_W=7
+ output reg src0_startofpacket,
+ output reg src0_endofpacket,
+ input src0_ready,
+
+ output reg src1_valid,
+ output reg [69-1 : 0] src1_data, // ST_DATA_W=69
+ output reg [7-1 : 0] src1_channel, // ST_CHANNEL_W=7
+ output reg src1_startofpacket,
+ output reg src1_endofpacket,
+ input src1_ready,
+
+ output reg src2_valid,
+ output reg [69-1 : 0] src2_data, // ST_DATA_W=69
+ output reg [7-1 : 0] src2_channel, // ST_CHANNEL_W=7
+ output reg src2_startofpacket,
+ output reg src2_endofpacket,
+ input src2_ready,
+
+ output reg src3_valid,
+ output reg [69-1 : 0] src3_data, // ST_DATA_W=69
+ output reg [7-1 : 0] src3_channel, // ST_CHANNEL_W=7
+ output reg src3_startofpacket,
+ output reg src3_endofpacket,
+ input src3_ready,
+
+ output reg src4_valid,
+ output reg [69-1 : 0] src4_data, // ST_DATA_W=69
+ output reg [7-1 : 0] src4_channel, // ST_CHANNEL_W=7
+ output reg src4_startofpacket,
+ output reg src4_endofpacket,
+ input src4_ready,
+
+ output reg src5_valid,
+ output reg [69-1 : 0] src5_data, // ST_DATA_W=69
+ output reg [7-1 : 0] src5_channel, // ST_CHANNEL_W=7
+ output reg src5_startofpacket,
+ output reg src5_endofpacket,
+ input src5_ready,
+
+ output reg src6_valid,
+ output reg [69-1 : 0] src6_data, // ST_DATA_W=69
+ output reg [7-1 : 0] src6_channel, // ST_CHANNEL_W=7
+ output reg src6_startofpacket,
+ output reg src6_endofpacket,
+ input src6_ready,
+
+
+ // -------------------
+ // Clock & Reset
+ // -------------------
+ (*altera_attribute = "-name MESSAGE_DISABLE 15610" *) // setting message suppression on clk
+ input clk,
+ (*altera_attribute = "-name MESSAGE_DISABLE 15610" *) // setting message suppression on reset
+ input reset
+
+);
+
+ localparam NUM_OUTPUTS = 7;
+ wire [NUM_OUTPUTS - 1 : 0] ready_vector;
+
+ // -------------------
+ // Demux
+ // -------------------
+ always @* begin
+ src0_data = sink_data;
+ src0_startofpacket = sink_startofpacket;
+ src0_endofpacket = sink_endofpacket;
+ src0_channel = sink_channel >> NUM_OUTPUTS;
+
+ src0_valid = sink_channel[0] && sink_valid[0];
+
+ src1_data = sink_data;
+ src1_startofpacket = sink_startofpacket;
+ src1_endofpacket = sink_endofpacket;
+ src1_channel = sink_channel >> NUM_OUTPUTS;
+
+ src1_valid = sink_channel[1] && sink_valid[1];
+
+ src2_data = sink_data;
+ src2_startofpacket = sink_startofpacket;
+ src2_endofpacket = sink_endofpacket;
+ src2_channel = sink_channel >> NUM_OUTPUTS;
+
+ src2_valid = sink_channel[2] && sink_valid[2];
+
+ src3_data = sink_data;
+ src3_startofpacket = sink_startofpacket;
+ src3_endofpacket = sink_endofpacket;
+ src3_channel = sink_channel >> NUM_OUTPUTS;
+
+ src3_valid = sink_channel[3] && sink_valid[3];
+
+ src4_data = sink_data;
+ src4_startofpacket = sink_startofpacket;
+ src4_endofpacket = sink_endofpacket;
+ src4_channel = sink_channel >> NUM_OUTPUTS;
+
+ src4_valid = sink_channel[4] && sink_valid[4];
+
+ src5_data = sink_data;
+ src5_startofpacket = sink_startofpacket;
+ src5_endofpacket = sink_endofpacket;
+ src5_channel = sink_channel >> NUM_OUTPUTS;
+
+ src5_valid = sink_channel[5] && sink_valid[5];
+
+ src6_data = sink_data;
+ src6_startofpacket = sink_startofpacket;
+ src6_endofpacket = sink_endofpacket;
+ src6_channel = sink_channel >> NUM_OUTPUTS;
+
+ src6_valid = sink_channel[6] && sink_valid[6];
+
+ end
+
+ // -------------------
+ // Backpressure
+ // -------------------
+ assign ready_vector[0] = src0_ready;
+ assign ready_vector[1] = src1_ready;
+ assign ready_vector[2] = src2_ready;
+ assign ready_vector[3] = src3_ready;
+ assign ready_vector[4] = src4_ready;
+ assign ready_vector[5] = src5_ready;
+ assign ready_vector[6] = src6_ready;
+ assign sink_ready = |(sink_channel & ready_vector);
+
+endmodule
+
+
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_id_router.sv b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_id_router.sv
new file mode 100644
index 0000000000..280ee5d5b3
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_id_router.sv
@@ -0,0 +1,177 @@
+// (C) 2001-2012 Altera Corporation. All rights reserved.
+// Your use of Altera Corporation's design tools, logic functions and other
+// software and tools, and its AMPP partner logic functions, and any output
+// files any of the foregoing (including device programming or simulation
+// files), and any associated documentation or information are expressly subject
+// to the terms and conditions of the Altera Program License Subscription
+// Agreement, Altera MegaCore Function License Agreement, or other applicable
+// license agreement, including, without limitation, that your use is for the
+// sole purpose of programming logic devices manufactured by Altera and sold by
+// Altera or its authorized distributors. Please refer to the applicable
+// agreement for further details.
+
+
+// $Id: //acds/rel/11.1sp2/ip/merlin/altera_merlin_router/altera_merlin_router.sv.terp#1 $
+// $Revision: #1 $
+// $Date: 2011/11/10 $
+// $Author: max $
+
+// -------------------------------------------------------
+// Merlin Router
+//
+// Asserts the appropriate one-hot encoded channel based on
+// either (a) the address or (b) the dest id. The DECODER_TYPE
+// parameter controls this behaviour. 0 means address decoder,
+// 1 means dest id decoder.
+//
+// In the case of (a), it also sets the destination id.
+// -------------------------------------------------------
+
+`timescale 1 ns / 1 ns
+
+module ip_stratixiv_mac_10g_id_router_default_decode
+ #(
+ parameter DEFAULT_CHANNEL = 0,
+ DEFAULT_DESTID = 0
+ )
+ (output [64 - 64 : 0] default_destination_id,
+ output [2-1 : 0] default_src_channel
+ );
+
+ assign default_destination_id =
+ DEFAULT_DESTID[64 - 64 : 0];
+ generate begin : default_decode
+ if (DEFAULT_CHANNEL == -1)
+ assign default_src_channel = '0;
+ else
+ assign default_src_channel = 2'b1 << DEFAULT_CHANNEL;
+ end endgenerate
+
+endmodule
+
+
+module ip_stratixiv_mac_10g_id_router
+(
+ // -------------------
+ // Clock & Reset
+ // -------------------
+ input clk,
+ input reset,
+
+ // -------------------
+ // Command Sink (Input)
+ // -------------------
+ input sink_valid,
+ input [66-1 : 0] sink_data,
+ input sink_startofpacket,
+ input sink_endofpacket,
+ output sink_ready,
+
+ // -------------------
+ // Command Source (Output)
+ // -------------------
+ output src_valid,
+ output reg [66-1 : 0] src_data,
+ output reg [2-1 : 0] src_channel,
+ output src_startofpacket,
+ output src_endofpacket,
+ input src_ready
+);
+
+ // -------------------------------------------------------
+ // Local parameters and variables
+ // -------------------------------------------------------
+ localparam PKT_ADDR_H = 50;
+ localparam PKT_ADDR_L = 36;
+ localparam PKT_DEST_ID_H = 64;
+ localparam PKT_DEST_ID_L = 64;
+ localparam ST_DATA_W = 66;
+ localparam ST_CHANNEL_W = 2;
+ localparam DECODER_TYPE = 1;
+
+ localparam PKT_TRANS_WRITE = 53;
+ localparam PKT_TRANS_READ = 54;
+
+ localparam PKT_ADDR_W = PKT_ADDR_H-PKT_ADDR_L + 1;
+ localparam PKT_DEST_ID_W = PKT_DEST_ID_H-PKT_DEST_ID_L + 1;
+
+
+
+
+ // -------------------------------------------------------
+ // Figure out the number of bits to mask off for each slave span
+ // during address decoding
+ // -------------------------------------------------------
+
+ // -------------------------------------------------------
+ // Work out which address bits are significant based on the
+ // address range of the slaves. If the required width is too
+ // large or too small, we use the address field width instead.
+ // -------------------------------------------------------
+ localparam ADDR_RANGE = 32'h0;
+ localparam RANGE_ADDR_WIDTH = log2ceil(ADDR_RANGE);
+ localparam OPTIMIZED_ADDR_H = (RANGE_ADDR_WIDTH > PKT_ADDR_W) ||
+ (RANGE_ADDR_WIDTH == 0) ?
+ PKT_ADDR_H :
+ PKT_ADDR_L + RANGE_ADDR_WIDTH - 1;
+ localparam RG = RANGE_ADDR_WIDTH-1;
+
+ reg [PKT_DEST_ID_W-1 : 0] destid;
+
+ // -------------------------------------------------------
+ // Pass almost everything through, untouched
+ // -------------------------------------------------------
+ assign sink_ready = src_ready;
+ assign src_valid = sink_valid;
+ assign src_startofpacket = sink_startofpacket;
+ assign src_endofpacket = sink_endofpacket;
+
+ wire [PKT_DEST_ID_W-1:0] default_destid;
+ wire [2-1 : 0] default_src_channel;
+
+
+
+
+ ip_stratixiv_mac_10g_id_router_default_decode the_default_decode(
+ .default_destination_id (default_destid),
+ .default_src_channel (default_src_channel)
+ );
+
+ always @* begin
+ src_data = sink_data;
+ src_channel = default_src_channel;
+
+ // --------------------------------------------------
+ // DestinationID Decoder
+ // Sets the channel based on the destination ID.
+ // --------------------------------------------------
+ destid = sink_data[PKT_DEST_ID_H : PKT_DEST_ID_L];
+
+
+ if (destid == 0 ) begin
+ src_channel = 2'b1;
+ end
+
+ end
+
+ // --------------------------------------------------
+ // Ceil(log2()) function
+ // --------------------------------------------------
+ function integer log2ceil;
+ input reg[63:0] val;
+ reg [63:0] i;
+
+ begin
+ i = 1;
+ log2ceil = 0;
+
+ while (i < val) begin
+ log2ceil = log2ceil + 1;
+ i = i << 1;
+ end
+ end
+ endfunction
+
+endmodule
+
+
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_id_router_002.sv b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_id_router_002.sv
new file mode 100644
index 0000000000..3dce56e01f
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_id_router_002.sv
@@ -0,0 +1,177 @@
+// (C) 2001-2012 Altera Corporation. All rights reserved.
+// Your use of Altera Corporation's design tools, logic functions and other
+// software and tools, and its AMPP partner logic functions, and any output
+// files any of the foregoing (including device programming or simulation
+// files), and any associated documentation or information are expressly subject
+// to the terms and conditions of the Altera Program License Subscription
+// Agreement, Altera MegaCore Function License Agreement, or other applicable
+// license agreement, including, without limitation, that your use is for the
+// sole purpose of programming logic devices manufactured by Altera and sold by
+// Altera or its authorized distributors. Please refer to the applicable
+// agreement for further details.
+
+
+// $Id: //acds/rel/11.1sp2/ip/merlin/altera_merlin_router/altera_merlin_router.sv.terp#1 $
+// $Revision: #1 $
+// $Date: 2011/11/10 $
+// $Author: max $
+
+// -------------------------------------------------------
+// Merlin Router
+//
+// Asserts the appropriate one-hot encoded channel based on
+// either (a) the address or (b) the dest id. The DECODER_TYPE
+// parameter controls this behaviour. 0 means address decoder,
+// 1 means dest id decoder.
+//
+// In the case of (a), it also sets the destination id.
+// -------------------------------------------------------
+
+`timescale 1 ns / 1 ns
+
+module ip_stratixiv_mac_10g_id_router_002_default_decode
+ #(
+ parameter DEFAULT_CHANNEL = 0,
+ DEFAULT_DESTID = 0
+ )
+ (output [67 - 65 : 0] default_destination_id,
+ output [8-1 : 0] default_src_channel
+ );
+
+ assign default_destination_id =
+ DEFAULT_DESTID[67 - 65 : 0];
+ generate begin : default_decode
+ if (DEFAULT_CHANNEL == -1)
+ assign default_src_channel = '0;
+ else
+ assign default_src_channel = 8'b1 << DEFAULT_CHANNEL;
+ end endgenerate
+
+endmodule
+
+
+module ip_stratixiv_mac_10g_id_router_002
+(
+ // -------------------
+ // Clock & Reset
+ // -------------------
+ input clk,
+ input reset,
+
+ // -------------------
+ // Command Sink (Input)
+ // -------------------
+ input sink_valid,
+ input [69-1 : 0] sink_data,
+ input sink_startofpacket,
+ input sink_endofpacket,
+ output sink_ready,
+
+ // -------------------
+ // Command Source (Output)
+ // -------------------
+ output src_valid,
+ output reg [69-1 : 0] src_data,
+ output reg [8-1 : 0] src_channel,
+ output src_startofpacket,
+ output src_endofpacket,
+ input src_ready
+);
+
+ // -------------------------------------------------------
+ // Local parameters and variables
+ // -------------------------------------------------------
+ localparam PKT_ADDR_H = 49;
+ localparam PKT_ADDR_L = 36;
+ localparam PKT_DEST_ID_H = 67;
+ localparam PKT_DEST_ID_L = 65;
+ localparam ST_DATA_W = 69;
+ localparam ST_CHANNEL_W = 8;
+ localparam DECODER_TYPE = 1;
+
+ localparam PKT_TRANS_WRITE = 52;
+ localparam PKT_TRANS_READ = 53;
+
+ localparam PKT_ADDR_W = PKT_ADDR_H-PKT_ADDR_L + 1;
+ localparam PKT_DEST_ID_W = PKT_DEST_ID_H-PKT_DEST_ID_L + 1;
+
+
+
+
+ // -------------------------------------------------------
+ // Figure out the number of bits to mask off for each slave span
+ // during address decoding
+ // -------------------------------------------------------
+
+ // -------------------------------------------------------
+ // Work out which address bits are significant based on the
+ // address range of the slaves. If the required width is too
+ // large or too small, we use the address field width instead.
+ // -------------------------------------------------------
+ localparam ADDR_RANGE = 32'h0;
+ localparam RANGE_ADDR_WIDTH = log2ceil(ADDR_RANGE);
+ localparam OPTIMIZED_ADDR_H = (RANGE_ADDR_WIDTH > PKT_ADDR_W) ||
+ (RANGE_ADDR_WIDTH == 0) ?
+ PKT_ADDR_H :
+ PKT_ADDR_L + RANGE_ADDR_WIDTH - 1;
+ localparam RG = RANGE_ADDR_WIDTH-1;
+
+ reg [PKT_DEST_ID_W-1 : 0] destid;
+
+ // -------------------------------------------------------
+ // Pass almost everything through, untouched
+ // -------------------------------------------------------
+ assign sink_ready = src_ready;
+ assign src_valid = sink_valid;
+ assign src_startofpacket = sink_startofpacket;
+ assign src_endofpacket = sink_endofpacket;
+
+ wire [PKT_DEST_ID_W-1:0] default_destid;
+ wire [8-1 : 0] default_src_channel;
+
+
+
+
+ ip_stratixiv_mac_10g_id_router_002_default_decode the_default_decode(
+ .default_destination_id (default_destid),
+ .default_src_channel (default_src_channel)
+ );
+
+ always @* begin
+ src_data = sink_data;
+ src_channel = default_src_channel;
+
+ // --------------------------------------------------
+ // DestinationID Decoder
+ // Sets the channel based on the destination ID.
+ // --------------------------------------------------
+ destid = sink_data[PKT_DEST_ID_H : PKT_DEST_ID_L];
+
+
+ if (destid == 0 ) begin
+ src_channel = 8'b1;
+ end
+
+ end
+
+ // --------------------------------------------------
+ // Ceil(log2()) function
+ // --------------------------------------------------
+ function integer log2ceil;
+ input reg[63:0] val;
+ reg [63:0] i;
+
+ begin
+ i = 1;
+ log2ceil = 0;
+
+ while (i < val) begin
+ log2ceil = log2ceil + 1;
+ i = i << 1;
+ end
+ end
+ endfunction
+
+endmodule
+
+
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_id_router_010.sv b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_id_router_010.sv
new file mode 100644
index 0000000000..4def9ce307
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_id_router_010.sv
@@ -0,0 +1,177 @@
+// (C) 2001-2012 Altera Corporation. All rights reserved.
+// Your use of Altera Corporation's design tools, logic functions and other
+// software and tools, and its AMPP partner logic functions, and any output
+// files any of the foregoing (including device programming or simulation
+// files), and any associated documentation or information are expressly subject
+// to the terms and conditions of the Altera Program License Subscription
+// Agreement, Altera MegaCore Function License Agreement, or other applicable
+// license agreement, including, without limitation, that your use is for the
+// sole purpose of programming logic devices manufactured by Altera and sold by
+// Altera or its authorized distributors. Please refer to the applicable
+// agreement for further details.
+
+
+// $Id: //acds/rel/11.1sp2/ip/merlin/altera_merlin_router/altera_merlin_router.sv.terp#1 $
+// $Revision: #1 $
+// $Date: 2011/11/10 $
+// $Author: max $
+
+// -------------------------------------------------------
+// Merlin Router
+//
+// Asserts the appropriate one-hot encoded channel based on
+// either (a) the address or (b) the dest id. The DECODER_TYPE
+// parameter controls this behaviour. 0 means address decoder,
+// 1 means dest id decoder.
+//
+// In the case of (a), it also sets the destination id.
+// -------------------------------------------------------
+
+`timescale 1 ns / 1 ns
+
+module ip_stratixiv_mac_10g_id_router_010_default_decode
+ #(
+ parameter DEFAULT_CHANNEL = 0,
+ DEFAULT_DESTID = 0
+ )
+ (output [67 - 65 : 0] default_destination_id,
+ output [7-1 : 0] default_src_channel
+ );
+
+ assign default_destination_id =
+ DEFAULT_DESTID[67 - 65 : 0];
+ generate begin : default_decode
+ if (DEFAULT_CHANNEL == -1)
+ assign default_src_channel = '0;
+ else
+ assign default_src_channel = 7'b1 << DEFAULT_CHANNEL;
+ end endgenerate
+
+endmodule
+
+
+module ip_stratixiv_mac_10g_id_router_010
+(
+ // -------------------
+ // Clock & Reset
+ // -------------------
+ input clk,
+ input reset,
+
+ // -------------------
+ // Command Sink (Input)
+ // -------------------
+ input sink_valid,
+ input [69-1 : 0] sink_data,
+ input sink_startofpacket,
+ input sink_endofpacket,
+ output sink_ready,
+
+ // -------------------
+ // Command Source (Output)
+ // -------------------
+ output src_valid,
+ output reg [69-1 : 0] src_data,
+ output reg [7-1 : 0] src_channel,
+ output src_startofpacket,
+ output src_endofpacket,
+ input src_ready
+);
+
+ // -------------------------------------------------------
+ // Local parameters and variables
+ // -------------------------------------------------------
+ localparam PKT_ADDR_H = 49;
+ localparam PKT_ADDR_L = 36;
+ localparam PKT_DEST_ID_H = 67;
+ localparam PKT_DEST_ID_L = 65;
+ localparam ST_DATA_W = 69;
+ localparam ST_CHANNEL_W = 7;
+ localparam DECODER_TYPE = 1;
+
+ localparam PKT_TRANS_WRITE = 52;
+ localparam PKT_TRANS_READ = 53;
+
+ localparam PKT_ADDR_W = PKT_ADDR_H-PKT_ADDR_L + 1;
+ localparam PKT_DEST_ID_W = PKT_DEST_ID_H-PKT_DEST_ID_L + 1;
+
+
+
+
+ // -------------------------------------------------------
+ // Figure out the number of bits to mask off for each slave span
+ // during address decoding
+ // -------------------------------------------------------
+
+ // -------------------------------------------------------
+ // Work out which address bits are significant based on the
+ // address range of the slaves. If the required width is too
+ // large or too small, we use the address field width instead.
+ // -------------------------------------------------------
+ localparam ADDR_RANGE = 32'h0;
+ localparam RANGE_ADDR_WIDTH = log2ceil(ADDR_RANGE);
+ localparam OPTIMIZED_ADDR_H = (RANGE_ADDR_WIDTH > PKT_ADDR_W) ||
+ (RANGE_ADDR_WIDTH == 0) ?
+ PKT_ADDR_H :
+ PKT_ADDR_L + RANGE_ADDR_WIDTH - 1;
+ localparam RG = RANGE_ADDR_WIDTH-1;
+
+ reg [PKT_DEST_ID_W-1 : 0] destid;
+
+ // -------------------------------------------------------
+ // Pass almost everything through, untouched
+ // -------------------------------------------------------
+ assign sink_ready = src_ready;
+ assign src_valid = sink_valid;
+ assign src_startofpacket = sink_startofpacket;
+ assign src_endofpacket = sink_endofpacket;
+
+ wire [PKT_DEST_ID_W-1:0] default_destid;
+ wire [7-1 : 0] default_src_channel;
+
+
+
+
+ ip_stratixiv_mac_10g_id_router_010_default_decode the_default_decode(
+ .default_destination_id (default_destid),
+ .default_src_channel (default_src_channel)
+ );
+
+ always @* begin
+ src_data = sink_data;
+ src_channel = default_src_channel;
+
+ // --------------------------------------------------
+ // DestinationID Decoder
+ // Sets the channel based on the destination ID.
+ // --------------------------------------------------
+ destid = sink_data[PKT_DEST_ID_H : PKT_DEST_ID_L];
+
+
+ if (destid == 0 ) begin
+ src_channel = 7'b1;
+ end
+
+ end
+
+ // --------------------------------------------------
+ // Ceil(log2()) function
+ // --------------------------------------------------
+ function integer log2ceil;
+ input reg[63:0] val;
+ reg [63:0] i;
+
+ begin
+ i = 1;
+ log2ceil = 0;
+
+ while (i < val) begin
+ log2ceil = log2ceil + 1;
+ i = i << 1;
+ end
+ end
+ endfunction
+
+endmodule
+
+
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_rsp_xbar_demux.sv b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_rsp_xbar_demux.sv
new file mode 100644
index 0000000000..a759ce390f
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_rsp_xbar_demux.sv
@@ -0,0 +1,100 @@
+// (C) 2001-2012 Altera Corporation. All rights reserved.
+// Your use of Altera Corporation's design tools, logic functions and other
+// software and tools, and its AMPP partner logic functions, and any output
+// files any of the foregoing (including device programming or simulation
+// files), and any associated documentation or information are expressly subject
+// to the terms and conditions of the Altera Program License Subscription
+// Agreement, Altera MegaCore Function License Agreement, or other applicable
+// license agreement, including, without limitation, that your use is for the
+// sole purpose of programming logic devices manufactured by Altera and sold by
+// Altera or its authorized distributors. Please refer to the applicable
+// agreement for further details.
+
+
+// $Id: //acds/rel/11.1sp2/ip/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer.sv.terp#1 $
+// $Revision: #1 $
+// $Date: 2011/11/10 $
+// $Author: max $
+
+// -------------------------------------
+// Merlin Demultiplexer
+//
+// Asserts valid on the appropriate output
+// given a one-hot channel signal.
+// -------------------------------------
+
+`timescale 1 ns / 1 ns
+
+// ------------------------------------------
+// Generation parameters:
+// output_name: ip_stratixiv_mac_10g_rsp_xbar_demux
+// ST_DATA_W: 66
+// ST_CHANNEL_W: 2
+// NUM_OUTPUTS: 1
+// VALID_WIDTH: 1
+// ------------------------------------------
+
+//------------------------------------------
+// Message Supression Used
+// QIS Warnings
+// 15610 - Warning: Design contains x input pin(s) that do not drive logic
+//------------------------------------------
+
+module ip_stratixiv_mac_10g_rsp_xbar_demux
+(
+ // -------------------
+ // Sink
+ // -------------------
+ input [1-1 : 0] sink_valid,
+ input [66-1 : 0] sink_data, // ST_DATA_W=66
+ input [2-1 : 0] sink_channel, // ST_CHANNEL_W=2
+ input sink_startofpacket,
+ input sink_endofpacket,
+ output sink_ready,
+
+ // -------------------
+ // Sources
+ // -------------------
+ output reg src0_valid,
+ output reg [66-1 : 0] src0_data, // ST_DATA_W=66
+ output reg [2-1 : 0] src0_channel, // ST_CHANNEL_W=2
+ output reg src0_startofpacket,
+ output reg src0_endofpacket,
+ input src0_ready,
+
+
+ // -------------------
+ // Clock & Reset
+ // -------------------
+ (*altera_attribute = "-name MESSAGE_DISABLE 15610" *) // setting message suppression on clk
+ input clk,
+ (*altera_attribute = "-name MESSAGE_DISABLE 15610" *) // setting message suppression on reset
+ input reset
+
+);
+
+ localparam NUM_OUTPUTS = 1;
+ wire [NUM_OUTPUTS - 1 : 0] ready_vector;
+
+ // -------------------
+ // Demux
+ // -------------------
+ always @* begin
+ src0_data = sink_data;
+ src0_startofpacket = sink_startofpacket;
+ src0_endofpacket = sink_endofpacket;
+ src0_channel = sink_channel >> NUM_OUTPUTS;
+
+ src0_valid = sink_channel[0] && sink_valid;
+
+ end
+
+ // -------------------
+ // Backpressure
+ // -------------------
+ assign ready_vector[0] = src0_ready;
+ assign sink_ready = |(sink_channel & ready_vector);
+
+endmodule
+
+
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_rsp_xbar_demux_002.sv b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_rsp_xbar_demux_002.sv
new file mode 100644
index 0000000000..336bebe584
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_rsp_xbar_demux_002.sv
@@ -0,0 +1,100 @@
+// (C) 2001-2012 Altera Corporation. All rights reserved.
+// Your use of Altera Corporation's design tools, logic functions and other
+// software and tools, and its AMPP partner logic functions, and any output
+// files any of the foregoing (including device programming or simulation
+// files), and any associated documentation or information are expressly subject
+// to the terms and conditions of the Altera Program License Subscription
+// Agreement, Altera MegaCore Function License Agreement, or other applicable
+// license agreement, including, without limitation, that your use is for the
+// sole purpose of programming logic devices manufactured by Altera and sold by
+// Altera or its authorized distributors. Please refer to the applicable
+// agreement for further details.
+
+
+// $Id: //acds/rel/11.1sp2/ip/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer.sv.terp#1 $
+// $Revision: #1 $
+// $Date: 2011/11/10 $
+// $Author: max $
+
+// -------------------------------------
+// Merlin Demultiplexer
+//
+// Asserts valid on the appropriate output
+// given a one-hot channel signal.
+// -------------------------------------
+
+`timescale 1 ns / 1 ns
+
+// ------------------------------------------
+// Generation parameters:
+// output_name: ip_stratixiv_mac_10g_rsp_xbar_demux_002
+// ST_DATA_W: 69
+// ST_CHANNEL_W: 8
+// NUM_OUTPUTS: 1
+// VALID_WIDTH: 1
+// ------------------------------------------
+
+//------------------------------------------
+// Message Supression Used
+// QIS Warnings
+// 15610 - Warning: Design contains x input pin(s) that do not drive logic
+//------------------------------------------
+
+module ip_stratixiv_mac_10g_rsp_xbar_demux_002
+(
+ // -------------------
+ // Sink
+ // -------------------
+ input [1-1 : 0] sink_valid,
+ input [69-1 : 0] sink_data, // ST_DATA_W=69
+ input [8-1 : 0] sink_channel, // ST_CHANNEL_W=8
+ input sink_startofpacket,
+ input sink_endofpacket,
+ output sink_ready,
+
+ // -------------------
+ // Sources
+ // -------------------
+ output reg src0_valid,
+ output reg [69-1 : 0] src0_data, // ST_DATA_W=69
+ output reg [8-1 : 0] src0_channel, // ST_CHANNEL_W=8
+ output reg src0_startofpacket,
+ output reg src0_endofpacket,
+ input src0_ready,
+
+
+ // -------------------
+ // Clock & Reset
+ // -------------------
+ (*altera_attribute = "-name MESSAGE_DISABLE 15610" *) // setting message suppression on clk
+ input clk,
+ (*altera_attribute = "-name MESSAGE_DISABLE 15610" *) // setting message suppression on reset
+ input reset
+
+);
+
+ localparam NUM_OUTPUTS = 1;
+ wire [NUM_OUTPUTS - 1 : 0] ready_vector;
+
+ // -------------------
+ // Demux
+ // -------------------
+ always @* begin
+ src0_data = sink_data;
+ src0_startofpacket = sink_startofpacket;
+ src0_endofpacket = sink_endofpacket;
+ src0_channel = sink_channel >> NUM_OUTPUTS;
+
+ src0_valid = sink_channel[0] && sink_valid;
+
+ end
+
+ // -------------------
+ // Backpressure
+ // -------------------
+ assign ready_vector[0] = src0_ready;
+ assign sink_ready = |(sink_channel & ready_vector);
+
+endmodule
+
+
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_rsp_xbar_demux_010.sv b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_rsp_xbar_demux_010.sv
new file mode 100644
index 0000000000..1d60c922d8
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_rsp_xbar_demux_010.sv
@@ -0,0 +1,100 @@
+// (C) 2001-2012 Altera Corporation. All rights reserved.
+// Your use of Altera Corporation's design tools, logic functions and other
+// software and tools, and its AMPP partner logic functions, and any output
+// files any of the foregoing (including device programming or simulation
+// files), and any associated documentation or information are expressly subject
+// to the terms and conditions of the Altera Program License Subscription
+// Agreement, Altera MegaCore Function License Agreement, or other applicable
+// license agreement, including, without limitation, that your use is for the
+// sole purpose of programming logic devices manufactured by Altera and sold by
+// Altera or its authorized distributors. Please refer to the applicable
+// agreement for further details.
+
+
+// $Id: //acds/rel/11.1sp2/ip/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer.sv.terp#1 $
+// $Revision: #1 $
+// $Date: 2011/11/10 $
+// $Author: max $
+
+// -------------------------------------
+// Merlin Demultiplexer
+//
+// Asserts valid on the appropriate output
+// given a one-hot channel signal.
+// -------------------------------------
+
+`timescale 1 ns / 1 ns
+
+// ------------------------------------------
+// Generation parameters:
+// output_name: ip_stratixiv_mac_10g_rsp_xbar_demux_010
+// ST_DATA_W: 69
+// ST_CHANNEL_W: 7
+// NUM_OUTPUTS: 1
+// VALID_WIDTH: 1
+// ------------------------------------------
+
+//------------------------------------------
+// Message Supression Used
+// QIS Warnings
+// 15610 - Warning: Design contains x input pin(s) that do not drive logic
+//------------------------------------------
+
+module ip_stratixiv_mac_10g_rsp_xbar_demux_010
+(
+ // -------------------
+ // Sink
+ // -------------------
+ input [1-1 : 0] sink_valid,
+ input [69-1 : 0] sink_data, // ST_DATA_W=69
+ input [7-1 : 0] sink_channel, // ST_CHANNEL_W=7
+ input sink_startofpacket,
+ input sink_endofpacket,
+ output sink_ready,
+
+ // -------------------
+ // Sources
+ // -------------------
+ output reg src0_valid,
+ output reg [69-1 : 0] src0_data, // ST_DATA_W=69
+ output reg [7-1 : 0] src0_channel, // ST_CHANNEL_W=7
+ output reg src0_startofpacket,
+ output reg src0_endofpacket,
+ input src0_ready,
+
+
+ // -------------------
+ // Clock & Reset
+ // -------------------
+ (*altera_attribute = "-name MESSAGE_DISABLE 15610" *) // setting message suppression on clk
+ input clk,
+ (*altera_attribute = "-name MESSAGE_DISABLE 15610" *) // setting message suppression on reset
+ input reset
+
+);
+
+ localparam NUM_OUTPUTS = 1;
+ wire [NUM_OUTPUTS - 1 : 0] ready_vector;
+
+ // -------------------
+ // Demux
+ // -------------------
+ always @* begin
+ src0_data = sink_data;
+ src0_startofpacket = sink_startofpacket;
+ src0_endofpacket = sink_endofpacket;
+ src0_channel = sink_channel >> NUM_OUTPUTS;
+
+ src0_valid = sink_channel[0] && sink_valid;
+
+ end
+
+ // -------------------
+ // Backpressure
+ // -------------------
+ assign ready_vector[0] = src0_ready;
+ assign sink_ready = |(sink_channel & ready_vector);
+
+endmodule
+
+
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_rsp_xbar_mux.sv b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_rsp_xbar_mux.sv
new file mode 100644
index 0000000000..d40f12f5ad
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_rsp_xbar_mux.sv
@@ -0,0 +1,328 @@
+// (C) 2001-2012 Altera Corporation. All rights reserved.
+// Your use of Altera Corporation's design tools, logic functions and other
+// software and tools, and its AMPP partner logic functions, and any output
+// files any of the foregoing (including device programming or simulation
+// files), and any associated documentation or information are expressly subject
+// to the terms and conditions of the Altera Program License Subscription
+// Agreement, Altera MegaCore Function License Agreement, or other applicable
+// license agreement, including, without limitation, that your use is for the
+// sole purpose of programming logic devices manufactured by Altera and sold by
+// Altera or its authorized distributors. Please refer to the applicable
+// agreement for further details.
+
+
+// $Id: //acds/rel/11.1sp2/ip/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer.sv.terp#1 $
+// $Revision: #1 $
+// $Date: 2011/11/10 $
+// $Author: max $
+
+// ------------------------------------------
+// Merlin Multiplexer
+// ------------------------------------------
+
+`timescale 1 ns / 1 ns
+
+
+// ------------------------------------------
+// Generation parameters:
+// output_name: ip_stratixiv_mac_10g_rsp_xbar_mux
+// NUM_INPUTS: 2
+// ARBITRATION_SHARES: 1 1
+// ARBITRATION_SCHEME "no-arb"
+// PIPELINE_ARB: 0
+// PKT_TRANS_LOCK: 55 (arbitration locking enabled)
+// ST_DATA_W: 66
+// ST_CHANNEL_W: 2
+// ------------------------------------------
+
+module ip_stratixiv_mac_10g_rsp_xbar_mux
+(
+ // ----------------------
+ // Sinks
+ // ----------------------
+ input sink0_valid,
+ input [66-1 : 0] sink0_data,
+ input [2-1: 0] sink0_channel,
+ input sink0_startofpacket,
+ input sink0_endofpacket,
+ output sink0_ready,
+
+ input sink1_valid,
+ input [66-1 : 0] sink1_data,
+ input [2-1: 0] sink1_channel,
+ input sink1_startofpacket,
+ input sink1_endofpacket,
+ output sink1_ready,
+
+
+ // ----------------------
+ // Source
+ // ----------------------
+ output src_valid,
+ output [66-1 : 0] src_data,
+ output [2-1 : 0] src_channel,
+ output src_startofpacket,
+ output src_endofpacket,
+ input src_ready,
+
+ // ----------------------
+ // Clock & Reset
+ // ----------------------
+ input clk,
+ input reset
+);
+ localparam PAYLOAD_W = 66 + 2 + 2;
+ localparam NUM_INPUTS = 2;
+ localparam SHARE_COUNTER_W = 1;
+ localparam PIPELINE_ARB = 0;
+ localparam ST_DATA_W = 66;
+ localparam ST_CHANNEL_W = 2;
+ localparam PKT_TRANS_LOCK = 55;
+
+ // ------------------------------------------
+ // Signals
+ // ------------------------------------------
+ wire [NUM_INPUTS - 1 : 0] request;
+ wire [NUM_INPUTS - 1 : 0] valid;
+ wire [NUM_INPUTS - 1 : 0] grant;
+ wire [NUM_INPUTS - 1 : 0] next_grant;
+ reg [NUM_INPUTS - 1 : 0] saved_grant;
+ reg [PAYLOAD_W - 1 : 0] src_payload;
+ wire last_cycle;
+ reg packet_in_progress;
+ reg update_grant;
+
+ wire [PAYLOAD_W - 1 : 0] sink0_payload;
+ wire [PAYLOAD_W - 1 : 0] sink1_payload;
+
+ assign valid[0] = sink0_valid;
+ assign valid[1] = sink1_valid;
+
+
+ // ------------------------------------------
+ // ------------------------------------------
+ // Grant Logic & Updates
+ // ------------------------------------------
+ // ------------------------------------------
+ reg [NUM_INPUTS - 1 : 0] lock;
+ always @* begin
+ lock[0] = sink0_data[55];
+ lock[1] = sink1_data[55];
+ end
+
+ assign last_cycle = src_valid & src_ready & src_endofpacket & ~(|(lock & grant));
+
+ // ------------------------------------------
+ // We're working on a packet at any time valid is high, except
+ // when this is the endofpacket.
+ // ------------------------------------------
+ always @(posedge clk or posedge reset) begin
+ if (reset) begin
+ packet_in_progress <= 1'b0;
+ end
+ else begin
+ if (src_valid)
+ packet_in_progress <= 1'b1;
+ if (last_cycle)
+ packet_in_progress <= 1'b0;
+ end
+ end
+
+
+ // ------------------------------------------
+ // Shares
+ //
+ // Special case: all-equal shares _should_ be optimized into assigning a
+ // constant to next_grant_share.
+ // Special case: all-1's shares _should_ result in the share counter
+ // being optimized away.
+ // ------------------------------------------
+ // Input | arb shares | counter load value
+ // 0 | 1 | 0
+ // 1 | 1 | 0
+ wire [SHARE_COUNTER_W - 1 : 0] share_0 = 1'd0;
+ wire [SHARE_COUNTER_W - 1 : 0] share_1 = 1'd0;
+
+ // ------------------------------------------
+ // Choose the share value corresponding to the grant.
+ // ------------------------------------------
+ reg [SHARE_COUNTER_W - 1 : 0] next_grant_share;
+ always @* begin
+ next_grant_share =
+ share_0 & { SHARE_COUNTER_W {next_grant[0]} } |
+ share_1 & { SHARE_COUNTER_W {next_grant[1]} };
+ end
+
+ // ------------------------------------------
+ // Flag to indicate first packet of an arb sequence.
+ // ------------------------------------------
+ wire grant_changed = ~packet_in_progress && !(saved_grant & valid);
+ reg first_packet_r;
+ wire first_packet = grant_changed | first_packet_r;
+ always @(posedge clk or posedge reset) begin
+ if (reset) begin
+ first_packet_r <= 1'b0;
+ end
+ else begin
+ if (update_grant)
+ first_packet_r <= 1'b1;
+ else if (last_cycle)
+ first_packet_r <= 1'b0;
+ else if (grant_changed)
+ first_packet_r <= 1'b1;
+ end
+ end
+
+ // ------------------------------------------
+ // Compute the next share-count value.
+ // ------------------------------------------
+ reg [SHARE_COUNTER_W - 1 : 0] p1_share_count;
+ reg [SHARE_COUNTER_W - 1 : 0] share_count;
+ reg share_count_zero_flag;
+
+ always @* begin
+ if (first_packet) begin
+ p1_share_count = next_grant_share;
+ end
+ else begin
+ // Update the counter, but don't decrement below 0.
+ p1_share_count = share_count_zero_flag ? '0 : share_count - 1'b1;
+ end
+ end
+
+ // ------------------------------------------
+ // Update the share counter and share-counter=zero flag.
+ // ------------------------------------------
+ always @(posedge clk or posedge reset) begin
+ if (reset) begin
+ share_count <= '0;
+ share_count_zero_flag <= 1'b1;
+ end
+ else begin
+ if (last_cycle) begin
+ share_count <= p1_share_count;
+ share_count_zero_flag <= (p1_share_count == '0);
+ end
+ end
+ end
+
+ // ------------------------------------------
+ // For each input, maintain a final_packet signal which goes active for the
+ // last packet of a full-share packet sequence. Example: if I have 4
+ // shares and I'm continuously requesting, final_packet is active in the
+ // 4th packet.
+ // ------------------------------------------
+ wire final_packet_0 = 1'b1;
+
+ wire final_packet_1 = 1'b1;
+
+
+ // ------------------------------------------
+ // Concatenate all final_packet signals (wire or reg) into a handy vector.
+ // ------------------------------------------
+ wire [NUM_INPUTS - 1 : 0] final_packet = {
+ final_packet_1,
+ final_packet_0
+ };
+
+ // ------------------------------------------
+ // ------------------------------------------
+ wire p1_done = |(final_packet & grant);
+
+ // ------------------------------------------
+ // Flag for the first cycle of packets within an
+ // arb sequence
+ // ------------------------------------------
+ reg first_cycle;
+ always @(posedge clk, posedge reset) begin
+ if (reset)
+ first_cycle <= 0;
+ else
+ first_cycle <= last_cycle && ~p1_done;
+ end
+
+
+ always @* begin
+ update_grant = 0;
+
+ // ------------------------------------------
+ // No arbitration pipeline, update grant whenever
+ // the current arb winner has consumed all shares,
+ // or all requests are low
+ // ------------------------------------------
+ update_grant = (last_cycle && p1_done) || (first_cycle && !valid);
+ update_grant = last_cycle;
+ end
+
+ wire save_grant;
+ assign save_grant = 1;
+ assign grant = next_grant;
+
+ always @(posedge clk, posedge reset) begin
+ if (reset)
+ saved_grant <= '0;
+ else if (save_grant)
+ saved_grant <= next_grant;
+ end
+
+ // ------------------------------------------
+ // ------------------------------------------
+ // Arbitrator
+ // ------------------------------------------
+ // ------------------------------------------
+
+ // ------------------------------------------
+ // Create a request vector that stays high during
+ // the packet
+ // ------------------------------------------
+ assign request = valid;
+
+
+ altera_merlin_arbitrator
+ #(
+ .NUM_REQUESTERS(NUM_INPUTS),
+ .SCHEME ("no-arb"),
+ .PIPELINE (0)
+ ) arb (
+ .clk (clk),
+ .reset (reset),
+ .request (request),
+ .grant (next_grant),
+ .save_top_priority (src_valid),
+ .increment_top_priority (update_grant)
+ );
+
+ // ------------------------------------------
+ // ------------------------------------------
+ // Mux
+ //
+ // Implemented as a sum of products.
+ // ------------------------------------------
+ // ------------------------------------------
+
+ assign sink0_ready = src_ready && grant[0];
+ assign sink1_ready = src_ready && grant[1];
+
+ assign src_valid = |(grant & valid);
+
+ always @* begin
+ src_payload =
+ sink0_payload & {PAYLOAD_W {grant[0]} } |
+ sink1_payload & {PAYLOAD_W {grant[1]} };
+ end
+
+ // ------------------------------------------
+ // Mux Payload Mapping
+ // ------------------------------------------
+
+ assign sink0_payload = {sink0_channel,sink0_data,
+ sink0_startofpacket,sink0_endofpacket};
+ assign sink1_payload = {sink1_channel,sink1_data,
+ sink1_startofpacket,sink1_endofpacket};
+
+ assign {src_channel,src_data,src_startofpacket,src_endofpacket} = src_payload;
+
+endmodule
+
+
+
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_rsp_xbar_mux_001.sv b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_rsp_xbar_mux_001.sv
new file mode 100644
index 0000000000..42a8ceca87
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_rsp_xbar_mux_001.sv
@@ -0,0 +1,448 @@
+// (C) 2001-2012 Altera Corporation. All rights reserved.
+// Your use of Altera Corporation's design tools, logic functions and other
+// software and tools, and its AMPP partner logic functions, and any output
+// files any of the foregoing (including device programming or simulation
+// files), and any associated documentation or information are expressly subject
+// to the terms and conditions of the Altera Program License Subscription
+// Agreement, Altera MegaCore Function License Agreement, or other applicable
+// license agreement, including, without limitation, that your use is for the
+// sole purpose of programming logic devices manufactured by Altera and sold by
+// Altera or its authorized distributors. Please refer to the applicable
+// agreement for further details.
+
+
+// $Id: //acds/rel/11.1sp2/ip/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer.sv.terp#1 $
+// $Revision: #1 $
+// $Date: 2011/11/10 $
+// $Author: max $
+
+// ------------------------------------------
+// Merlin Multiplexer
+// ------------------------------------------
+
+`timescale 1 ns / 1 ns
+
+
+// ------------------------------------------
+// Generation parameters:
+// output_name: ip_stratixiv_mac_10g_rsp_xbar_mux_001
+// NUM_INPUTS: 8
+// ARBITRATION_SHARES: 1 1 1 1 1 1 1 1
+// ARBITRATION_SCHEME "no-arb"
+// PIPELINE_ARB: 0
+// PKT_TRANS_LOCK: 54 (arbitration locking enabled)
+// ST_DATA_W: 69
+// ST_CHANNEL_W: 8
+// ------------------------------------------
+
+module ip_stratixiv_mac_10g_rsp_xbar_mux_001
+(
+ // ----------------------
+ // Sinks
+ // ----------------------
+ input sink0_valid,
+ input [69-1 : 0] sink0_data,
+ input [8-1: 0] sink0_channel,
+ input sink0_startofpacket,
+ input sink0_endofpacket,
+ output sink0_ready,
+
+ input sink1_valid,
+ input [69-1 : 0] sink1_data,
+ input [8-1: 0] sink1_channel,
+ input sink1_startofpacket,
+ input sink1_endofpacket,
+ output sink1_ready,
+
+ input sink2_valid,
+ input [69-1 : 0] sink2_data,
+ input [8-1: 0] sink2_channel,
+ input sink2_startofpacket,
+ input sink2_endofpacket,
+ output sink2_ready,
+
+ input sink3_valid,
+ input [69-1 : 0] sink3_data,
+ input [8-1: 0] sink3_channel,
+ input sink3_startofpacket,
+ input sink3_endofpacket,
+ output sink3_ready,
+
+ input sink4_valid,
+ input [69-1 : 0] sink4_data,
+ input [8-1: 0] sink4_channel,
+ input sink4_startofpacket,
+ input sink4_endofpacket,
+ output sink4_ready,
+
+ input sink5_valid,
+ input [69-1 : 0] sink5_data,
+ input [8-1: 0] sink5_channel,
+ input sink5_startofpacket,
+ input sink5_endofpacket,
+ output sink5_ready,
+
+ input sink6_valid,
+ input [69-1 : 0] sink6_data,
+ input [8-1: 0] sink6_channel,
+ input sink6_startofpacket,
+ input sink6_endofpacket,
+ output sink6_ready,
+
+ input sink7_valid,
+ input [69-1 : 0] sink7_data,
+ input [8-1: 0] sink7_channel,
+ input sink7_startofpacket,
+ input sink7_endofpacket,
+ output sink7_ready,
+
+
+ // ----------------------
+ // Source
+ // ----------------------
+ output src_valid,
+ output [69-1 : 0] src_data,
+ output [8-1 : 0] src_channel,
+ output src_startofpacket,
+ output src_endofpacket,
+ input src_ready,
+
+ // ----------------------
+ // Clock & Reset
+ // ----------------------
+ input clk,
+ input reset
+);
+ localparam PAYLOAD_W = 69 + 8 + 2;
+ localparam NUM_INPUTS = 8;
+ localparam SHARE_COUNTER_W = 1;
+ localparam PIPELINE_ARB = 0;
+ localparam ST_DATA_W = 69;
+ localparam ST_CHANNEL_W = 8;
+ localparam PKT_TRANS_LOCK = 54;
+
+ // ------------------------------------------
+ // Signals
+ // ------------------------------------------
+ wire [NUM_INPUTS - 1 : 0] request;
+ wire [NUM_INPUTS - 1 : 0] valid;
+ wire [NUM_INPUTS - 1 : 0] grant;
+ wire [NUM_INPUTS - 1 : 0] next_grant;
+ reg [NUM_INPUTS - 1 : 0] saved_grant;
+ reg [PAYLOAD_W - 1 : 0] src_payload;
+ wire last_cycle;
+ reg packet_in_progress;
+ reg update_grant;
+
+ wire [PAYLOAD_W - 1 : 0] sink0_payload;
+ wire [PAYLOAD_W - 1 : 0] sink1_payload;
+ wire [PAYLOAD_W - 1 : 0] sink2_payload;
+ wire [PAYLOAD_W - 1 : 0] sink3_payload;
+ wire [PAYLOAD_W - 1 : 0] sink4_payload;
+ wire [PAYLOAD_W - 1 : 0] sink5_payload;
+ wire [PAYLOAD_W - 1 : 0] sink6_payload;
+ wire [PAYLOAD_W - 1 : 0] sink7_payload;
+
+ assign valid[0] = sink0_valid;
+ assign valid[1] = sink1_valid;
+ assign valid[2] = sink2_valid;
+ assign valid[3] = sink3_valid;
+ assign valid[4] = sink4_valid;
+ assign valid[5] = sink5_valid;
+ assign valid[6] = sink6_valid;
+ assign valid[7] = sink7_valid;
+
+
+ // ------------------------------------------
+ // ------------------------------------------
+ // Grant Logic & Updates
+ // ------------------------------------------
+ // ------------------------------------------
+ reg [NUM_INPUTS - 1 : 0] lock;
+ always @* begin
+ lock[0] = sink0_data[54];
+ lock[1] = sink1_data[54];
+ lock[2] = sink2_data[54];
+ lock[3] = sink3_data[54];
+ lock[4] = sink4_data[54];
+ lock[5] = sink5_data[54];
+ lock[6] = sink6_data[54];
+ lock[7] = sink7_data[54];
+ end
+
+ assign last_cycle = src_valid & src_ready & src_endofpacket & ~(|(lock & grant));
+
+ // ------------------------------------------
+ // We're working on a packet at any time valid is high, except
+ // when this is the endofpacket.
+ // ------------------------------------------
+ always @(posedge clk or posedge reset) begin
+ if (reset) begin
+ packet_in_progress <= 1'b0;
+ end
+ else begin
+ if (src_valid)
+ packet_in_progress <= 1'b1;
+ if (last_cycle)
+ packet_in_progress <= 1'b0;
+ end
+ end
+
+
+ // ------------------------------------------
+ // Shares
+ //
+ // Special case: all-equal shares _should_ be optimized into assigning a
+ // constant to next_grant_share.
+ // Special case: all-1's shares _should_ result in the share counter
+ // being optimized away.
+ // ------------------------------------------
+ // Input | arb shares | counter load value
+ // 0 | 1 | 0
+ // 1 | 1 | 0
+ // 2 | 1 | 0
+ // 3 | 1 | 0
+ // 4 | 1 | 0
+ // 5 | 1 | 0
+ // 6 | 1 | 0
+ // 7 | 1 | 0
+ wire [SHARE_COUNTER_W - 1 : 0] share_0 = 1'd0;
+ wire [SHARE_COUNTER_W - 1 : 0] share_1 = 1'd0;
+ wire [SHARE_COUNTER_W - 1 : 0] share_2 = 1'd0;
+ wire [SHARE_COUNTER_W - 1 : 0] share_3 = 1'd0;
+ wire [SHARE_COUNTER_W - 1 : 0] share_4 = 1'd0;
+ wire [SHARE_COUNTER_W - 1 : 0] share_5 = 1'd0;
+ wire [SHARE_COUNTER_W - 1 : 0] share_6 = 1'd0;
+ wire [SHARE_COUNTER_W - 1 : 0] share_7 = 1'd0;
+
+ // ------------------------------------------
+ // Choose the share value corresponding to the grant.
+ // ------------------------------------------
+ reg [SHARE_COUNTER_W - 1 : 0] next_grant_share;
+ always @* begin
+ next_grant_share =
+ share_0 & { SHARE_COUNTER_W {next_grant[0]} } |
+ share_1 & { SHARE_COUNTER_W {next_grant[1]} } |
+ share_2 & { SHARE_COUNTER_W {next_grant[2]} } |
+ share_3 & { SHARE_COUNTER_W {next_grant[3]} } |
+ share_4 & { SHARE_COUNTER_W {next_grant[4]} } |
+ share_5 & { SHARE_COUNTER_W {next_grant[5]} } |
+ share_6 & { SHARE_COUNTER_W {next_grant[6]} } |
+ share_7 & { SHARE_COUNTER_W {next_grant[7]} };
+ end
+
+ // ------------------------------------------
+ // Flag to indicate first packet of an arb sequence.
+ // ------------------------------------------
+ wire grant_changed = ~packet_in_progress && !(saved_grant & valid);
+ reg first_packet_r;
+ wire first_packet = grant_changed | first_packet_r;
+ always @(posedge clk or posedge reset) begin
+ if (reset) begin
+ first_packet_r <= 1'b0;
+ end
+ else begin
+ if (update_grant)
+ first_packet_r <= 1'b1;
+ else if (last_cycle)
+ first_packet_r <= 1'b0;
+ else if (grant_changed)
+ first_packet_r <= 1'b1;
+ end
+ end
+
+ // ------------------------------------------
+ // Compute the next share-count value.
+ // ------------------------------------------
+ reg [SHARE_COUNTER_W - 1 : 0] p1_share_count;
+ reg [SHARE_COUNTER_W - 1 : 0] share_count;
+ reg share_count_zero_flag;
+
+ always @* begin
+ if (first_packet) begin
+ p1_share_count = next_grant_share;
+ end
+ else begin
+ // Update the counter, but don't decrement below 0.
+ p1_share_count = share_count_zero_flag ? '0 : share_count - 1'b1;
+ end
+ end
+
+ // ------------------------------------------
+ // Update the share counter and share-counter=zero flag.
+ // ------------------------------------------
+ always @(posedge clk or posedge reset) begin
+ if (reset) begin
+ share_count <= '0;
+ share_count_zero_flag <= 1'b1;
+ end
+ else begin
+ if (last_cycle) begin
+ share_count <= p1_share_count;
+ share_count_zero_flag <= (p1_share_count == '0);
+ end
+ end
+ end
+
+ // ------------------------------------------
+ // For each input, maintain a final_packet signal which goes active for the
+ // last packet of a full-share packet sequence. Example: if I have 4
+ // shares and I'm continuously requesting, final_packet is active in the
+ // 4th packet.
+ // ------------------------------------------
+ wire final_packet_0 = 1'b1;
+
+ wire final_packet_1 = 1'b1;
+
+ wire final_packet_2 = 1'b1;
+
+ wire final_packet_3 = 1'b1;
+
+ wire final_packet_4 = 1'b1;
+
+ wire final_packet_5 = 1'b1;
+
+ wire final_packet_6 = 1'b1;
+
+ wire final_packet_7 = 1'b1;
+
+
+ // ------------------------------------------
+ // Concatenate all final_packet signals (wire or reg) into a handy vector.
+ // ------------------------------------------
+ wire [NUM_INPUTS - 1 : 0] final_packet = {
+ final_packet_7,
+ final_packet_6,
+ final_packet_5,
+ final_packet_4,
+ final_packet_3,
+ final_packet_2,
+ final_packet_1,
+ final_packet_0
+ };
+
+ // ------------------------------------------
+ // ------------------------------------------
+ wire p1_done = |(final_packet & grant);
+
+ // ------------------------------------------
+ // Flag for the first cycle of packets within an
+ // arb sequence
+ // ------------------------------------------
+ reg first_cycle;
+ always @(posedge clk, posedge reset) begin
+ if (reset)
+ first_cycle <= 0;
+ else
+ first_cycle <= last_cycle && ~p1_done;
+ end
+
+
+ always @* begin
+ update_grant = 0;
+
+ // ------------------------------------------
+ // No arbitration pipeline, update grant whenever
+ // the current arb winner has consumed all shares,
+ // or all requests are low
+ // ------------------------------------------
+ update_grant = (last_cycle && p1_done) || (first_cycle && !valid);
+ update_grant = last_cycle;
+ end
+
+ wire save_grant;
+ assign save_grant = 1;
+ assign grant = next_grant;
+
+ always @(posedge clk, posedge reset) begin
+ if (reset)
+ saved_grant <= '0;
+ else if (save_grant)
+ saved_grant <= next_grant;
+ end
+
+ // ------------------------------------------
+ // ------------------------------------------
+ // Arbitrator
+ // ------------------------------------------
+ // ------------------------------------------
+
+ // ------------------------------------------
+ // Create a request vector that stays high during
+ // the packet
+ // ------------------------------------------
+ assign request = valid;
+
+
+ altera_merlin_arbitrator
+ #(
+ .NUM_REQUESTERS(NUM_INPUTS),
+ .SCHEME ("no-arb"),
+ .PIPELINE (0)
+ ) arb (
+ .clk (clk),
+ .reset (reset),
+ .request (request),
+ .grant (next_grant),
+ .save_top_priority (src_valid),
+ .increment_top_priority (update_grant)
+ );
+
+ // ------------------------------------------
+ // ------------------------------------------
+ // Mux
+ //
+ // Implemented as a sum of products.
+ // ------------------------------------------
+ // ------------------------------------------
+
+ assign sink0_ready = src_ready && grant[0];
+ assign sink1_ready = src_ready && grant[1];
+ assign sink2_ready = src_ready && grant[2];
+ assign sink3_ready = src_ready && grant[3];
+ assign sink4_ready = src_ready && grant[4];
+ assign sink5_ready = src_ready && grant[5];
+ assign sink6_ready = src_ready && grant[6];
+ assign sink7_ready = src_ready && grant[7];
+
+ assign src_valid = |(grant & valid);
+
+ always @* begin
+ src_payload =
+ sink0_payload & {PAYLOAD_W {grant[0]} } |
+ sink1_payload & {PAYLOAD_W {grant[1]} } |
+ sink2_payload & {PAYLOAD_W {grant[2]} } |
+ sink3_payload & {PAYLOAD_W {grant[3]} } |
+ sink4_payload & {PAYLOAD_W {grant[4]} } |
+ sink5_payload & {PAYLOAD_W {grant[5]} } |
+ sink6_payload & {PAYLOAD_W {grant[6]} } |
+ sink7_payload & {PAYLOAD_W {grant[7]} };
+ end
+
+ // ------------------------------------------
+ // Mux Payload Mapping
+ // ------------------------------------------
+
+ assign sink0_payload = {sink0_channel,sink0_data,
+ sink0_startofpacket,sink0_endofpacket};
+ assign sink1_payload = {sink1_channel,sink1_data,
+ sink1_startofpacket,sink1_endofpacket};
+ assign sink2_payload = {sink2_channel,sink2_data,
+ sink2_startofpacket,sink2_endofpacket};
+ assign sink3_payload = {sink3_channel,sink3_data,
+ sink3_startofpacket,sink3_endofpacket};
+ assign sink4_payload = {sink4_channel,sink4_data,
+ sink4_startofpacket,sink4_endofpacket};
+ assign sink5_payload = {sink5_channel,sink5_data,
+ sink5_startofpacket,sink5_endofpacket};
+ assign sink6_payload = {sink6_channel,sink6_data,
+ sink6_startofpacket,sink6_endofpacket};
+ assign sink7_payload = {sink7_channel,sink7_data,
+ sink7_startofpacket,sink7_endofpacket};
+
+ assign {src_channel,src_data,src_startofpacket,src_endofpacket} = src_payload;
+
+endmodule
+
+
+
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_rsp_xbar_mux_002.sv b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_rsp_xbar_mux_002.sv
new file mode 100644
index 0000000000..623598f794
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_rsp_xbar_mux_002.sv
@@ -0,0 +1,428 @@
+// (C) 2001-2012 Altera Corporation. All rights reserved.
+// Your use of Altera Corporation's design tools, logic functions and other
+// software and tools, and its AMPP partner logic functions, and any output
+// files any of the foregoing (including device programming or simulation
+// files), and any associated documentation or information are expressly subject
+// to the terms and conditions of the Altera Program License Subscription
+// Agreement, Altera MegaCore Function License Agreement, or other applicable
+// license agreement, including, without limitation, that your use is for the
+// sole purpose of programming logic devices manufactured by Altera and sold by
+// Altera or its authorized distributors. Please refer to the applicable
+// agreement for further details.
+
+
+// $Id: //acds/rel/11.1sp2/ip/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer.sv.terp#1 $
+// $Revision: #1 $
+// $Date: 2011/11/10 $
+// $Author: max $
+
+// ------------------------------------------
+// Merlin Multiplexer
+// ------------------------------------------
+
+`timescale 1 ns / 1 ns
+
+
+// ------------------------------------------
+// Generation parameters:
+// output_name: ip_stratixiv_mac_10g_rsp_xbar_mux_002
+// NUM_INPUTS: 7
+// ARBITRATION_SHARES: 1 1 1 1 1 1 1
+// ARBITRATION_SCHEME "no-arb"
+// PIPELINE_ARB: 0
+// PKT_TRANS_LOCK: 54 (arbitration locking enabled)
+// ST_DATA_W: 69
+// ST_CHANNEL_W: 7
+// ------------------------------------------
+
+module ip_stratixiv_mac_10g_rsp_xbar_mux_002
+(
+ // ----------------------
+ // Sinks
+ // ----------------------
+ input sink0_valid,
+ input [69-1 : 0] sink0_data,
+ input [7-1: 0] sink0_channel,
+ input sink0_startofpacket,
+ input sink0_endofpacket,
+ output sink0_ready,
+
+ input sink1_valid,
+ input [69-1 : 0] sink1_data,
+ input [7-1: 0] sink1_channel,
+ input sink1_startofpacket,
+ input sink1_endofpacket,
+ output sink1_ready,
+
+ input sink2_valid,
+ input [69-1 : 0] sink2_data,
+ input [7-1: 0] sink2_channel,
+ input sink2_startofpacket,
+ input sink2_endofpacket,
+ output sink2_ready,
+
+ input sink3_valid,
+ input [69-1 : 0] sink3_data,
+ input [7-1: 0] sink3_channel,
+ input sink3_startofpacket,
+ input sink3_endofpacket,
+ output sink3_ready,
+
+ input sink4_valid,
+ input [69-1 : 0] sink4_data,
+ input [7-1: 0] sink4_channel,
+ input sink4_startofpacket,
+ input sink4_endofpacket,
+ output sink4_ready,
+
+ input sink5_valid,
+ input [69-1 : 0] sink5_data,
+ input [7-1: 0] sink5_channel,
+ input sink5_startofpacket,
+ input sink5_endofpacket,
+ output sink5_ready,
+
+ input sink6_valid,
+ input [69-1 : 0] sink6_data,
+ input [7-1: 0] sink6_channel,
+ input sink6_startofpacket,
+ input sink6_endofpacket,
+ output sink6_ready,
+
+
+ // ----------------------
+ // Source
+ // ----------------------
+ output src_valid,
+ output [69-1 : 0] src_data,
+ output [7-1 : 0] src_channel,
+ output src_startofpacket,
+ output src_endofpacket,
+ input src_ready,
+
+ // ----------------------
+ // Clock & Reset
+ // ----------------------
+ input clk,
+ input reset
+);
+ localparam PAYLOAD_W = 69 + 7 + 2;
+ localparam NUM_INPUTS = 7;
+ localparam SHARE_COUNTER_W = 1;
+ localparam PIPELINE_ARB = 0;
+ localparam ST_DATA_W = 69;
+ localparam ST_CHANNEL_W = 7;
+ localparam PKT_TRANS_LOCK = 54;
+
+ // ------------------------------------------
+ // Signals
+ // ------------------------------------------
+ wire [NUM_INPUTS - 1 : 0] request;
+ wire [NUM_INPUTS - 1 : 0] valid;
+ wire [NUM_INPUTS - 1 : 0] grant;
+ wire [NUM_INPUTS - 1 : 0] next_grant;
+ reg [NUM_INPUTS - 1 : 0] saved_grant;
+ reg [PAYLOAD_W - 1 : 0] src_payload;
+ wire last_cycle;
+ reg packet_in_progress;
+ reg update_grant;
+
+ wire [PAYLOAD_W - 1 : 0] sink0_payload;
+ wire [PAYLOAD_W - 1 : 0] sink1_payload;
+ wire [PAYLOAD_W - 1 : 0] sink2_payload;
+ wire [PAYLOAD_W - 1 : 0] sink3_payload;
+ wire [PAYLOAD_W - 1 : 0] sink4_payload;
+ wire [PAYLOAD_W - 1 : 0] sink5_payload;
+ wire [PAYLOAD_W - 1 : 0] sink6_payload;
+
+ assign valid[0] = sink0_valid;
+ assign valid[1] = sink1_valid;
+ assign valid[2] = sink2_valid;
+ assign valid[3] = sink3_valid;
+ assign valid[4] = sink4_valid;
+ assign valid[5] = sink5_valid;
+ assign valid[6] = sink6_valid;
+
+
+ // ------------------------------------------
+ // ------------------------------------------
+ // Grant Logic & Updates
+ // ------------------------------------------
+ // ------------------------------------------
+ reg [NUM_INPUTS - 1 : 0] lock;
+ always @* begin
+ lock[0] = sink0_data[54];
+ lock[1] = sink1_data[54];
+ lock[2] = sink2_data[54];
+ lock[3] = sink3_data[54];
+ lock[4] = sink4_data[54];
+ lock[5] = sink5_data[54];
+ lock[6] = sink6_data[54];
+ end
+
+ assign last_cycle = src_valid & src_ready & src_endofpacket & ~(|(lock & grant));
+
+ // ------------------------------------------
+ // We're working on a packet at any time valid is high, except
+ // when this is the endofpacket.
+ // ------------------------------------------
+ always @(posedge clk or posedge reset) begin
+ if (reset) begin
+ packet_in_progress <= 1'b0;
+ end
+ else begin
+ if (src_valid)
+ packet_in_progress <= 1'b1;
+ if (last_cycle)
+ packet_in_progress <= 1'b0;
+ end
+ end
+
+
+ // ------------------------------------------
+ // Shares
+ //
+ // Special case: all-equal shares _should_ be optimized into assigning a
+ // constant to next_grant_share.
+ // Special case: all-1's shares _should_ result in the share counter
+ // being optimized away.
+ // ------------------------------------------
+ // Input | arb shares | counter load value
+ // 0 | 1 | 0
+ // 1 | 1 | 0
+ // 2 | 1 | 0
+ // 3 | 1 | 0
+ // 4 | 1 | 0
+ // 5 | 1 | 0
+ // 6 | 1 | 0
+ wire [SHARE_COUNTER_W - 1 : 0] share_0 = 1'd0;
+ wire [SHARE_COUNTER_W - 1 : 0] share_1 = 1'd0;
+ wire [SHARE_COUNTER_W - 1 : 0] share_2 = 1'd0;
+ wire [SHARE_COUNTER_W - 1 : 0] share_3 = 1'd0;
+ wire [SHARE_COUNTER_W - 1 : 0] share_4 = 1'd0;
+ wire [SHARE_COUNTER_W - 1 : 0] share_5 = 1'd0;
+ wire [SHARE_COUNTER_W - 1 : 0] share_6 = 1'd0;
+
+ // ------------------------------------------
+ // Choose the share value corresponding to the grant.
+ // ------------------------------------------
+ reg [SHARE_COUNTER_W - 1 : 0] next_grant_share;
+ always @* begin
+ next_grant_share =
+ share_0 & { SHARE_COUNTER_W {next_grant[0]} } |
+ share_1 & { SHARE_COUNTER_W {next_grant[1]} } |
+ share_2 & { SHARE_COUNTER_W {next_grant[2]} } |
+ share_3 & { SHARE_COUNTER_W {next_grant[3]} } |
+ share_4 & { SHARE_COUNTER_W {next_grant[4]} } |
+ share_5 & { SHARE_COUNTER_W {next_grant[5]} } |
+ share_6 & { SHARE_COUNTER_W {next_grant[6]} };
+ end
+
+ // ------------------------------------------
+ // Flag to indicate first packet of an arb sequence.
+ // ------------------------------------------
+ wire grant_changed = ~packet_in_progress && !(saved_grant & valid);
+ reg first_packet_r;
+ wire first_packet = grant_changed | first_packet_r;
+ always @(posedge clk or posedge reset) begin
+ if (reset) begin
+ first_packet_r <= 1'b0;
+ end
+ else begin
+ if (update_grant)
+ first_packet_r <= 1'b1;
+ else if (last_cycle)
+ first_packet_r <= 1'b0;
+ else if (grant_changed)
+ first_packet_r <= 1'b1;
+ end
+ end
+
+ // ------------------------------------------
+ // Compute the next share-count value.
+ // ------------------------------------------
+ reg [SHARE_COUNTER_W - 1 : 0] p1_share_count;
+ reg [SHARE_COUNTER_W - 1 : 0] share_count;
+ reg share_count_zero_flag;
+
+ always @* begin
+ if (first_packet) begin
+ p1_share_count = next_grant_share;
+ end
+ else begin
+ // Update the counter, but don't decrement below 0.
+ p1_share_count = share_count_zero_flag ? '0 : share_count - 1'b1;
+ end
+ end
+
+ // ------------------------------------------
+ // Update the share counter and share-counter=zero flag.
+ // ------------------------------------------
+ always @(posedge clk or posedge reset) begin
+ if (reset) begin
+ share_count <= '0;
+ share_count_zero_flag <= 1'b1;
+ end
+ else begin
+ if (last_cycle) begin
+ share_count <= p1_share_count;
+ share_count_zero_flag <= (p1_share_count == '0);
+ end
+ end
+ end
+
+ // ------------------------------------------
+ // For each input, maintain a final_packet signal which goes active for the
+ // last packet of a full-share packet sequence. Example: if I have 4
+ // shares and I'm continuously requesting, final_packet is active in the
+ // 4th packet.
+ // ------------------------------------------
+ wire final_packet_0 = 1'b1;
+
+ wire final_packet_1 = 1'b1;
+
+ wire final_packet_2 = 1'b1;
+
+ wire final_packet_3 = 1'b1;
+
+ wire final_packet_4 = 1'b1;
+
+ wire final_packet_5 = 1'b1;
+
+ wire final_packet_6 = 1'b1;
+
+
+ // ------------------------------------------
+ // Concatenate all final_packet signals (wire or reg) into a handy vector.
+ // ------------------------------------------
+ wire [NUM_INPUTS - 1 : 0] final_packet = {
+ final_packet_6,
+ final_packet_5,
+ final_packet_4,
+ final_packet_3,
+ final_packet_2,
+ final_packet_1,
+ final_packet_0
+ };
+
+ // ------------------------------------------
+ // ------------------------------------------
+ wire p1_done = |(final_packet & grant);
+
+ // ------------------------------------------
+ // Flag for the first cycle of packets within an
+ // arb sequence
+ // ------------------------------------------
+ reg first_cycle;
+ always @(posedge clk, posedge reset) begin
+ if (reset)
+ first_cycle <= 0;
+ else
+ first_cycle <= last_cycle && ~p1_done;
+ end
+
+
+ always @* begin
+ update_grant = 0;
+
+ // ------------------------------------------
+ // No arbitration pipeline, update grant whenever
+ // the current arb winner has consumed all shares,
+ // or all requests are low
+ // ------------------------------------------
+ update_grant = (last_cycle && p1_done) || (first_cycle && !valid);
+ update_grant = last_cycle;
+ end
+
+ wire save_grant;
+ assign save_grant = 1;
+ assign grant = next_grant;
+
+ always @(posedge clk, posedge reset) begin
+ if (reset)
+ saved_grant <= '0;
+ else if (save_grant)
+ saved_grant <= next_grant;
+ end
+
+ // ------------------------------------------
+ // ------------------------------------------
+ // Arbitrator
+ // ------------------------------------------
+ // ------------------------------------------
+
+ // ------------------------------------------
+ // Create a request vector that stays high during
+ // the packet
+ // ------------------------------------------
+ assign request = valid;
+
+
+ altera_merlin_arbitrator
+ #(
+ .NUM_REQUESTERS(NUM_INPUTS),
+ .SCHEME ("no-arb"),
+ .PIPELINE (0)
+ ) arb (
+ .clk (clk),
+ .reset (reset),
+ .request (request),
+ .grant (next_grant),
+ .save_top_priority (src_valid),
+ .increment_top_priority (update_grant)
+ );
+
+ // ------------------------------------------
+ // ------------------------------------------
+ // Mux
+ //
+ // Implemented as a sum of products.
+ // ------------------------------------------
+ // ------------------------------------------
+
+ assign sink0_ready = src_ready && grant[0];
+ assign sink1_ready = src_ready && grant[1];
+ assign sink2_ready = src_ready && grant[2];
+ assign sink3_ready = src_ready && grant[3];
+ assign sink4_ready = src_ready && grant[4];
+ assign sink5_ready = src_ready && grant[5];
+ assign sink6_ready = src_ready && grant[6];
+
+ assign src_valid = |(grant & valid);
+
+ always @* begin
+ src_payload =
+ sink0_payload & {PAYLOAD_W {grant[0]} } |
+ sink1_payload & {PAYLOAD_W {grant[1]} } |
+ sink2_payload & {PAYLOAD_W {grant[2]} } |
+ sink3_payload & {PAYLOAD_W {grant[3]} } |
+ sink4_payload & {PAYLOAD_W {grant[4]} } |
+ sink5_payload & {PAYLOAD_W {grant[5]} } |
+ sink6_payload & {PAYLOAD_W {grant[6]} };
+ end
+
+ // ------------------------------------------
+ // Mux Payload Mapping
+ // ------------------------------------------
+
+ assign sink0_payload = {sink0_channel,sink0_data,
+ sink0_startofpacket,sink0_endofpacket};
+ assign sink1_payload = {sink1_channel,sink1_data,
+ sink1_startofpacket,sink1_endofpacket};
+ assign sink2_payload = {sink2_channel,sink2_data,
+ sink2_startofpacket,sink2_endofpacket};
+ assign sink3_payload = {sink3_channel,sink3_data,
+ sink3_startofpacket,sink3_endofpacket};
+ assign sink4_payload = {sink4_channel,sink4_data,
+ sink4_startofpacket,sink4_endofpacket};
+ assign sink5_payload = {sink5_channel,sink5_data,
+ sink5_startofpacket,sink5_endofpacket};
+ assign sink6_payload = {sink6_channel,sink6_data,
+ sink6_startofpacket,sink6_endofpacket};
+
+ assign {src_channel,src_data,src_startofpacket,src_endofpacket} = src_payload;
+
+endmodule
+
+
+
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_rx_st_error_adapter_stat.v b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_rx_st_error_adapter_stat.v
new file mode 100644
index 0000000000..89623e8629
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_rx_st_error_adapter_stat.v
@@ -0,0 +1,47 @@
+// --------------------------------------------------------------------------------
+//| Avalon Streaming Error Adapter
+// --------------------------------------------------------------------------------
+
+`timescale 1ns / 100ps
+module ip_stratixiv_mac_10g_rx_st_error_adapter_stat (
+
+ // Interface: clk
+ input clk,
+ // Interface: reset
+ input reset_n,
+ // Interface: in
+ input in_valid,
+ input [39: 0] in_data,
+ input [ 4: 0] in_error,
+ // Interface: out
+ output reg out_valid,
+ output reg [39: 0] out_data,
+ output reg [ 6: 0] out_error
+);
+
+
+
+ // ---------------------------------------------------------------------
+ //| Pass-through Mapping
+ // ---------------------------------------------------------------------
+ always @* begin
+ out_valid = in_valid;
+ out_data = in_data;
+
+ end
+
+ // ---------------------------------------------------------------------
+ //| Error Mapping
+ // ---------------------------------------------------------------------
+ always @* begin
+ out_error = 0;
+
+ out_error[0] = in_error[2]; // undersize
+ out_error[1] = in_error[3]; // oversize
+ out_error[2] = in_error[4]; // payload_length
+ out_error[3] = in_error[1]; // crc
+ out_error[6] = in_error[0]; // phy
+
+
+ end
+endmodule
\ No newline at end of file
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_rx_st_timing_adapter_frame_status_in.v b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_rx_st_timing_adapter_frame_status_in.v
new file mode 100644
index 0000000000..8647cfe86e
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_rx_st_timing_adapter_frame_status_in.v
@@ -0,0 +1,69 @@
+// --------------------------------------------------------------------------------
+//| Avalon Streaming Timing Adapter
+// --------------------------------------------------------------------------------
+
+`timescale 1ns / 100ps
+module ip_stratixiv_mac_10g_rx_st_timing_adapter_frame_status_in (
+
+ // Interface: clk
+ input clk,
+ // Interface: reset
+ input reset_n,
+ // Interface: in
+ input in_valid,
+ input [63: 0] in_data,
+ input in_error,
+ input in_startofpacket,
+ input in_endofpacket,
+ input [ 2: 0] in_empty,
+ // Interface: out
+ output reg out_valid,
+ output reg [63: 0] out_data,
+ output reg out_error,
+ output reg out_startofpacket,
+ output reg out_endofpacket,
+ output reg [ 2: 0] out_empty,
+ input out_ready
+);
+
+
+
+
+ // ---------------------------------------------------------------------
+ //| Signal Declarations
+ // ---------------------------------------------------------------------
+
+ reg [69: 0] in_payload;
+ reg [69: 0] out_payload;
+ reg [ 0: 0] ready;
+ reg in_ready;
+ // synthesis translate_off
+ always @(negedge in_ready) begin
+ $display("%m: The downstream component is backpressuring by deasserting ready, but the upstream component can't be backpressured.");
+ end
+ // synthesis translate_on
+
+
+ // ---------------------------------------------------------------------
+ //| Payload Mapping
+ // ---------------------------------------------------------------------
+ always @* begin
+ in_payload = {in_data,in_error,in_startofpacket,in_endofpacket,in_empty};
+ {out_data,out_error,out_startofpacket,out_endofpacket,out_empty} = out_payload;
+ end
+
+ // ---------------------------------------------------------------------
+ //| Ready & valid signals.
+ // ---------------------------------------------------------------------
+ always @* begin
+ ready[0] = out_ready;
+ out_valid = in_valid;
+ out_payload = in_payload;
+ in_ready = ready[0];
+ end
+
+
+
+
+endmodule
+
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_rx_st_timing_adapter_interface_conversion.v b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_rx_st_timing_adapter_interface_conversion.v
new file mode 100644
index 0000000000..340a9fd05e
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_rx_st_timing_adapter_interface_conversion.v
@@ -0,0 +1,70 @@
+// --------------------------------------------------------------------------------
+//| Avalon Streaming Timing Adapter
+// --------------------------------------------------------------------------------
+
+`timescale 1ns / 100ps
+module ip_stratixiv_mac_10g_rx_st_timing_adapter_interface_conversion (
+
+ // Interface: clk
+ input clk,
+ // Interface: reset
+ input reset_n,
+ // Interface: in
+ input [71: 0] in_data,
+ // Interface: out
+ output reg [71: 0] out_data,
+ input out_ready,
+ output reg out_valid
+);
+
+
+
+
+ // ---------------------------------------------------------------------
+ //| Signal Declarations
+ // ---------------------------------------------------------------------
+
+ reg [71: 0] in_payload;
+ reg [71: 0] out_payload;
+ reg [ 0: 0] ready;
+ reg in_ready;
+ // synthesis translate_off
+ always @(negedge in_ready) begin
+ $display("%m: The downstream component is backpressuring by deasserting ready, but the upstream component can't be backpressured.");
+ end
+ // synthesis translate_on
+ reg in_valid;
+ reg [ 0: 0] valid_vector;
+
+
+ // ---------------------------------------------------------------------
+ //| Payload Mapping
+ // ---------------------------------------------------------------------
+ always @* begin
+ in_payload = {in_data};
+ {out_data} = out_payload;
+ end
+
+ // ---------------------------------------------------------------------
+ //| Ready & valid signals.
+ // ---------------------------------------------------------------------
+ always @* begin
+ ready[0] = out_ready;
+ out_valid = in_valid;
+ out_payload = in_payload;
+ in_ready = ready[0];
+ end
+
+
+
+ // ---------------------------------------------------------------------
+ //| Input Valid Generation
+ // ---------------------------------------------------------------------
+ always @* begin
+ valid_vector[0] = in_ready;
+ in_valid = valid_vector[0];
+ end
+
+
+endmodule
+
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_rx_st_timing_adapter_lane_decoder.v b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_rx_st_timing_adapter_lane_decoder.v
new file mode 100644
index 0000000000..49c473da29
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_rx_st_timing_adapter_lane_decoder.v
@@ -0,0 +1,61 @@
+// --------------------------------------------------------------------------------
+//| Avalon Streaming Timing Adapter
+// --------------------------------------------------------------------------------
+
+`timescale 1ns / 100ps
+module ip_stratixiv_mac_10g_rx_st_timing_adapter_lane_decoder (
+
+ // Interface: clk
+ input clk,
+ // Interface: reset
+ input reset_n,
+ // Interface: in
+ output reg in_ready,
+ input in_valid,
+ input [71: 0] in_data,
+ // Interface: out
+ output reg [71: 0] out_data
+);
+
+
+
+
+ // ---------------------------------------------------------------------
+ //| Signal Declarations
+ // ---------------------------------------------------------------------
+
+ reg [71: 0] in_payload;
+ reg [71: 0] out_payload;
+ reg [ 0: 0] ready;
+ reg out_ready = 1;
+ reg out_valid;
+ // synthesis translate_off
+ always @(negedge out_valid) begin
+ $display("%m: The downstream component expects valid data, but the upstream component cannot provide it.");
+ end
+ // synthesis translate_on
+
+
+ // ---------------------------------------------------------------------
+ //| Payload Mapping
+ // ---------------------------------------------------------------------
+ always @* begin
+ in_payload = {in_data};
+ {out_data} = out_payload;
+ end
+
+ // ---------------------------------------------------------------------
+ //| Ready & valid signals.
+ // ---------------------------------------------------------------------
+ always @* begin
+ ready[0] = out_ready;
+ out_valid = in_valid;
+ out_payload = in_payload;
+ in_ready = ready[0];
+ end
+
+
+
+
+endmodule
+
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_rx_timing_adapter_frame_status_out_frame_decoder.v b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_rx_timing_adapter_frame_status_out_frame_decoder.v
new file mode 100644
index 0000000000..861da7ae39
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_rx_timing_adapter_frame_status_out_frame_decoder.v
@@ -0,0 +1,64 @@
+// --------------------------------------------------------------------------------
+//| Avalon Streaming Timing Adapter
+// --------------------------------------------------------------------------------
+
+`timescale 1ns / 100ps
+module ip_stratixiv_mac_10g_rx_timing_adapter_frame_status_out_frame_decoder (
+
+ // Interface: clk
+ input clk,
+ // Interface: reset
+ input reset_n,
+ // Interface: in
+ output reg in_ready,
+ input in_valid,
+ input [63: 0] in_data,
+ input in_error,
+ input in_startofpacket,
+ input in_endofpacket,
+ input [ 2: 0] in_empty,
+ // Interface: out
+ output reg out_valid,
+ output reg [63: 0] out_data,
+ output reg out_error,
+ output reg out_startofpacket,
+ output reg out_endofpacket,
+ output reg [ 2: 0] out_empty
+);
+
+
+
+
+ // ---------------------------------------------------------------------
+ //| Signal Declarations
+ // ---------------------------------------------------------------------
+
+ reg [69: 0] in_payload;
+ reg [69: 0] out_payload;
+ reg [ 0: 0] ready;
+ reg out_ready = 1;
+
+
+ // ---------------------------------------------------------------------
+ //| Payload Mapping
+ // ---------------------------------------------------------------------
+ always @* begin
+ in_payload = {in_data,in_error,in_startofpacket,in_endofpacket,in_empty};
+ {out_data,out_error,out_startofpacket,out_endofpacket,out_empty} = out_payload;
+ end
+
+ // ---------------------------------------------------------------------
+ //| Ready & valid signals.
+ // ---------------------------------------------------------------------
+ always @* begin
+ ready[0] = out_ready;
+ out_valid = in_valid;
+ out_payload = in_payload;
+ in_ready = ready[0];
+ end
+
+
+
+
+endmodule
+
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_rxtx_timing_adapter_pauselen_rx.v b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_rxtx_timing_adapter_pauselen_rx.v
new file mode 100644
index 0000000000..5520cf9511
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_rxtx_timing_adapter_pauselen_rx.v
@@ -0,0 +1,61 @@
+// --------------------------------------------------------------------------------
+//| Avalon Streaming Timing Adapter
+// --------------------------------------------------------------------------------
+
+`timescale 1ns / 100ps
+module ip_stratixiv_mac_10g_rxtx_timing_adapter_pauselen_rx (
+
+ // Interface: clk
+ input clk,
+ // Interface: reset
+ input reset_n,
+ // Interface: in
+ input in_valid,
+ input [15: 0] in_data,
+ // Interface: out
+ output reg out_valid,
+ output reg [15: 0] out_data,
+ input out_ready
+);
+
+
+
+
+ // ---------------------------------------------------------------------
+ //| Signal Declarations
+ // ---------------------------------------------------------------------
+
+ reg [15: 0] in_payload;
+ reg [15: 0] out_payload;
+ reg [ 0: 0] ready;
+ reg in_ready;
+ // synthesis translate_off
+ always @(negedge in_ready) begin
+ $display("%m: The downstream component is backpressuring by deasserting ready, but the upstream component can't be backpressured.");
+ end
+ // synthesis translate_on
+
+
+ // ---------------------------------------------------------------------
+ //| Payload Mapping
+ // ---------------------------------------------------------------------
+ always @* begin
+ in_payload = {in_data};
+ {out_data} = out_payload;
+ end
+
+ // ---------------------------------------------------------------------
+ //| Ready & valid signals.
+ // ---------------------------------------------------------------------
+ always @* begin
+ ready[0] = out_ready;
+ out_valid = in_valid;
+ out_payload = in_payload;
+ in_ready = ready[0];
+ end
+
+
+
+
+endmodule
+
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_rxtx_timing_adapter_pauselen_tx.v b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_rxtx_timing_adapter_pauselen_tx.v
new file mode 100644
index 0000000000..ab9a0efccb
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_rxtx_timing_adapter_pauselen_tx.v
@@ -0,0 +1,56 @@
+// --------------------------------------------------------------------------------
+//| Avalon Streaming Timing Adapter
+// --------------------------------------------------------------------------------
+
+`timescale 1ns / 100ps
+module ip_stratixiv_mac_10g_rxtx_timing_adapter_pauselen_tx (
+
+ // Interface: clk
+ input clk,
+ // Interface: reset
+ input reset_n,
+ // Interface: in
+ output reg in_ready,
+ input in_valid,
+ input [15: 0] in_data,
+ // Interface: out
+ output reg out_valid,
+ output reg [15: 0] out_data
+);
+
+
+
+
+ // ---------------------------------------------------------------------
+ //| Signal Declarations
+ // ---------------------------------------------------------------------
+
+ reg [15: 0] in_payload;
+ reg [15: 0] out_payload;
+ reg [ 0: 0] ready;
+ reg out_ready = 1;
+
+
+ // ---------------------------------------------------------------------
+ //| Payload Mapping
+ // ---------------------------------------------------------------------
+ always @* begin
+ in_payload = {in_data};
+ {out_data} = out_payload;
+ end
+
+ // ---------------------------------------------------------------------
+ //| Ready & valid signals.
+ // ---------------------------------------------------------------------
+ always @* begin
+ ready[0] = out_ready;
+ out_valid = in_valid;
+ out_payload = in_payload;
+ in_ready = ready[0];
+ end
+
+
+
+
+endmodule
+
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_tx_st_error_adapter_stat.v b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_tx_st_error_adapter_stat.v
new file mode 100644
index 0000000000..bfae38bf16
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_tx_st_error_adapter_stat.v
@@ -0,0 +1,48 @@
+// --------------------------------------------------------------------------------
+//| Avalon Streaming Error Adapter
+// --------------------------------------------------------------------------------
+
+`timescale 1ns / 100ps
+module ip_stratixiv_mac_10g_tx_st_error_adapter_stat (
+
+ // Interface: clk
+ input clk,
+ // Interface: reset
+ input reset_n,
+ // Interface: in
+ input in_valid,
+ input [39: 0] in_data,
+ input [ 5: 0] in_error,
+ // Interface: out
+ output reg out_valid,
+ output reg [39: 0] out_data,
+ output reg [ 6: 0] out_error
+);
+
+
+
+ // ---------------------------------------------------------------------
+ //| Pass-through Mapping
+ // ---------------------------------------------------------------------
+ always @* begin
+ out_valid = in_valid;
+ out_data = in_data;
+
+ end
+
+ // ---------------------------------------------------------------------
+ //| Error Mapping
+ // ---------------------------------------------------------------------
+ always @* begin
+ out_error = 0;
+
+ out_error[0] = in_error[3]; // undersize
+ out_error[1] = in_error[4]; // oversize
+ out_error[2] = in_error[5]; // payload_length
+ out_error[3] = in_error[2]; // crc
+ out_error[4] = in_error[1]; // underflow
+ out_error[5] = in_error[0]; // user
+
+
+ end
+endmodule
\ No newline at end of file
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_tx_st_mux_flow_control_user_frame.v b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_tx_st_mux_flow_control_user_frame.v
new file mode 100644
index 0000000000..7a54f0dba7
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_tx_st_mux_flow_control_user_frame.v
@@ -0,0 +1,216 @@
+// --------------------------------------------------------------------------------
+//| Multiplexer
+// --------------------------------------------------------------------------------
+
+`timescale 1ns / 100ps
+module ip_stratixiv_mac_10g_tx_st_mux_flow_control_user_frame (
+
+ // Interface: clk
+ input clk,
+ // Interface: reset
+ input reset_n,
+ // Interface: in0
+ input in0_valid,
+ output reg in0_ready,
+ input [63: 0] in0_data,
+ input [ 1: 0] in0_error,
+ input in0_startofpacket,
+ input in0_endofpacket,
+ input [ 2: 0] in0_empty,
+ // Interface: in1
+ input in1_valid,
+ output reg in1_ready,
+ input [63: 0] in1_data,
+ input [ 1: 0] in1_error,
+ input in1_startofpacket,
+ input in1_endofpacket,
+ input [ 2: 0] in1_empty,
+ // Interface: out
+ output reg out_channel,
+ output reg out_valid,
+ input out_ready,
+ output reg [63: 0] out_data,
+ output reg [ 1: 0] out_error,
+ output reg out_startofpacket,
+ output reg out_endofpacket,
+ output reg [ 2: 0] out_empty
+);
+
+ // ---------------------------------------------------------------------
+ //| Signal Declarations
+ // ---------------------------------------------------------------------
+ reg [70: 0] in0_payload;
+ reg [70: 0] in1_payload;
+
+ reg decision = 0;
+ reg select = 0;
+ reg selected_endofpacket = 0;
+ reg selected_valid;
+ wire out_valid_wire;
+ wire selected_ready;
+ reg [70: 0] selected_payload;
+ reg packet_in_progress;
+
+ wire out_select;
+ wire [70: 0] out_payload;
+
+ // ---------------------------------------------------------------------
+ //| Input Mapping
+ // ---------------------------------------------------------------------
+ always @* begin
+ in0_payload = {in0_data,in0_empty,in0_endofpacket,in0_error,in0_startofpacket};
+ in1_payload = {in1_data,in1_empty,in1_endofpacket,in1_error,in1_startofpacket};
+ end
+
+ // ---------------------------------------------------------------------
+ //| Scheduling Algorithm
+ // ---------------------------------------------------------------------
+ always @* begin
+
+ decision = 0;
+ case(select)
+ 0 : begin
+ if (in0_valid) decision = 0;
+ if (in1_valid) decision = 1;
+ end
+ 1 : begin
+ if (in1_valid) decision = 1;
+ if (in0_valid) decision = 0;
+ end
+ default : begin // Same as '0', should never get used.
+ if (in0_valid) decision = 0;
+ if (in1_valid) decision = 1;
+ end
+ endcase
+ end
+
+ // ---------------------------------------------------------------------
+ //| Capture Decision
+ // ---------------------------------------------------------------------
+ always @ (negedge reset_n, posedge clk) begin
+ if (!reset_n) begin
+ select <= 0;
+ packet_in_progress <= 0;
+ end else begin
+ if (!selected_valid && !packet_in_progress) begin
+ select <= decision;
+ end else begin
+ packet_in_progress <= 1;
+ end
+ if (selected_endofpacket && selected_valid && selected_ready) begin
+ select <= decision;
+ packet_in_progress <= 0;
+ end
+ end
+ end
+
+ // ---------------------------------------------------------------------
+ //| Mux
+ // ---------------------------------------------------------------------
+ always @* begin
+ case(select)
+ 0 : begin
+ selected_payload = in0_payload;
+ selected_valid = in0_valid;
+ selected_endofpacket = in0_endofpacket;
+ end
+ 1 : begin
+ selected_payload = in1_payload;
+ selected_valid = in1_valid;
+ selected_endofpacket = in1_endofpacket;
+ end
+ default : begin
+ selected_payload = in0_payload;
+ selected_valid = in0_valid;
+ selected_endofpacket = in0_endofpacket;
+ end
+ endcase
+
+ end
+
+ // ---------------------------------------------------------------------
+ //| Back Pressure
+ // ---------------------------------------------------------------------
+ always @* begin
+ in0_ready <= ~in0_valid ;
+ in1_ready <= ~in1_valid ;
+ case(select)
+ 0 : in0_ready <= selected_ready;
+ 1 : in1_ready <= selected_ready;
+ default : in0_ready <= selected_ready;
+ endcase
+ end
+
+ // ---------------------------------------------------------------------
+ //| output Pipeline
+ // ---------------------------------------------------------------------
+ ip_stratixiv_mac_10g_tx_st_mux_flow_control_user_frame_1stage_pipeline #( .PAYLOAD_WIDTH( 71 + 1 ) ) outpipe
+ ( .clk (clk ),
+ .reset_n (reset_n ),
+ .in_ready ( selected_ready ),
+ .in_valid ( selected_valid ),
+ .in_payload ({select,selected_payload}),
+ .out_ready(out_ready ),
+ .out_valid(out_valid_wire),
+ .out_payload({out_select,out_payload}) );
+
+ // ---------------------------------------------------------------------
+ //| Output Mapping
+ // ---------------------------------------------------------------------
+ always @* begin
+ out_valid = out_valid_wire;
+ out_channel = out_select;
+ {out_data,out_empty,out_endofpacket,out_error,out_startofpacket} = out_payload;
+ end
+
+
+endmodule
+
+// --------------------------------------------------------------------------------
+// | single buffered pipeline stage
+// --------------------------------------------------------------------------------
+module ip_stratixiv_mac_10g_tx_st_mux_flow_control_user_frame_1stage_pipeline
+#( parameter PAYLOAD_WIDTH = 8 )
+ ( input clk,
+ input reset_n,
+ output reg in_ready,
+ input in_valid,
+ input [PAYLOAD_WIDTH-1:0] in_payload,
+ input out_ready,
+ output reg out_valid,
+ output reg [PAYLOAD_WIDTH-1:0] out_payload
+ );
+
+ reg in_ready1;
+
+ always @* begin
+
+ in_ready = out_ready || ~out_valid;
+
+// in_ready = in_ready1;
+// if (!out_ready)
+// in_ready = 0;
+ end
+
+ always @ (negedge reset_n, posedge clk) begin
+ if (!reset_n) begin
+ in_ready1 <= 0;
+ out_valid <= 0;
+ out_payload <= 0;
+ end else begin
+ in_ready1 <= out_ready || !out_valid;
+
+ if (in_valid) begin
+ out_valid <= 1;
+ end else if (out_ready) begin
+ out_valid <= 0;
+ end
+
+ if(in_valid && in_ready) begin
+ out_payload <= in_payload;
+ end
+ end
+ end
+
+endmodule
+
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_tx_st_pause_ctrl_error_adapter.v b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_tx_st_pause_ctrl_error_adapter.v
new file mode 100644
index 0000000000..e59ebefc8c
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_tx_st_pause_ctrl_error_adapter.v
@@ -0,0 +1,53 @@
+// --------------------------------------------------------------------------------
+//| Avalon Streaming Error Adapter
+// --------------------------------------------------------------------------------
+
+`timescale 1ns / 100ps
+module ip_stratixiv_mac_10g_tx_st_pause_ctrl_error_adapter (
+
+ // Interface: clk
+ input clk,
+ // Interface: reset
+ input reset_n,
+ // Interface: in
+ output reg in_ready,
+ input in_valid,
+ input [63: 0] in_data,
+ input [ 0: 0] in_error,
+ input in_startofpacket,
+ input in_endofpacket,
+ input [ 2: 0] in_empty,
+ // Interface: out
+ input out_ready,
+ output reg out_valid,
+ output reg [63: 0] out_data,
+ output reg [ 1: 0] out_error,
+ output reg out_startofpacket,
+ output reg out_endofpacket,
+ output reg [ 2: 0] out_empty
+);
+
+
+
+ // ---------------------------------------------------------------------
+ //| Pass-through Mapping
+ // ---------------------------------------------------------------------
+ always @* begin
+ in_ready = out_ready;
+ out_valid = in_valid;
+ out_data = in_data;
+ out_startofpacket = in_startofpacket;
+ out_endofpacket = in_endofpacket;
+ out_empty = in_empty;
+
+ end
+
+ // ---------------------------------------------------------------------
+ //| Error Mapping
+ // ---------------------------------------------------------------------
+ always @* begin
+ out_error = 0;
+
+ out_error = in_error;
+ end
+endmodule
\ No newline at end of file
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_tx_st_timing_adapter_frame_decoder.v b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_tx_st_timing_adapter_frame_decoder.v
new file mode 100644
index 0000000000..8679c00c1f
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_tx_st_timing_adapter_frame_decoder.v
@@ -0,0 +1,64 @@
+// --------------------------------------------------------------------------------
+//| Avalon Streaming Timing Adapter
+// --------------------------------------------------------------------------------
+
+`timescale 1ns / 100ps
+module ip_stratixiv_mac_10g_tx_st_timing_adapter_frame_decoder (
+
+ // Interface: clk
+ input clk,
+ // Interface: reset
+ input reset_n,
+ // Interface: in
+ output reg in_ready,
+ input in_valid,
+ input [63: 0] in_data,
+ input [ 2: 0] in_error,
+ input in_startofpacket,
+ input in_endofpacket,
+ input [ 2: 0] in_empty,
+ // Interface: out
+ output reg out_valid,
+ output reg [63: 0] out_data,
+ output reg [ 2: 0] out_error,
+ output reg out_startofpacket,
+ output reg out_endofpacket,
+ output reg [ 2: 0] out_empty
+);
+
+
+
+
+ // ---------------------------------------------------------------------
+ //| Signal Declarations
+ // ---------------------------------------------------------------------
+
+ reg [71: 0] in_payload;
+ reg [71: 0] out_payload;
+ reg [ 0: 0] ready;
+ reg out_ready = 1;
+
+
+ // ---------------------------------------------------------------------
+ //| Payload Mapping
+ // ---------------------------------------------------------------------
+ always @* begin
+ in_payload = {in_data,in_error,in_startofpacket,in_endofpacket,in_empty};
+ {out_data,out_error,out_startofpacket,out_endofpacket,out_empty} = out_payload;
+ end
+
+ // ---------------------------------------------------------------------
+ //| Ready & valid signals.
+ // ---------------------------------------------------------------------
+ always @* begin
+ ready[0] = out_ready;
+ out_valid = in_valid;
+ out_payload = in_payload;
+ in_ready = ready[0];
+ end
+
+
+
+
+endmodule
+
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_tx_st_timing_adapter_splitter_status_in.v b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_tx_st_timing_adapter_splitter_status_in.v
new file mode 100644
index 0000000000..7445e9ed76
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_tx_st_timing_adapter_splitter_status_in.v
@@ -0,0 +1,63 @@
+// --------------------------------------------------------------------------------
+//| Avalon Streaming Timing Adapter
+// --------------------------------------------------------------------------------
+
+`timescale 1ns / 100ps
+module ip_stratixiv_mac_10g_tx_st_timing_adapter_splitter_status_in (
+
+ // Interface: clk
+ input clk,
+ // Interface: reset
+ input reset_n,
+ // Interface: in
+ input in_valid,
+ input [39: 0] in_data,
+ input [ 6: 0] in_error,
+ // Interface: out
+ output reg out_valid,
+ output reg [39: 0] out_data,
+ output reg [ 6: 0] out_error,
+ input out_ready
+);
+
+
+
+
+ // ---------------------------------------------------------------------
+ //| Signal Declarations
+ // ---------------------------------------------------------------------
+
+ reg [46: 0] in_payload;
+ reg [46: 0] out_payload;
+ reg [ 0: 0] ready;
+ reg in_ready;
+ // synthesis translate_off
+ always @(negedge in_ready) begin
+ $display("%m: The downstream component is backpressuring by deasserting ready, but the upstream component can't be backpressured.");
+ end
+ // synthesis translate_on
+
+
+ // ---------------------------------------------------------------------
+ //| Payload Mapping
+ // ---------------------------------------------------------------------
+ always @* begin
+ in_payload = {in_data,in_error};
+ {out_data,out_error} = out_payload;
+ end
+
+ // ---------------------------------------------------------------------
+ //| Ready & valid signals.
+ // ---------------------------------------------------------------------
+ always @* begin
+ ready[0] = out_ready;
+ out_valid = in_valid;
+ out_payload = in_payload;
+ in_ready = ready[0];
+ end
+
+
+
+
+endmodule
+
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_tx_st_timing_adapter_splitter_status_output.v b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_tx_st_timing_adapter_splitter_status_output.v
new file mode 100644
index 0000000000..8a1726654b
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_tx_st_timing_adapter_splitter_status_output.v
@@ -0,0 +1,58 @@
+// --------------------------------------------------------------------------------
+//| Avalon Streaming Timing Adapter
+// --------------------------------------------------------------------------------
+
+`timescale 1ns / 100ps
+module ip_stratixiv_mac_10g_tx_st_timing_adapter_splitter_status_output (
+
+ // Interface: clk
+ input clk,
+ // Interface: reset
+ input reset_n,
+ // Interface: in
+ output reg in_ready,
+ input in_valid,
+ input [39: 0] in_data,
+ input [ 6: 0] in_error,
+ // Interface: out
+ output reg out_valid,
+ output reg [39: 0] out_data,
+ output reg [ 6: 0] out_error
+);
+
+
+
+
+ // ---------------------------------------------------------------------
+ //| Signal Declarations
+ // ---------------------------------------------------------------------
+
+ reg [46: 0] in_payload;
+ reg [46: 0] out_payload;
+ reg [ 0: 0] ready;
+ reg out_ready = 1;
+
+
+ // ---------------------------------------------------------------------
+ //| Payload Mapping
+ // ---------------------------------------------------------------------
+ always @* begin
+ in_payload = {in_data,in_error};
+ {out_data,out_error} = out_payload;
+ end
+
+ // ---------------------------------------------------------------------
+ //| Ready & valid signals.
+ // ---------------------------------------------------------------------
+ always @* begin
+ ready[0] = out_ready;
+ out_valid = in_valid;
+ out_payload = in_payload;
+ in_ready = ready[0];
+ end
+
+
+
+
+endmodule
+
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_txrx_timing_adapter_link_fault_status_export.v b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_txrx_timing_adapter_link_fault_status_export.v
new file mode 100644
index 0000000000..582ed5f024
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_txrx_timing_adapter_link_fault_status_export.v
@@ -0,0 +1,61 @@
+// --------------------------------------------------------------------------------
+//| Avalon Streaming Timing Adapter
+// --------------------------------------------------------------------------------
+
+`timescale 1ns / 100ps
+module ip_stratixiv_mac_10g_txrx_timing_adapter_link_fault_status_export (
+
+ // Interface: clk
+ input clk,
+ // Interface: reset
+ input reset_n,
+ // Interface: in
+ output reg in_ready,
+ input in_valid,
+ input [ 1: 0] in_data,
+ // Interface: out
+ output reg [ 1: 0] out_data
+);
+
+
+
+
+ // ---------------------------------------------------------------------
+ //| Signal Declarations
+ // ---------------------------------------------------------------------
+
+ reg [ 1: 0] in_payload;
+ reg [ 1: 0] out_payload;
+ reg [ 0: 0] ready;
+ reg out_ready = 1;
+ reg out_valid;
+ // synthesis translate_off
+ always @(negedge out_valid) begin
+ $display("%m: The downstream component expects valid data, but the upstream component cannot provide it.");
+ end
+ // synthesis translate_on
+
+
+ // ---------------------------------------------------------------------
+ //| Payload Mapping
+ // ---------------------------------------------------------------------
+ always @* begin
+ in_payload = {in_data};
+ {out_data} = out_payload;
+ end
+
+ // ---------------------------------------------------------------------
+ //| Ready & valid signals.
+ // ---------------------------------------------------------------------
+ always @* begin
+ ready[0] = out_ready;
+ out_valid = in_valid;
+ out_payload = in_payload;
+ in_ready = ready[0];
+ end
+
+
+
+
+endmodule
+
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_txrx_timing_adapter_link_fault_status_rx.v b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_txrx_timing_adapter_link_fault_status_rx.v
new file mode 100644
index 0000000000..f1a3c3915c
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g/ip_stratixiv_mac_10g_txrx_timing_adapter_link_fault_status_rx.v
@@ -0,0 +1,70 @@
+// --------------------------------------------------------------------------------
+//| Avalon Streaming Timing Adapter
+// --------------------------------------------------------------------------------
+
+`timescale 1ns / 100ps
+module ip_stratixiv_mac_10g_txrx_timing_adapter_link_fault_status_rx (
+
+ // Interface: clk
+ input clk,
+ // Interface: reset
+ input reset_n,
+ // Interface: in
+ input [ 1: 0] in_data,
+ // Interface: out
+ output reg [ 1: 0] out_data,
+ input out_ready,
+ output reg out_valid
+);
+
+
+
+
+ // ---------------------------------------------------------------------
+ //| Signal Declarations
+ // ---------------------------------------------------------------------
+
+ reg [ 1: 0] in_payload;
+ reg [ 1: 0] out_payload;
+ reg [ 0: 0] ready;
+ reg in_ready;
+ // synthesis translate_off
+ always @(negedge in_ready) begin
+ $display("%m: The downstream component is backpressuring by deasserting ready, but the upstream component can't be backpressured.");
+ end
+ // synthesis translate_on
+ reg in_valid;
+ reg [ 0: 0] valid_vector;
+
+
+ // ---------------------------------------------------------------------
+ //| Payload Mapping
+ // ---------------------------------------------------------------------
+ always @* begin
+ in_payload = {in_data};
+ {out_data} = out_payload;
+ end
+
+ // ---------------------------------------------------------------------
+ //| Ready & valid signals.
+ // ---------------------------------------------------------------------
+ always @* begin
+ ready[0] = out_ready;
+ out_valid = in_valid;
+ out_payload = in_payload;
+ in_ready = ready[0];
+ end
+
+
+
+ // ---------------------------------------------------------------------
+ //| Input Valid Generation
+ // ---------------------------------------------------------------------
+ always @* begin
+ valid_vector[0] = in_ready;
+ in_valid = valid_vector[0];
+ end
+
+
+endmodule
+
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_avalon_dc_fifo/altera_avalon_dc_fifo_0001.vho b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_avalon_dc_fifo/altera_avalon_dc_fifo_0001.vho
new file mode 100644
index 0000000000..15f1731782
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_avalon_dc_fifo/altera_avalon_dc_fifo_0001.vho
@@ -0,0 +1,416 @@
+--IP Functional Simulation Model
+--VERSION_BEGIN 11.1SP2 cbx_mgl 2012:01:25:21:26:09:SJ cbx_simgen 2012:01:25:21:25:27:SJ VERSION_END
+
+
+-- Copyright (C) 1991-2011 Altera Corporation
+-- Your use of Altera Corporation's design tools, logic functions
+-- and other software and tools, and its AMPP partner logic
+-- functions, and any output files from any of the foregoing
+-- (including device programming or simulation files), and any
+-- associated documentation or information are expressly subject
+-- to the terms and conditions of the Altera Program License
+-- Subscription Agreement, Altera MegaCore Function License
+-- Agreement, or other applicable license agreement, including,
+-- without limitation, that your use is for the sole purpose of
+-- programming logic devices manufactured by Altera and sold by
+-- Altera or its authorized distributors. Please refer to the
+-- applicable agreement for further details.
+
+-- You may only use these simulation model output files for simulation
+-- purposes and expressly not for synthesis or any other purposes (in which
+-- event Altera disclaims all warranties of any kind).
+
+
+--synopsys translate_off
+
+ LIBRARY altera_mf;
+ USE altera_mf.altera_mf_components.all;
+
+ LIBRARY sgate;
+ USE sgate.sgate_pack.all;
+
+--synthesis_resources = altera_std_synchronizer 10 altsyncram 1 lut 25 mux21 10 oper_add 2
+ LIBRARY ieee;
+ USE ieee.std_logic_1164.all;
+
+ ENTITY altera_avalon_dc_fifo_0001 IS
+ PORT
+ (
+ in_clk : IN STD_LOGIC;
+ in_data : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
+ in_ready : OUT STD_LOGIC;
+ in_reset_n : IN STD_LOGIC;
+ in_valid : IN STD_LOGIC;
+ out_clk : IN STD_LOGIC;
+ out_data : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
+ out_ready : IN STD_LOGIC;
+ out_reset_n : IN STD_LOGIC;
+ out_valid : OUT STD_LOGIC
+ );
+ END altera_avalon_dc_fifo_0001;
+
+ ARCHITECTURE RTL OF altera_avalon_dc_fifo_0001 IS
+
+ ATTRIBUTE synthesis_clearbox : natural;
+ ATTRIBUTE synthesis_clearbox OF RTL : ARCHITECTURE IS 1;
+ SIGNAL wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_altera_dcfifo_synchronizer_bundle_read_crosser_altera_std_synchronizer_sync_0_u_444_dout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_altera_dcfifo_synchronizer_bundle_read_crosser_altera_std_synchronizer_sync_1_u_443_dout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_altera_dcfifo_synchronizer_bundle_read_crosser_altera_std_synchronizer_sync_2_u_442_dout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_altera_dcfifo_synchronizer_bundle_read_crosser_altera_std_synchronizer_sync_3_u_441_dout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_altera_dcfifo_synchronizer_bundle_read_crosser_altera_std_synchronizer_sync_4_u_440_dout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_altera_dcfifo_synchronizer_bundle_write_crosser_altera_std_synchronizer_sync_0_u_466_dout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_altera_dcfifo_synchronizer_bundle_write_crosser_altera_std_synchronizer_sync_1_u_465_dout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_altera_dcfifo_synchronizer_bundle_write_crosser_altera_std_synchronizer_sync_2_u_464_dout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_altera_dcfifo_synchronizer_bundle_write_crosser_altera_std_synchronizer_sync_3_u_463_dout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_altera_dcfifo_synchronizer_bundle_write_crosser_altera_std_synchronizer_sync_4_u_462_dout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_altsyncram_mem_409_address_a : STD_LOGIC_VECTOR (3 DOWNTO 0);
+ SIGNAL wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_altsyncram_mem_409_address_b : STD_LOGIC_VECTOR (3 DOWNTO 0);
+ SIGNAL wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_altsyncram_mem_409_data_a : STD_LOGIC_VECTOR (1 DOWNTO 0);
+ SIGNAL wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_altsyncram_mem_409_q_b : STD_LOGIC_VECTOR (1 DOWNTO 0);
+ SIGNAL altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_out_payload_0_61q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_out_payload_1_116q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_out_valid_115q : STD_LOGIC := '0';
+ SIGNAL wire_ni_w83w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_out_rd_ptr_0_60q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_out_rd_ptr_1_44q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_out_rd_ptr_2_43q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_out_rd_ptr_3_42q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_out_rd_ptr_4_41q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_out_rd_ptr_gray_0_114q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_out_rd_ptr_gray_1_94q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_out_rd_ptr_gray_2_93q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_out_rd_ptr_gray_3_92q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_out_rd_ptr_gray_4_91q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_empty_65q : STD_LOGIC := '0';
+ SIGNAL wire_nlO_w28w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_full_70q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_in_wr_ptr_0_40q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_in_wr_ptr_1_39q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_in_wr_ptr_2_38q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_in_wr_ptr_3_37q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_in_wr_ptr_4_36q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_in_wr_ptr_gray_0_90q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_in_wr_ptr_gray_1_74q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_in_wr_ptr_gray_2_73q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_in_wr_ptr_gray_3_72q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_in_wr_ptr_gray_4_71q : STD_LOGIC := '0';
+ SIGNAL wire_nO_w1w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_mem_rd_ptr_0_58m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_mem_rd_ptr_1_57m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_mem_rd_ptr_2_56m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_mem_rd_ptr_3_55m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_next_in_wr_ptr_0_51m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_next_in_wr_ptr_1_50m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_next_in_wr_ptr_2_49m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_next_in_wr_ptr_3_48m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_next_in_wr_ptr_4_47m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_next_out_rd_ptr_4_54m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_add0_46_a : STD_LOGIC_VECTOR (4 DOWNTO 0);
+ SIGNAL wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_add0_46_b : STD_LOGIC_VECTOR (4 DOWNTO 0);
+ SIGNAL wire_gnd : STD_LOGIC;
+ SIGNAL wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_add0_46_o : STD_LOGIC_VECTOR (4 DOWNTO 0);
+ SIGNAL wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_add1_53_a : STD_LOGIC_VECTOR (4 DOWNTO 0);
+ SIGNAL wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_add1_53_b : STD_LOGIC_VECTOR (4 DOWNTO 0);
+ SIGNAL wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_add1_53_o : STD_LOGIC_VECTOR (4 DOWNTO 0);
+ SIGNAL s_wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_empty_320_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_internal_out_ready_109_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_next_in_wr_ptr_45_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_next_out_rd_ptr_52_dataout : STD_LOGIC;
+ SIGNAL s_wire_vcc : STD_LOGIC;
+ BEGIN
+
+ wire_gnd <= '0';
+ in_ready <= wire_nO_w1w(0);
+ out_data <= ( altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_out_payload_1_116q & altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_out_payload_0_61q);
+ out_valid <= altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_out_valid_115q;
+ s_wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_empty_320_dataout <= (((((NOT (wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_mem_rd_ptr_0_58m_dataout XOR ((((wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_altera_dcfifo_synchronizer_bundle_write_crosser_altera_std_synchronizer_sync_4_u_462_dout XOR wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_altera_dcfifo_synchronizer_bundle_write_crosser_altera_std_synchronizer_sync_0_u_466_dout) XOR wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_altera_dcfifo_synchronizer_bundle_write_crosser_altera_std_synchronizer_sync_3_u_463_dout) XOR wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_altera_dcfifo_synchronizer_bundle_write_crosser_altera_std_synchronizer_sync_2_u_464_dout) XOR wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_altera_dcfifo_synchronizer_bundle_write_crosser_altera_std_synchronizer_sync_1_u_465_dout))) AND (NOT (wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_mem_rd_ptr_1_57m_dataout XOR (((wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_altera_dcfifo_synchronizer_bundle_write_crosser_altera_std_synchronizer_sync_4_u_462_dout XOR wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_altera_dcfifo_synchronizer_bundle_write_crosser_altera_std_synchronizer_sync_1_u_465_dout) XOR wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_altera_dcfifo_synchronizer_bundle_write_crosser_altera_std_synchronizer_sync_3_u_463_dout) XOR wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_altera_dcfifo_synchronizer_bundle_write_crosser_altera_std_synchronizer_sync_2_u_464_dout)))) AND (NOT (wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_mem_rd_ptr_2_56m_dataout
+ XOR ((wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_altera_dcfifo_synchronizer_bundle_write_crosser_altera_std_synchronizer_sync_4_u_462_dout XOR wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_altera_dcfifo_synchronizer_bundle_write_crosser_altera_std_synchronizer_sync_2_u_464_dout) XOR wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_altera_dcfifo_synchronizer_bundle_write_crosser_altera_std_synchronizer_sync_3_u_463_dout)))) AND (NOT (wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_mem_rd_ptr_3_55m_dataout XOR (wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_altera_dcfifo_synchronizer_bundle_write_crosser_altera_std_synchronizer_sync_4_u_462_dout XOR wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_altera_dcfifo_synchronizer_bundle_write_crosser_altera_std_synchronizer_sync_3_u_463_dout)))) AND (NOT (wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_next_out_rd_ptr_4_54m_dataout XOR wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_altera_dcfifo_synchronizer_bundle_write_crosser_altera_std_synchronizer_sync_4_u_462_dout)));
+ s_wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_internal_out_ready_109_dataout <= (out_ready OR wire_ni_w83w(0));
+ s_wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_next_in_wr_ptr_45_dataout <= (in_valid AND wire_nO_w1w(0));
+ s_wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_next_out_rd_ptr_52_dataout <= (wire_nlO_w28w(0) AND s_wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_internal_out_ready_109_dataout);
+ s_wire_vcc <= '1';
+ altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_altera_dcfifo_synchronizer_bundle_read_crosser_altera_std_synchronizer_sync_0_u_444 : altera_std_synchronizer
+ GENERIC MAP (
+ depth => 2
+ )
+ PORT MAP (
+ clk => in_clk,
+ din => altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_out_rd_ptr_gray_0_114q,
+ dout => wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_altera_dcfifo_synchronizer_bundle_read_crosser_altera_std_synchronizer_sync_0_u_444_dout,
+ reset_n => in_reset_n
+ );
+ altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_altera_dcfifo_synchronizer_bundle_read_crosser_altera_std_synchronizer_sync_1_u_443 : altera_std_synchronizer
+ GENERIC MAP (
+ depth => 2
+ )
+ PORT MAP (
+ clk => in_clk,
+ din => altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_out_rd_ptr_gray_1_94q,
+ dout => wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_altera_dcfifo_synchronizer_bundle_read_crosser_altera_std_synchronizer_sync_1_u_443_dout,
+ reset_n => in_reset_n
+ );
+ altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_altera_dcfifo_synchronizer_bundle_read_crosser_altera_std_synchronizer_sync_2_u_442 : altera_std_synchronizer
+ GENERIC MAP (
+ depth => 2
+ )
+ PORT MAP (
+ clk => in_clk,
+ din => altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_out_rd_ptr_gray_2_93q,
+ dout => wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_altera_dcfifo_synchronizer_bundle_read_crosser_altera_std_synchronizer_sync_2_u_442_dout,
+ reset_n => in_reset_n
+ );
+ altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_altera_dcfifo_synchronizer_bundle_read_crosser_altera_std_synchronizer_sync_3_u_441 : altera_std_synchronizer
+ GENERIC MAP (
+ depth => 2
+ )
+ PORT MAP (
+ clk => in_clk,
+ din => altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_out_rd_ptr_gray_3_92q,
+ dout => wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_altera_dcfifo_synchronizer_bundle_read_crosser_altera_std_synchronizer_sync_3_u_441_dout,
+ reset_n => in_reset_n
+ );
+ altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_altera_dcfifo_synchronizer_bundle_read_crosser_altera_std_synchronizer_sync_4_u_440 : altera_std_synchronizer
+ GENERIC MAP (
+ depth => 2
+ )
+ PORT MAP (
+ clk => in_clk,
+ din => altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_out_rd_ptr_gray_4_91q,
+ dout => wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_altera_dcfifo_synchronizer_bundle_read_crosser_altera_std_synchronizer_sync_4_u_440_dout,
+ reset_n => in_reset_n
+ );
+ altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_altera_dcfifo_synchronizer_bundle_write_crosser_altera_std_synchronizer_sync_0_u_466 : altera_std_synchronizer
+ GENERIC MAP (
+ depth => 2
+ )
+ PORT MAP (
+ clk => out_clk,
+ din => altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_in_wr_ptr_gray_0_90q,
+ dout => wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_altera_dcfifo_synchronizer_bundle_write_crosser_altera_std_synchronizer_sync_0_u_466_dout,
+ reset_n => out_reset_n
+ );
+ altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_altera_dcfifo_synchronizer_bundle_write_crosser_altera_std_synchronizer_sync_1_u_465 : altera_std_synchronizer
+ GENERIC MAP (
+ depth => 2
+ )
+ PORT MAP (
+ clk => out_clk,
+ din => altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_in_wr_ptr_gray_1_74q,
+ dout => wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_altera_dcfifo_synchronizer_bundle_write_crosser_altera_std_synchronizer_sync_1_u_465_dout,
+ reset_n => out_reset_n
+ );
+ altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_altera_dcfifo_synchronizer_bundle_write_crosser_altera_std_synchronizer_sync_2_u_464 : altera_std_synchronizer
+ GENERIC MAP (
+ depth => 2
+ )
+ PORT MAP (
+ clk => out_clk,
+ din => altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_in_wr_ptr_gray_2_73q,
+ dout => wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_altera_dcfifo_synchronizer_bundle_write_crosser_altera_std_synchronizer_sync_2_u_464_dout,
+ reset_n => out_reset_n
+ );
+ altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_altera_dcfifo_synchronizer_bundle_write_crosser_altera_std_synchronizer_sync_3_u_463 : altera_std_synchronizer
+ GENERIC MAP (
+ depth => 2
+ )
+ PORT MAP (
+ clk => out_clk,
+ din => altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_in_wr_ptr_gray_3_72q,
+ dout => wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_altera_dcfifo_synchronizer_bundle_write_crosser_altera_std_synchronizer_sync_3_u_463_dout,
+ reset_n => out_reset_n
+ );
+ altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_altera_dcfifo_synchronizer_bundle_write_crosser_altera_std_synchronizer_sync_4_u_462 : altera_std_synchronizer
+ GENERIC MAP (
+ depth => 2
+ )
+ PORT MAP (
+ clk => out_clk,
+ din => altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_in_wr_ptr_gray_4_71q,
+ dout => wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_altera_dcfifo_synchronizer_bundle_write_crosser_altera_std_synchronizer_sync_4_u_462_dout,
+ reset_n => out_reset_n
+ );
+ wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_altsyncram_mem_409_address_a <= ( altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_in_wr_ptr_3_37q & altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_in_wr_ptr_2_38q & altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_in_wr_ptr_1_39q & altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_in_wr_ptr_0_40q);
+ wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_altsyncram_mem_409_address_b <= ( wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_mem_rd_ptr_3_55m_dataout & wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_mem_rd_ptr_2_56m_dataout & wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_mem_rd_ptr_1_57m_dataout & wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_mem_rd_ptr_0_58m_dataout);
+ wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_altsyncram_mem_409_data_a <= ( in_data(1 DOWNTO 0));
+ altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_altsyncram_mem_409 : altsyncram
+ GENERIC MAP (
+ ADDRESS_ACLR_A => "NONE",
+ ADDRESS_ACLR_B => "NONE",
+ ADDRESS_REG_B => "CLOCK1",
+ BYTE_SIZE => 8,
+ BYTEENA_ACLR_A => "NONE",
+ BYTEENA_ACLR_B => "NONE",
+ BYTEENA_REG_B => "CLOCK1",
+ CLOCK_ENABLE_CORE_A => "USE_INPUT_CLKEN",
+ CLOCK_ENABLE_CORE_B => "USE_INPUT_CLKEN",
+ CLOCK_ENABLE_INPUT_A => "NORMAL",
+ CLOCK_ENABLE_INPUT_B => "NORMAL",
+ CLOCK_ENABLE_OUTPUT_A => "NORMAL",
+ CLOCK_ENABLE_OUTPUT_B => "NORMAL",
+ ENABLE_ECC => "FALSE",
+ INDATA_ACLR_A => "NONE",
+ INDATA_ACLR_B => "NONE",
+ INDATA_REG_B => "CLOCK1",
+ INIT_FILE_LAYOUT => "PORT_A",
+ INTENDED_DEVICE_FAMILY => "Stratix IV",
+ NUMWORDS_A => 16,
+ NUMWORDS_B => 16,
+ OPERATION_MODE => "DUAL_PORT",
+ OUTDATA_ACLR_A => "NONE",
+ OUTDATA_ACLR_B => "NONE",
+ OUTDATA_REG_A => "UNREGISTERED",
+ OUTDATA_REG_B => "UNREGISTERED",
+ RAM_BLOCK_TYPE => "AUTO",
+ RDCONTROL_ACLR_B => "NONE",
+ RDCONTROL_REG_B => "CLOCK1",
+ READ_DURING_WRITE_MODE_MIXED_PORTS => "DONT_CARE",
+ READ_DURING_WRITE_MODE_PORT_A => "NEW_DATA_NO_NBE_READ",
+ READ_DURING_WRITE_MODE_PORT_B => "NEW_DATA_NO_NBE_READ",
+ WIDTH_A => 2,
+ WIDTH_B => 2,
+ WIDTH_BYTEENA_A => 1,
+ WIDTH_BYTEENA_B => 1,
+ WIDTH_ECCSTATUS => 3,
+ WIDTHAD_A => 4,
+ WIDTHAD_B => 4,
+ WRCONTROL_ACLR_A => "NONE",
+ WRCONTROL_ACLR_B => "NONE",
+ WRCONTROL_WRADDRESS_REG_B => "CLOCK1",
+ lpm_hint => "WIDTH_BYTEENA=1"
+ )
+ PORT MAP (
+ address_a => wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_altsyncram_mem_409_address_a,
+ address_b => wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_altsyncram_mem_409_address_b,
+ clock0 => in_clk,
+ clock1 => out_clk,
+ data_a => wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_altsyncram_mem_409_data_a,
+ q_b => wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_altsyncram_mem_409_q_b,
+ wren_a => s_wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_next_in_wr_ptr_45_dataout
+ );
+ PROCESS (out_clk, out_reset_n)
+ BEGIN
+ IF (out_reset_n = '0') THEN
+ altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_out_payload_0_61q <= '0';
+ altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_out_payload_1_116q <= '0';
+ altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_out_valid_115q <= '0';
+ ELSIF (out_clk = '1' AND out_clk'event) THEN
+ IF (s_wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_internal_out_ready_109_dataout = '1') THEN
+ altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_out_payload_0_61q <= wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_altsyncram_mem_409_q_b(0);
+ altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_out_payload_1_116q <= wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_altsyncram_mem_409_q_b(1);
+ altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_out_valid_115q <= wire_nlO_w28w(0);
+ END IF;
+ END IF;
+ END PROCESS;
+ wire_ni_w83w(0) <= NOT altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_out_valid_115q;
+ PROCESS (out_clk, out_reset_n)
+ BEGIN
+ IF (out_reset_n = '0') THEN
+ altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_out_rd_ptr_0_60q <= '0';
+ altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_out_rd_ptr_1_44q <= '0';
+ altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_out_rd_ptr_2_43q <= '0';
+ altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_out_rd_ptr_3_42q <= '0';
+ altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_out_rd_ptr_4_41q <= '0';
+ altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_out_rd_ptr_gray_0_114q <= '0';
+ altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_out_rd_ptr_gray_1_94q <= '0';
+ altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_out_rd_ptr_gray_2_93q <= '0';
+ altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_out_rd_ptr_gray_3_92q <= '0';
+ altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_out_rd_ptr_gray_4_91q <= '0';
+ ELSIF (out_clk = '1' AND out_clk'event) THEN
+ altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_out_rd_ptr_0_60q <= wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_mem_rd_ptr_0_58m_dataout;
+ altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_out_rd_ptr_1_44q <= wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_mem_rd_ptr_1_57m_dataout;
+ altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_out_rd_ptr_2_43q <= wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_mem_rd_ptr_2_56m_dataout;
+ altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_out_rd_ptr_3_42q <= wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_mem_rd_ptr_3_55m_dataout;
+ altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_out_rd_ptr_4_41q <= wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_next_out_rd_ptr_4_54m_dataout;
+ altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_out_rd_ptr_gray_0_114q <= (altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_out_rd_ptr_1_44q XOR altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_out_rd_ptr_0_60q);
+ altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_out_rd_ptr_gray_1_94q <= (altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_out_rd_ptr_2_43q XOR altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_out_rd_ptr_1_44q);
+ altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_out_rd_ptr_gray_2_93q <= (altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_out_rd_ptr_3_42q XOR altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_out_rd_ptr_2_43q);
+ altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_out_rd_ptr_gray_3_92q <= (altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_out_rd_ptr_4_41q XOR altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_out_rd_ptr_3_42q);
+ altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_out_rd_ptr_gray_4_91q <= altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_out_rd_ptr_4_41q;
+ END IF;
+ END PROCESS;
+ PROCESS (out_clk, out_reset_n)
+ BEGIN
+ IF (out_reset_n = '0') THEN
+ altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_empty_65q <= '1';
+ ELSIF (out_clk = '1' AND out_clk'event) THEN
+ altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_empty_65q <= s_wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_empty_320_dataout;
+ END IF;
+ if (now = 0 ns) then
+ altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_empty_65q <= '1' after 1 ps;
+ end if;
+ END PROCESS;
+ wire_nlO_w28w(0) <= NOT altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_empty_65q;
+ PROCESS (in_clk, in_reset_n)
+ BEGIN
+ IF (in_reset_n = '0') THEN
+ altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_full_70q <= '0';
+ altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_in_wr_ptr_0_40q <= '0';
+ altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_in_wr_ptr_1_39q <= '0';
+ altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_in_wr_ptr_2_38q <= '0';
+ altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_in_wr_ptr_3_37q <= '0';
+ altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_in_wr_ptr_4_36q <= '0';
+ altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_in_wr_ptr_gray_0_90q <= '0';
+ altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_in_wr_ptr_gray_1_74q <= '0';
+ altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_in_wr_ptr_gray_2_73q <= '0';
+ altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_in_wr_ptr_gray_3_72q <= '0';
+ altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_in_wr_ptr_gray_4_71q <= '0';
+ ELSIF (in_clk = '1' AND in_clk'event) THEN
+ altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_full_70q <= ((wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_next_in_wr_ptr_4_47m_dataout XOR wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_altera_dcfifo_synchronizer_bundle_read_crosser_altera_std_synchronizer_sync_4_u_440_dout) AND ((((NOT (wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_next_in_wr_ptr_0_51m_dataout XOR ((((wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_altera_dcfifo_synchronizer_bundle_read_crosser_altera_std_synchronizer_sync_4_u_440_dout XOR wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_altera_dcfifo_synchronizer_bundle_read_crosser_altera_std_synchronizer_sync_0_u_444_dout) XOR wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_altera_dcfifo_synchronizer_bundle_read_crosser_altera_std_synchronizer_sync_3_u_441_dout) XOR wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_altera_dcfifo_synchronizer_bundle_read_crosser_altera_std_synchronizer_sync_2_u_442_dout) XOR wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_altera_dcfifo_synchronizer_bundle_read_crosser_altera_std_synchronizer_sync_1_u_443_dout))) AND (NOT (wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_next_in_wr_ptr_1_50m_dataout XOR (((wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_altera_dcfifo_synchronizer_bundle_read_crosser_altera_std_synchronizer_sync_4_u_440_dout XOR wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_altera_dcfifo_synchronizer_bundle_read_crosser_altera_std_synchronizer_sync_1_u_443_dout) XOR wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_altera_dcfifo_synchronizer_bundle_read_crosser_altera_std_synchronizer_sync_3_u_441_dout
+) XOR wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_altera_dcfifo_synchronizer_bundle_read_crosser_altera_std_synchronizer_sync_2_u_442_dout)))) AND (NOT (wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_next_in_wr_ptr_2_49m_dataout XOR ((wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_altera_dcfifo_synchronizer_bundle_read_crosser_altera_std_synchronizer_sync_4_u_440_dout XOR wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_altera_dcfifo_synchronizer_bundle_read_crosser_altera_std_synchronizer_sync_2_u_442_dout) XOR wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_altera_dcfifo_synchronizer_bundle_read_crosser_altera_std_synchronizer_sync_3_u_441_dout)))) AND (NOT (wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_next_in_wr_ptr_3_48m_dataout XOR (wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_altera_dcfifo_synchronizer_bundle_read_crosser_altera_std_synchronizer_sync_4_u_440_dout XOR wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_altera_dcfifo_synchronizer_bundle_read_crosser_altera_std_synchronizer_sync_3_u_441_dout)))));
+ altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_in_wr_ptr_0_40q <= wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_next_in_wr_ptr_0_51m_dataout;
+ altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_in_wr_ptr_1_39q <= wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_next_in_wr_ptr_1_50m_dataout;
+ altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_in_wr_ptr_2_38q <= wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_next_in_wr_ptr_2_49m_dataout;
+ altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_in_wr_ptr_3_37q <= wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_next_in_wr_ptr_3_48m_dataout;
+ altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_in_wr_ptr_4_36q <= wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_next_in_wr_ptr_4_47m_dataout;
+ altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_in_wr_ptr_gray_0_90q <= (altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_in_wr_ptr_1_39q XOR altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_in_wr_ptr_0_40q);
+ altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_in_wr_ptr_gray_1_74q <= (altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_in_wr_ptr_2_38q XOR altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_in_wr_ptr_1_39q);
+ altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_in_wr_ptr_gray_2_73q <= (altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_in_wr_ptr_3_37q XOR altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_in_wr_ptr_2_38q);
+ altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_in_wr_ptr_gray_3_72q <= (altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_in_wr_ptr_4_36q XOR altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_in_wr_ptr_3_37q);
+ altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_in_wr_ptr_gray_4_71q <= altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_in_wr_ptr_4_36q;
+ END IF;
+ END PROCESS;
+ wire_nO_w1w(0) <= NOT altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_full_70q;
+ wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_mem_rd_ptr_0_58m_dataout <= wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_add1_53_o(0) WHEN s_wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_next_out_rd_ptr_52_dataout = '1' ELSE altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_out_rd_ptr_0_60q;
+ wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_mem_rd_ptr_1_57m_dataout <= wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_add1_53_o(1) WHEN s_wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_next_out_rd_ptr_52_dataout = '1' ELSE altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_out_rd_ptr_1_44q;
+ wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_mem_rd_ptr_2_56m_dataout <= wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_add1_53_o(2) WHEN s_wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_next_out_rd_ptr_52_dataout = '1' ELSE altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_out_rd_ptr_2_43q;
+ wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_mem_rd_ptr_3_55m_dataout <= wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_add1_53_o(3) WHEN s_wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_next_out_rd_ptr_52_dataout = '1' ELSE altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_out_rd_ptr_3_42q;
+ wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_next_in_wr_ptr_0_51m_dataout <= wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_add0_46_o(0) WHEN s_wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_next_in_wr_ptr_45_dataout = '1' ELSE altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_in_wr_ptr_0_40q;
+ wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_next_in_wr_ptr_1_50m_dataout <= wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_add0_46_o(1) WHEN s_wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_next_in_wr_ptr_45_dataout = '1' ELSE altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_in_wr_ptr_1_39q;
+ wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_next_in_wr_ptr_2_49m_dataout <= wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_add0_46_o(2) WHEN s_wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_next_in_wr_ptr_45_dataout = '1' ELSE altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_in_wr_ptr_2_38q;
+ wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_next_in_wr_ptr_3_48m_dataout <= wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_add0_46_o(3) WHEN s_wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_next_in_wr_ptr_45_dataout = '1' ELSE altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_in_wr_ptr_3_37q;
+ wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_next_in_wr_ptr_4_47m_dataout <= wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_add0_46_o(4) WHEN s_wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_next_in_wr_ptr_45_dataout = '1' ELSE altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_in_wr_ptr_4_36q;
+ wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_next_out_rd_ptr_4_54m_dataout <= wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_add1_53_o(4) WHEN s_wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_next_out_rd_ptr_52_dataout = '1' ELSE altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_out_rd_ptr_4_41q;
+ wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_add0_46_a <= ( altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_in_wr_ptr_4_36q & altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_in_wr_ptr_3_37q & altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_in_wr_ptr_2_38q & altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_in_wr_ptr_1_39q & altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_in_wr_ptr_0_40q);
+ wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_add0_46_b <= ( "0" & "0" & "0" & "0" & "1");
+ altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_add0_46 : oper_add
+ GENERIC MAP (
+ sgate_representation => 0,
+ width_a => 5,
+ width_b => 5,
+ width_o => 5
+ )
+ PORT MAP (
+ a => wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_add0_46_a,
+ b => wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_add0_46_b,
+ cin => wire_gnd,
+ o => wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_add0_46_o
+ );
+ wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_add1_53_a <= ( altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_out_rd_ptr_4_41q & altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_out_rd_ptr_3_42q & altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_out_rd_ptr_2_43q & altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_out_rd_ptr_1_44q & altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_out_rd_ptr_0_60q);
+ wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_add1_53_b <= ( "0" & "0" & "0" & "0" & "1");
+ altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_add1_53 : oper_add
+ GENERIC MAP (
+ sgate_representation => 0,
+ width_a => 5,
+ width_b => 5,
+ width_o => 5
+ )
+ PORT MAP (
+ a => wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_add1_53_a,
+ b => wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_add1_53_b,
+ cin => wire_gnd,
+ o => wire_altera_avalon_dc_fifo_0001_altera_avalon_dc_fifo_rxtx_dc_fifo_link_fault_status_add1_53_o
+ );
+
+ END RTL; --altera_avalon_dc_fifo_0001
+--synopsys translate_on
+--VALID FILE
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_avalon_dc_fifo/altera_avalon_dc_fifo_0002.vho b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_avalon_dc_fifo/altera_avalon_dc_fifo_0002.vho
new file mode 100644
index 0000000000..56b1fa5bf1
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_avalon_dc_fifo/altera_avalon_dc_fifo_0002.vho
@@ -0,0 +1,458 @@
+--IP Functional Simulation Model
+--VERSION_BEGIN 11.1SP2 cbx_mgl 2012:01:25:21:26:09:SJ cbx_simgen 2012:01:25:21:25:27:SJ VERSION_END
+
+
+-- Copyright (C) 1991-2011 Altera Corporation
+-- Your use of Altera Corporation's design tools, logic functions
+-- and other software and tools, and its AMPP partner logic
+-- functions, and any output files from any of the foregoing
+-- (including device programming or simulation files), and any
+-- associated documentation or information are expressly subject
+-- to the terms and conditions of the Altera Program License
+-- Subscription Agreement, Altera MegaCore Function License
+-- Agreement, or other applicable license agreement, including,
+-- without limitation, that your use is for the sole purpose of
+-- programming logic devices manufactured by Altera and sold by
+-- Altera or its authorized distributors. Please refer to the
+-- applicable agreement for further details.
+
+-- You may only use these simulation model output files for simulation
+-- purposes and expressly not for synthesis or any other purposes (in which
+-- event Altera disclaims all warranties of any kind).
+
+
+--synopsys translate_off
+
+ LIBRARY altera_mf;
+ USE altera_mf.altera_mf_components.all;
+
+ LIBRARY sgate;
+ USE sgate.sgate_pack.all;
+
+--synthesis_resources = altera_std_synchronizer 10 altsyncram 1 lut 39 mux21 10 oper_add 2
+ LIBRARY ieee;
+ USE ieee.std_logic_1164.all;
+
+ ENTITY altera_avalon_dc_fifo_0002 IS
+ PORT
+ (
+ in_clk : IN STD_LOGIC;
+ in_data : IN STD_LOGIC_VECTOR (15 DOWNTO 0);
+ in_ready : OUT STD_LOGIC;
+ in_reset_n : IN STD_LOGIC;
+ in_valid : IN STD_LOGIC;
+ out_clk : IN STD_LOGIC;
+ out_data : OUT STD_LOGIC_VECTOR (15 DOWNTO 0);
+ out_ready : IN STD_LOGIC;
+ out_reset_n : IN STD_LOGIC;
+ out_valid : OUT STD_LOGIC
+ );
+ END altera_avalon_dc_fifo_0002;
+
+ ARCHITECTURE RTL OF altera_avalon_dc_fifo_0002 IS
+
+ ATTRIBUTE synthesis_clearbox : natural;
+ ATTRIBUTE synthesis_clearbox OF RTL : ARCHITECTURE IS 1;
+ SIGNAL wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_altera_dcfifo_synchronizer_bundle_read_crosser_altera_std_synchronizer_sync_0_u_668_dout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_altera_dcfifo_synchronizer_bundle_read_crosser_altera_std_synchronizer_sync_1_u_667_dout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_altera_dcfifo_synchronizer_bundle_read_crosser_altera_std_synchronizer_sync_2_u_666_dout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_altera_dcfifo_synchronizer_bundle_read_crosser_altera_std_synchronizer_sync_3_u_665_dout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_altera_dcfifo_synchronizer_bundle_read_crosser_altera_std_synchronizer_sync_4_u_664_dout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_altera_dcfifo_synchronizer_bundle_write_crosser_altera_std_synchronizer_sync_0_u_690_dout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_altera_dcfifo_synchronizer_bundle_write_crosser_altera_std_synchronizer_sync_1_u_689_dout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_altera_dcfifo_synchronizer_bundle_write_crosser_altera_std_synchronizer_sync_2_u_688_dout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_altera_dcfifo_synchronizer_bundle_write_crosser_altera_std_synchronizer_sync_3_u_687_dout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_altera_dcfifo_synchronizer_bundle_write_crosser_altera_std_synchronizer_sync_4_u_686_dout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_altsyncram_mem_605_address_a : STD_LOGIC_VECTOR (3 DOWNTO 0);
+ SIGNAL wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_altsyncram_mem_605_address_b : STD_LOGIC_VECTOR (3 DOWNTO 0);
+ SIGNAL wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_altsyncram_mem_605_data_a : STD_LOGIC_VECTOR (15 DOWNTO 0);
+ SIGNAL wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_altsyncram_mem_605_q_b : STD_LOGIC_VECTOR (15 DOWNTO 0);
+ SIGNAL altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_payload_0_133q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_payload_10_210q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_payload_11_209q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_payload_12_208q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_payload_13_207q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_payload_14_206q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_payload_15_205q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_payload_1_219q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_payload_2_218q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_payload_3_217q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_payload_4_216q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_payload_5_215q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_payload_6_214q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_payload_7_213q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_payload_8_212q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_payload_9_211q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_valid_204q : STD_LOGIC := '0';
+ SIGNAL wire_ni_w97w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_rd_ptr_0_131q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_rd_ptr_1_115q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_rd_ptr_2_114q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_rd_ptr_3_113q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_rd_ptr_4_112q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_rd_ptr_gray_0_202q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_rd_ptr_gray_1_168q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_rd_ptr_gray_2_167q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_rd_ptr_gray_3_166q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_rd_ptr_gray_4_165q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_empty_137q : STD_LOGIC := '0';
+ SIGNAL wire_nlO_w42w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_full_142q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_in_wr_ptr_0_110q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_in_wr_ptr_1_109q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_in_wr_ptr_2_108q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_in_wr_ptr_3_107q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_in_wr_ptr_4_106q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_in_wr_ptr_gray_0_163q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_in_wr_ptr_gray_1_147q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_in_wr_ptr_gray_2_146q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_in_wr_ptr_gray_3_145q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_in_wr_ptr_gray_4_144q : STD_LOGIC := '0';
+ SIGNAL wire_nO_w1w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_mem_rd_ptr_0_129m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_mem_rd_ptr_1_128m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_mem_rd_ptr_2_127m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_mem_rd_ptr_3_126m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_next_in_wr_ptr_0_122m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_next_in_wr_ptr_1_121m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_next_in_wr_ptr_2_120m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_next_in_wr_ptr_3_119m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_next_in_wr_ptr_4_118m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_next_out_rd_ptr_4_125m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_add0_117_a : STD_LOGIC_VECTOR (4 DOWNTO 0);
+ SIGNAL wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_add0_117_b : STD_LOGIC_VECTOR (4 DOWNTO 0);
+ SIGNAL wire_gnd : STD_LOGIC;
+ SIGNAL wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_add0_117_o : STD_LOGIC_VECTOR (4 DOWNTO 0);
+ SIGNAL wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_add1_124_a : STD_LOGIC_VECTOR (4 DOWNTO 0);
+ SIGNAL wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_add1_124_b : STD_LOGIC_VECTOR (4 DOWNTO 0);
+ SIGNAL wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_add1_124_o : STD_LOGIC_VECTOR (4 DOWNTO 0);
+ SIGNAL s_wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_empty_460_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_internal_out_ready_183_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_next_in_wr_ptr_116_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_next_out_rd_ptr_123_dataout : STD_LOGIC;
+ SIGNAL s_wire_vcc : STD_LOGIC;
+ BEGIN
+
+ wire_gnd <= '0';
+ in_ready <= wire_nO_w1w(0);
+ out_data <= ( altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_payload_15_205q & altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_payload_14_206q & altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_payload_13_207q & altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_payload_12_208q & altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_payload_11_209q & altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_payload_10_210q & altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_payload_9_211q & altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_payload_8_212q & altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_payload_7_213q & altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_payload_6_214q & altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_payload_5_215q & altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_payload_4_216q & altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_payload_3_217q & altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_payload_2_218q & altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_payload_1_219q & altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_payload_0_133q);
+ out_valid <= altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_valid_204q;
+ s_wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_empty_460_dataout <= (((((NOT (wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_mem_rd_ptr_0_129m_dataout XOR ((((wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_altera_dcfifo_synchronizer_bundle_write_crosser_altera_std_synchronizer_sync_4_u_686_dout XOR wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_altera_dcfifo_synchronizer_bundle_write_crosser_altera_std_synchronizer_sync_0_u_690_dout) XOR wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_altera_dcfifo_synchronizer_bundle_write_crosser_altera_std_synchronizer_sync_3_u_687_dout) XOR wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_altera_dcfifo_synchronizer_bundle_write_crosser_altera_std_synchronizer_sync_2_u_688_dout) XOR wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_altera_dcfifo_synchronizer_bundle_write_crosser_altera_std_synchronizer_sync_1_u_689_dout))) AND (NOT (wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_mem_rd_ptr_1_128m_dataout XOR (((wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_altera_dcfifo_synchronizer_bundle_write_crosser_altera_std_synchronizer_sync_4_u_686_dout XOR wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_altera_dcfifo_synchronizer_bundle_write_crosser_altera_std_synchronizer_sync_1_u_689_dout) XOR wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_altera_dcfifo_synchronizer_bundle_write_crosser_altera_std_synchronizer_sync_3_u_687_dout) XOR wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_altera_dcfifo_synchronizer_bundle_write_crosser_altera_std_synchronizer_sync_2_u_688_dout)))) AND (NOT (wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_mem_rd_ptr_2_127m_dataout XOR ((wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_altera_dcfifo_synchronizer_bundle_write_crosser_altera_std_synchronizer_sync_4_u_686_dout
+ XOR wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_altera_dcfifo_synchronizer_bundle_write_crosser_altera_std_synchronizer_sync_2_u_688_dout) XOR wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_altera_dcfifo_synchronizer_bundle_write_crosser_altera_std_synchronizer_sync_3_u_687_dout)))) AND (NOT (wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_mem_rd_ptr_3_126m_dataout XOR (wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_altera_dcfifo_synchronizer_bundle_write_crosser_altera_std_synchronizer_sync_4_u_686_dout XOR wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_altera_dcfifo_synchronizer_bundle_write_crosser_altera_std_synchronizer_sync_3_u_687_dout)))) AND (NOT (wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_next_out_rd_ptr_4_125m_dataout XOR wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_altera_dcfifo_synchronizer_bundle_write_crosser_altera_std_synchronizer_sync_4_u_686_dout)));
+ s_wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_internal_out_ready_183_dataout <= (out_ready OR wire_ni_w97w(0));
+ s_wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_next_in_wr_ptr_116_dataout <= (in_valid AND wire_nO_w1w(0));
+ s_wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_next_out_rd_ptr_123_dataout <= (wire_nlO_w42w(0) AND s_wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_internal_out_ready_183_dataout);
+ s_wire_vcc <= '1';
+ altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_altera_dcfifo_synchronizer_bundle_read_crosser_altera_std_synchronizer_sync_0_u_668 : altera_std_synchronizer
+ GENERIC MAP (
+ depth => 2
+ )
+ PORT MAP (
+ clk => in_clk,
+ din => altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_rd_ptr_gray_0_202q,
+ dout => wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_altera_dcfifo_synchronizer_bundle_read_crosser_altera_std_synchronizer_sync_0_u_668_dout,
+ reset_n => in_reset_n
+ );
+ altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_altera_dcfifo_synchronizer_bundle_read_crosser_altera_std_synchronizer_sync_1_u_667 : altera_std_synchronizer
+ GENERIC MAP (
+ depth => 2
+ )
+ PORT MAP (
+ clk => in_clk,
+ din => altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_rd_ptr_gray_1_168q,
+ dout => wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_altera_dcfifo_synchronizer_bundle_read_crosser_altera_std_synchronizer_sync_1_u_667_dout,
+ reset_n => in_reset_n
+ );
+ altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_altera_dcfifo_synchronizer_bundle_read_crosser_altera_std_synchronizer_sync_2_u_666 : altera_std_synchronizer
+ GENERIC MAP (
+ depth => 2
+ )
+ PORT MAP (
+ clk => in_clk,
+ din => altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_rd_ptr_gray_2_167q,
+ dout => wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_altera_dcfifo_synchronizer_bundle_read_crosser_altera_std_synchronizer_sync_2_u_666_dout,
+ reset_n => in_reset_n
+ );
+ altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_altera_dcfifo_synchronizer_bundle_read_crosser_altera_std_synchronizer_sync_3_u_665 : altera_std_synchronizer
+ GENERIC MAP (
+ depth => 2
+ )
+ PORT MAP (
+ clk => in_clk,
+ din => altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_rd_ptr_gray_3_166q,
+ dout => wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_altera_dcfifo_synchronizer_bundle_read_crosser_altera_std_synchronizer_sync_3_u_665_dout,
+ reset_n => in_reset_n
+ );
+ altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_altera_dcfifo_synchronizer_bundle_read_crosser_altera_std_synchronizer_sync_4_u_664 : altera_std_synchronizer
+ GENERIC MAP (
+ depth => 2
+ )
+ PORT MAP (
+ clk => in_clk,
+ din => altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_rd_ptr_gray_4_165q,
+ dout => wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_altera_dcfifo_synchronizer_bundle_read_crosser_altera_std_synchronizer_sync_4_u_664_dout,
+ reset_n => in_reset_n
+ );
+ altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_altera_dcfifo_synchronizer_bundle_write_crosser_altera_std_synchronizer_sync_0_u_690 : altera_std_synchronizer
+ GENERIC MAP (
+ depth => 2
+ )
+ PORT MAP (
+ clk => out_clk,
+ din => altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_in_wr_ptr_gray_0_163q,
+ dout => wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_altera_dcfifo_synchronizer_bundle_write_crosser_altera_std_synchronizer_sync_0_u_690_dout,
+ reset_n => out_reset_n
+ );
+ altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_altera_dcfifo_synchronizer_bundle_write_crosser_altera_std_synchronizer_sync_1_u_689 : altera_std_synchronizer
+ GENERIC MAP (
+ depth => 2
+ )
+ PORT MAP (
+ clk => out_clk,
+ din => altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_in_wr_ptr_gray_1_147q,
+ dout => wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_altera_dcfifo_synchronizer_bundle_write_crosser_altera_std_synchronizer_sync_1_u_689_dout,
+ reset_n => out_reset_n
+ );
+ altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_altera_dcfifo_synchronizer_bundle_write_crosser_altera_std_synchronizer_sync_2_u_688 : altera_std_synchronizer
+ GENERIC MAP (
+ depth => 2
+ )
+ PORT MAP (
+ clk => out_clk,
+ din => altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_in_wr_ptr_gray_2_146q,
+ dout => wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_altera_dcfifo_synchronizer_bundle_write_crosser_altera_std_synchronizer_sync_2_u_688_dout,
+ reset_n => out_reset_n
+ );
+ altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_altera_dcfifo_synchronizer_bundle_write_crosser_altera_std_synchronizer_sync_3_u_687 : altera_std_synchronizer
+ GENERIC MAP (
+ depth => 2
+ )
+ PORT MAP (
+ clk => out_clk,
+ din => altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_in_wr_ptr_gray_3_145q,
+ dout => wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_altera_dcfifo_synchronizer_bundle_write_crosser_altera_std_synchronizer_sync_3_u_687_dout,
+ reset_n => out_reset_n
+ );
+ altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_altera_dcfifo_synchronizer_bundle_write_crosser_altera_std_synchronizer_sync_4_u_686 : altera_std_synchronizer
+ GENERIC MAP (
+ depth => 2
+ )
+ PORT MAP (
+ clk => out_clk,
+ din => altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_in_wr_ptr_gray_4_144q,
+ dout => wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_altera_dcfifo_synchronizer_bundle_write_crosser_altera_std_synchronizer_sync_4_u_686_dout,
+ reset_n => out_reset_n
+ );
+ wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_altsyncram_mem_605_address_a <= ( altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_in_wr_ptr_3_107q & altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_in_wr_ptr_2_108q & altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_in_wr_ptr_1_109q & altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_in_wr_ptr_0_110q);
+ wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_altsyncram_mem_605_address_b <= ( wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_mem_rd_ptr_3_126m_dataout & wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_mem_rd_ptr_2_127m_dataout & wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_mem_rd_ptr_1_128m_dataout & wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_mem_rd_ptr_0_129m_dataout);
+ wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_altsyncram_mem_605_data_a <= ( in_data(15 DOWNTO 0));
+ altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_altsyncram_mem_605 : altsyncram
+ GENERIC MAP (
+ ADDRESS_ACLR_A => "NONE",
+ ADDRESS_ACLR_B => "NONE",
+ ADDRESS_REG_B => "CLOCK1",
+ BYTE_SIZE => 8,
+ BYTEENA_ACLR_A => "NONE",
+ BYTEENA_ACLR_B => "NONE",
+ BYTEENA_REG_B => "CLOCK1",
+ CLOCK_ENABLE_CORE_A => "USE_INPUT_CLKEN",
+ CLOCK_ENABLE_CORE_B => "USE_INPUT_CLKEN",
+ CLOCK_ENABLE_INPUT_A => "NORMAL",
+ CLOCK_ENABLE_INPUT_B => "NORMAL",
+ CLOCK_ENABLE_OUTPUT_A => "NORMAL",
+ CLOCK_ENABLE_OUTPUT_B => "NORMAL",
+ ENABLE_ECC => "FALSE",
+ INDATA_ACLR_A => "NONE",
+ INDATA_ACLR_B => "NONE",
+ INDATA_REG_B => "CLOCK1",
+ INIT_FILE_LAYOUT => "PORT_A",
+ INTENDED_DEVICE_FAMILY => "Stratix IV",
+ NUMWORDS_A => 16,
+ NUMWORDS_B => 16,
+ OPERATION_MODE => "DUAL_PORT",
+ OUTDATA_ACLR_A => "NONE",
+ OUTDATA_ACLR_B => "NONE",
+ OUTDATA_REG_A => "UNREGISTERED",
+ OUTDATA_REG_B => "UNREGISTERED",
+ RAM_BLOCK_TYPE => "AUTO",
+ RDCONTROL_ACLR_B => "NONE",
+ RDCONTROL_REG_B => "CLOCK1",
+ READ_DURING_WRITE_MODE_MIXED_PORTS => "DONT_CARE",
+ READ_DURING_WRITE_MODE_PORT_A => "NEW_DATA_NO_NBE_READ",
+ READ_DURING_WRITE_MODE_PORT_B => "NEW_DATA_NO_NBE_READ",
+ WIDTH_A => 16,
+ WIDTH_B => 16,
+ WIDTH_BYTEENA_A => 1,
+ WIDTH_BYTEENA_B => 1,
+ WIDTH_ECCSTATUS => 3,
+ WIDTHAD_A => 4,
+ WIDTHAD_B => 4,
+ WRCONTROL_ACLR_A => "NONE",
+ WRCONTROL_ACLR_B => "NONE",
+ WRCONTROL_WRADDRESS_REG_B => "CLOCK1",
+ lpm_hint => "WIDTH_BYTEENA=1"
+ )
+ PORT MAP (
+ address_a => wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_altsyncram_mem_605_address_a,
+ address_b => wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_altsyncram_mem_605_address_b,
+ clock0 => in_clk,
+ clock1 => out_clk,
+ data_a => wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_altsyncram_mem_605_data_a,
+ q_b => wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_altsyncram_mem_605_q_b,
+ wren_a => s_wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_next_in_wr_ptr_116_dataout
+ );
+ PROCESS (out_clk, out_reset_n)
+ BEGIN
+ IF (out_reset_n = '0') THEN
+ altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_payload_0_133q <= '0';
+ altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_payload_10_210q <= '0';
+ altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_payload_11_209q <= '0';
+ altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_payload_12_208q <= '0';
+ altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_payload_13_207q <= '0';
+ altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_payload_14_206q <= '0';
+ altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_payload_15_205q <= '0';
+ altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_payload_1_219q <= '0';
+ altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_payload_2_218q <= '0';
+ altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_payload_3_217q <= '0';
+ altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_payload_4_216q <= '0';
+ altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_payload_5_215q <= '0';
+ altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_payload_6_214q <= '0';
+ altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_payload_7_213q <= '0';
+ altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_payload_8_212q <= '0';
+ altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_payload_9_211q <= '0';
+ altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_valid_204q <= '0';
+ ELSIF (out_clk = '1' AND out_clk'event) THEN
+ IF (s_wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_internal_out_ready_183_dataout = '1') THEN
+ altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_payload_0_133q <= wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_altsyncram_mem_605_q_b(0);
+ altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_payload_10_210q <= wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_altsyncram_mem_605_q_b(10);
+ altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_payload_11_209q <= wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_altsyncram_mem_605_q_b(11);
+ altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_payload_12_208q <= wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_altsyncram_mem_605_q_b(12);
+ altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_payload_13_207q <= wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_altsyncram_mem_605_q_b(13);
+ altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_payload_14_206q <= wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_altsyncram_mem_605_q_b(14);
+ altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_payload_15_205q <= wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_altsyncram_mem_605_q_b(15);
+ altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_payload_1_219q <= wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_altsyncram_mem_605_q_b(1);
+ altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_payload_2_218q <= wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_altsyncram_mem_605_q_b(2);
+ altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_payload_3_217q <= wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_altsyncram_mem_605_q_b(3);
+ altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_payload_4_216q <= wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_altsyncram_mem_605_q_b(4);
+ altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_payload_5_215q <= wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_altsyncram_mem_605_q_b(5);
+ altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_payload_6_214q <= wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_altsyncram_mem_605_q_b(6);
+ altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_payload_7_213q <= wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_altsyncram_mem_605_q_b(7);
+ altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_payload_8_212q <= wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_altsyncram_mem_605_q_b(8);
+ altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_payload_9_211q <= wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_altsyncram_mem_605_q_b(9);
+ altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_valid_204q <= wire_nlO_w42w(0);
+ END IF;
+ END IF;
+ END PROCESS;
+ wire_ni_w97w(0) <= NOT altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_valid_204q;
+ PROCESS (out_clk, out_reset_n)
+ BEGIN
+ IF (out_reset_n = '0') THEN
+ altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_rd_ptr_0_131q <= '0';
+ altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_rd_ptr_1_115q <= '0';
+ altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_rd_ptr_2_114q <= '0';
+ altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_rd_ptr_3_113q <= '0';
+ altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_rd_ptr_4_112q <= '0';
+ altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_rd_ptr_gray_0_202q <= '0';
+ altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_rd_ptr_gray_1_168q <= '0';
+ altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_rd_ptr_gray_2_167q <= '0';
+ altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_rd_ptr_gray_3_166q <= '0';
+ altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_rd_ptr_gray_4_165q <= '0';
+ ELSIF (out_clk = '1' AND out_clk'event) THEN
+ altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_rd_ptr_0_131q <= wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_mem_rd_ptr_0_129m_dataout;
+ altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_rd_ptr_1_115q <= wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_mem_rd_ptr_1_128m_dataout;
+ altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_rd_ptr_2_114q <= wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_mem_rd_ptr_2_127m_dataout;
+ altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_rd_ptr_3_113q <= wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_mem_rd_ptr_3_126m_dataout;
+ altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_rd_ptr_4_112q <= wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_next_out_rd_ptr_4_125m_dataout;
+ altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_rd_ptr_gray_0_202q <= (altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_rd_ptr_1_115q XOR altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_rd_ptr_0_131q);
+ altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_rd_ptr_gray_1_168q <= (altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_rd_ptr_2_114q XOR altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_rd_ptr_1_115q);
+ altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_rd_ptr_gray_2_167q <= (altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_rd_ptr_3_113q XOR altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_rd_ptr_2_114q);
+ altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_rd_ptr_gray_3_166q <= (altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_rd_ptr_4_112q XOR altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_rd_ptr_3_113q);
+ altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_rd_ptr_gray_4_165q <= altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_rd_ptr_4_112q;
+ END IF;
+ END PROCESS;
+ PROCESS (out_clk, out_reset_n)
+ BEGIN
+ IF (out_reset_n = '0') THEN
+ altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_empty_137q <= '1';
+ ELSIF (out_clk = '1' AND out_clk'event) THEN
+ altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_empty_137q <= s_wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_empty_460_dataout;
+ END IF;
+ if (now = 0 ns) then
+ altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_empty_137q <= '1' after 1 ps;
+ end if;
+ END PROCESS;
+ wire_nlO_w42w(0) <= NOT altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_empty_137q;
+ PROCESS (in_clk, in_reset_n)
+ BEGIN
+ IF (in_reset_n = '0') THEN
+ altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_full_142q <= '0';
+ altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_in_wr_ptr_0_110q <= '0';
+ altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_in_wr_ptr_1_109q <= '0';
+ altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_in_wr_ptr_2_108q <= '0';
+ altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_in_wr_ptr_3_107q <= '0';
+ altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_in_wr_ptr_4_106q <= '0';
+ altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_in_wr_ptr_gray_0_163q <= '0';
+ altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_in_wr_ptr_gray_1_147q <= '0';
+ altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_in_wr_ptr_gray_2_146q <= '0';
+ altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_in_wr_ptr_gray_3_145q <= '0';
+ altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_in_wr_ptr_gray_4_144q <= '0';
+ ELSIF (in_clk = '1' AND in_clk'event) THEN
+ altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_full_142q <= ((wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_next_in_wr_ptr_4_118m_dataout XOR wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_altera_dcfifo_synchronizer_bundle_read_crosser_altera_std_synchronizer_sync_4_u_664_dout) AND ((((NOT (wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_next_in_wr_ptr_0_122m_dataout XOR ((((wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_altera_dcfifo_synchronizer_bundle_read_crosser_altera_std_synchronizer_sync_4_u_664_dout XOR wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_altera_dcfifo_synchronizer_bundle_read_crosser_altera_std_synchronizer_sync_0_u_668_dout) XOR wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_altera_dcfifo_synchronizer_bundle_read_crosser_altera_std_synchronizer_sync_3_u_665_dout) XOR wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_altera_dcfifo_synchronizer_bundle_read_crosser_altera_std_synchronizer_sync_2_u_666_dout) XOR wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_altera_dcfifo_synchronizer_bundle_read_crosser_altera_std_synchronizer_sync_1_u_667_dout))) AND (NOT (wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_next_in_wr_ptr_1_121m_dataout XOR (((wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_altera_dcfifo_synchronizer_bundle_read_crosser_altera_std_synchronizer_sync_4_u_664_dout XOR wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_altera_dcfifo_synchronizer_bundle_read_crosser_altera_std_synchronizer_sync_1_u_667_dout) XOR wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_altera_dcfifo_synchronizer_bundle_read_crosser_altera_std_synchronizer_sync_3_u_665_dout) XOR wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_altera_dcfifo_synchronizer_bundle_read_crosser_altera_std_synchronizer_sync_2_u_666_dout
+)))) AND (NOT (wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_next_in_wr_ptr_2_120m_dataout XOR ((wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_altera_dcfifo_synchronizer_bundle_read_crosser_altera_std_synchronizer_sync_4_u_664_dout XOR wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_altera_dcfifo_synchronizer_bundle_read_crosser_altera_std_synchronizer_sync_2_u_666_dout) XOR wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_altera_dcfifo_synchronizer_bundle_read_crosser_altera_std_synchronizer_sync_3_u_665_dout)))) AND (NOT (wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_next_in_wr_ptr_3_119m_dataout XOR (wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_altera_dcfifo_synchronizer_bundle_read_crosser_altera_std_synchronizer_sync_4_u_664_dout XOR wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_altera_dcfifo_synchronizer_bundle_read_crosser_altera_std_synchronizer_sync_3_u_665_dout)))));
+ altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_in_wr_ptr_0_110q <= wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_next_in_wr_ptr_0_122m_dataout;
+ altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_in_wr_ptr_1_109q <= wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_next_in_wr_ptr_1_121m_dataout;
+ altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_in_wr_ptr_2_108q <= wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_next_in_wr_ptr_2_120m_dataout;
+ altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_in_wr_ptr_3_107q <= wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_next_in_wr_ptr_3_119m_dataout;
+ altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_in_wr_ptr_4_106q <= wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_next_in_wr_ptr_4_118m_dataout;
+ altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_in_wr_ptr_gray_0_163q <= (altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_in_wr_ptr_1_109q XOR altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_in_wr_ptr_0_110q);
+ altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_in_wr_ptr_gray_1_147q <= (altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_in_wr_ptr_2_108q XOR altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_in_wr_ptr_1_109q);
+ altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_in_wr_ptr_gray_2_146q <= (altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_in_wr_ptr_3_107q XOR altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_in_wr_ptr_2_108q);
+ altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_in_wr_ptr_gray_3_145q <= (altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_in_wr_ptr_4_106q XOR altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_in_wr_ptr_3_107q);
+ altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_in_wr_ptr_gray_4_144q <= altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_in_wr_ptr_4_106q;
+ END IF;
+ END PROCESS;
+ wire_nO_w1w(0) <= NOT altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_full_142q;
+ wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_mem_rd_ptr_0_129m_dataout <= wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_add1_124_o(0) WHEN s_wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_next_out_rd_ptr_123_dataout = '1' ELSE altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_rd_ptr_0_131q;
+ wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_mem_rd_ptr_1_128m_dataout <= wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_add1_124_o(1) WHEN s_wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_next_out_rd_ptr_123_dataout = '1' ELSE altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_rd_ptr_1_115q;
+ wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_mem_rd_ptr_2_127m_dataout <= wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_add1_124_o(2) WHEN s_wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_next_out_rd_ptr_123_dataout = '1' ELSE altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_rd_ptr_2_114q;
+ wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_mem_rd_ptr_3_126m_dataout <= wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_add1_124_o(3) WHEN s_wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_next_out_rd_ptr_123_dataout = '1' ELSE altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_rd_ptr_3_113q;
+ wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_next_in_wr_ptr_0_122m_dataout <= wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_add0_117_o(0) WHEN s_wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_next_in_wr_ptr_116_dataout = '1' ELSE altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_in_wr_ptr_0_110q;
+ wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_next_in_wr_ptr_1_121m_dataout <= wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_add0_117_o(1) WHEN s_wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_next_in_wr_ptr_116_dataout = '1' ELSE altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_in_wr_ptr_1_109q;
+ wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_next_in_wr_ptr_2_120m_dataout <= wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_add0_117_o(2) WHEN s_wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_next_in_wr_ptr_116_dataout = '1' ELSE altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_in_wr_ptr_2_108q;
+ wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_next_in_wr_ptr_3_119m_dataout <= wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_add0_117_o(3) WHEN s_wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_next_in_wr_ptr_116_dataout = '1' ELSE altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_in_wr_ptr_3_107q;
+ wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_next_in_wr_ptr_4_118m_dataout <= wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_add0_117_o(4) WHEN s_wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_next_in_wr_ptr_116_dataout = '1' ELSE altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_in_wr_ptr_4_106q;
+ wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_next_out_rd_ptr_4_125m_dataout <= wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_add1_124_o(4) WHEN s_wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_next_out_rd_ptr_123_dataout = '1' ELSE altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_rd_ptr_4_112q;
+ wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_add0_117_a <= ( altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_in_wr_ptr_4_106q & altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_in_wr_ptr_3_107q & altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_in_wr_ptr_2_108q & altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_in_wr_ptr_1_109q & altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_in_wr_ptr_0_110q);
+ wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_add0_117_b <= ( "0" & "0" & "0" & "0" & "1");
+ altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_add0_117 : oper_add
+ GENERIC MAP (
+ sgate_representation => 0,
+ width_a => 5,
+ width_b => 5,
+ width_o => 5
+ )
+ PORT MAP (
+ a => wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_add0_117_a,
+ b => wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_add0_117_b,
+ cin => wire_gnd,
+ o => wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_add0_117_o
+ );
+ wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_add1_124_a <= ( altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_rd_ptr_4_112q & altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_rd_ptr_3_113q & altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_rd_ptr_2_114q & altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_rd_ptr_1_115q & altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_out_rd_ptr_0_131q);
+ wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_add1_124_b <= ( "0" & "0" & "0" & "0" & "1");
+ altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_add1_124 : oper_add
+ GENERIC MAP (
+ sgate_representation => 0,
+ width_a => 5,
+ width_b => 5,
+ width_o => 5
+ )
+ PORT MAP (
+ a => wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_add1_124_a,
+ b => wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_add1_124_b,
+ cin => wire_gnd,
+ o => wire_altera_avalon_dc_fifo_0002_altera_avalon_dc_fifo_rxtx_dc_fifo_pauselen_add1_124_o
+ );
+
+ END RTL; --altera_avalon_dc_fifo_0002
+--synopsys translate_on
+--VALID FILE
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_avalon_mm_bridge/altera_avalon_mm_bridge_0001.vho b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_avalon_mm_bridge/altera_avalon_mm_bridge_0001.vho
new file mode 100644
index 0000000000..56ac3bfea1
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_avalon_mm_bridge/altera_avalon_mm_bridge_0001.vho
@@ -0,0 +1,77 @@
+--IP Functional Simulation Model
+--VERSION_BEGIN 11.1SP2 cbx_mgl 2012:01:25:21:26:09:SJ cbx_simgen 2012:01:25:21:25:27:SJ VERSION_END
+
+
+-- Copyright (C) 1991-2011 Altera Corporation
+-- Your use of Altera Corporation's design tools, logic functions
+-- and other software and tools, and its AMPP partner logic
+-- functions, and any output files from any of the foregoing
+-- (including device programming or simulation files), and any
+-- associated documentation or information are expressly subject
+-- to the terms and conditions of the Altera Program License
+-- Subscription Agreement, Altera MegaCore Function License
+-- Agreement, or other applicable license agreement, including,
+-- without limitation, that your use is for the sole purpose of
+-- programming logic devices manufactured by Altera and sold by
+-- Altera or its authorized distributors. Please refer to the
+-- applicable agreement for further details.
+
+-- You may only use these simulation model output files for simulation
+-- purposes and expressly not for synthesis or any other purposes (in which
+-- event Altera disclaims all warranties of any kind).
+
+
+--synopsys translate_off
+
+--synthesis_resources =
+ LIBRARY ieee;
+ USE ieee.std_logic_1164.all;
+
+ ENTITY altera_avalon_mm_bridge_0001 IS
+ PORT
+ (
+ clk : IN STD_LOGIC;
+ m0_address : OUT STD_LOGIC_VECTOR (13 DOWNTO 0);
+ m0_burstcount : OUT STD_LOGIC_VECTOR (0 DOWNTO 0);
+ m0_byteenable : OUT STD_LOGIC_VECTOR (3 DOWNTO 0);
+ m0_debugaccess : OUT STD_LOGIC;
+ m0_read : OUT STD_LOGIC;
+ m0_readdata : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
+ m0_readdatavalid : IN STD_LOGIC;
+ m0_waitrequest : IN STD_LOGIC;
+ m0_write : OUT STD_LOGIC;
+ m0_writedata : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
+ reset : IN STD_LOGIC;
+ s0_address : IN STD_LOGIC_VECTOR (13 DOWNTO 0);
+ s0_burstcount : IN STD_LOGIC_VECTOR (0 DOWNTO 0);
+ s0_byteenable : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
+ s0_debugaccess : IN STD_LOGIC;
+ s0_read : IN STD_LOGIC;
+ s0_readdata : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
+ s0_readdatavalid : OUT STD_LOGIC;
+ s0_waitrequest : OUT STD_LOGIC;
+ s0_write : IN STD_LOGIC;
+ s0_writedata : IN STD_LOGIC_VECTOR (31 DOWNTO 0)
+ );
+ END altera_avalon_mm_bridge_0001;
+
+ ARCHITECTURE RTL OF altera_avalon_mm_bridge_0001 IS
+
+ ATTRIBUTE synthesis_clearbox : natural;
+ ATTRIBUTE synthesis_clearbox OF RTL : ARCHITECTURE IS 1;
+ BEGIN
+
+ m0_address <= ( s0_address(13 DOWNTO 0));
+ m0_burstcount(0) <= ( s0_burstcount(0));
+ m0_byteenable <= ( s0_byteenable(3 DOWNTO 0));
+ m0_debugaccess <= s0_debugaccess;
+ m0_read <= s0_read;
+ m0_write <= s0_write;
+ m0_writedata <= ( s0_writedata(31 DOWNTO 0));
+ s0_readdata <= ( m0_readdata(31 DOWNTO 0));
+ s0_readdatavalid <= m0_readdatavalid;
+ s0_waitrequest <= m0_waitrequest;
+
+ END RTL; --altera_avalon_mm_bridge_0001
+--synopsys translate_on
+--VALID FILE
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_avalon_sc_fifo/altera_avalon_sc_fifo_0001.vho b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_avalon_sc_fifo/altera_avalon_sc_fifo_0001.vho
new file mode 100644
index 0000000000..5754ba9d9d
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_avalon_sc_fifo/altera_avalon_sc_fifo_0001.vho
@@ -0,0 +1,664 @@
+--IP Functional Simulation Model
+--VERSION_BEGIN 11.1SP2 cbx_mgl 2012:01:25:21:26:09:SJ cbx_simgen 2012:01:25:21:25:27:SJ VERSION_END
+
+
+-- Copyright (C) 1991-2011 Altera Corporation
+-- Your use of Altera Corporation's design tools, logic functions
+-- and other software and tools, and its AMPP partner logic
+-- functions, and any output files from any of the foregoing
+-- (including device programming or simulation files), and any
+-- associated documentation or information are expressly subject
+-- to the terms and conditions of the Altera Program License
+-- Subscription Agreement, Altera MegaCore Function License
+-- Agreement, or other applicable license agreement, including,
+-- without limitation, that your use is for the sole purpose of
+-- programming logic devices manufactured by Altera and sold by
+-- Altera or its authorized distributors. Please refer to the
+-- applicable agreement for further details.
+
+-- You may only use these simulation model output files for simulation
+-- purposes and expressly not for synthesis or any other purposes (in which
+-- event Altera disclaims all warranties of any kind).
+
+
+--synopsys translate_off
+
+--synthesis_resources = lut 140 mux21 74
+ LIBRARY ieee;
+ USE ieee.std_logic_1164.all;
+
+ ENTITY altera_avalon_sc_fifo_0001 IS
+ PORT
+ (
+ clk : IN STD_LOGIC;
+ in_data : IN STD_LOGIC_VECTOR (66 DOWNTO 0);
+ in_endofpacket : IN STD_LOGIC;
+ in_ready : OUT STD_LOGIC;
+ in_startofpacket : IN STD_LOGIC;
+ in_valid : IN STD_LOGIC;
+ out_data : OUT STD_LOGIC_VECTOR (66 DOWNTO 0);
+ out_endofpacket : OUT STD_LOGIC;
+ out_ready : IN STD_LOGIC;
+ out_startofpacket : OUT STD_LOGIC;
+ out_valid : OUT STD_LOGIC;
+ reset : IN STD_LOGIC
+ );
+ END altera_avalon_sc_fifo_0001;
+
+ ARCHITECTURE RTL OF altera_avalon_sc_fifo_0001 IS
+
+ ATTRIBUTE synthesis_clearbox : natural;
+ ATTRIBUTE synthesis_clearbox OF RTL : ARCHITECTURE IS 1;
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_0_431q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_10_414q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_11_413q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_12_412q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_13_411q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_14_410q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_15_409q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_16_408q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_17_407q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_18_406q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_19_405q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_1_423q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_20_404q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_21_403q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_22_402q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_23_401q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_24_400q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_25_399q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_26_398q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_27_397q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_28_396q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_29_395q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_2_422q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_30_394q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_31_393q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_32_392q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_33_391q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_34_390q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_35_389q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_36_388q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_37_387q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_38_386q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_39_385q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_3_421q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_40_384q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_41_383q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_42_382q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_43_381q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_44_380q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_45_379q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_46_378q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_47_377q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_48_376q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_49_375q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_4_420q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_50_374q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_51_373q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_52_372q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_53_371q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_54_370q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_55_369q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_56_368q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_57_367q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_58_366q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_59_365q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_5_419q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_60_364q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_61_363q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_62_362q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_63_361q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_64_360q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_65_359q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_66_358q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_67_357q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_68_356q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_6_418q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_7_417q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_8_416q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_9_415q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_0_434q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_1_471q : STD_LOGIC := '0';
+ SIGNAL wire_nl_w70w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_nl_w1w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_0_355q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_10_345q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_11_344q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_12_343q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_13_342q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_14_341q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_15_340q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_16_339q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_17_338q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_18_337q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_19_336q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_1_354q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_20_335q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_21_334q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_22_333q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_23_332q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_24_331q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_25_330q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_26_329q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_27_328q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_28_327q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_29_326q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_2_353q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_30_325q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_31_324q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_32_323q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_33_322q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_34_321q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_35_320q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_36_319q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_37_318q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_38_317q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_39_316q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_3_352q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_40_315q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_41_314q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_42_313q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_43_312q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_44_311q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_45_310q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_46_309q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_47_308q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_48_307q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_49_306q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_4_351q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_50_305q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_51_304q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_52_303q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_53_302q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_54_301q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_55_300q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_56_299q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_57_298q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_58_297q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_59_296q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_5_350q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_60_295q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_61_294q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_62_293q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_63_292q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_64_291q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_65_290q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_66_289q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_67_288q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_68_287q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_6_349q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_7_348q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_8_347q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_9_346q : STD_LOGIC := '0';
+ SIGNAL wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_149m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_150m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_151m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_152m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_153m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_154m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_155m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_156m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_157m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_158m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_159m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_160m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_161m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_162m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_163m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_164m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_165m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_166m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_167m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_168m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_169m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_170m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_171m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_172m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_173m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_174m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_175m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_176m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_177m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_178m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_179m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_180m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_181m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_182m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_183m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_184m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_185m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_186m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_187m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_188m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_189m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_190m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_191m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_192m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_193m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_194m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_195m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_196m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_197m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_198m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_199m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_200m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_201m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_202m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_203m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_204m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_205m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_206m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_207m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_208m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_209m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_210m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_211m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_212m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_213m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_214m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_215m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_216m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_217m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_0_723m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_1_724m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_428m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_429m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_432m_dataout : STD_LOGIC;
+ SIGNAL wire_w_lg_reset139w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL s_wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_always0_148_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_always2_427_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_read_424_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_write_426_dataout : STD_LOGIC;
+ SIGNAL s_wire_vcc : STD_LOGIC;
+ BEGIN
+
+ wire_w_lg_reset139w(0) <= NOT reset;
+ in_ready <= wire_nl_w1w(0);
+ out_data <= ( altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_66_289q & altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_65_290q & altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_64_291q & altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_63_292q & altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_62_293q & altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_61_294q & altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_60_295q & altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_59_296q & altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_58_297q & altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_57_298q & altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_56_299q & altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_55_300q & altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_54_301q & altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_53_302q & altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_52_303q & altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_51_304q
+ & altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_50_305q & altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_49_306q & altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_48_307q & altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_47_308q & altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_46_309q & altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_45_310q & altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_44_311q & altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_43_312q & altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_42_313q & altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_41_314q & altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_40_315q & altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_39_316q & altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_38_317q & altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_37_318q & altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_36_319q & altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_35_320q
+ & altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_34_321q & altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_33_322q & altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_32_323q & altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_31_324q & altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_30_325q & altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_29_326q & altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_28_327q & altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_27_328q & altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_26_329q & altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_25_330q & altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_24_331q & altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_23_332q & altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_22_333q & altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_21_334q & altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_20_335q & altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_19_336q
+ & altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_18_337q & altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_17_338q & altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_16_339q & altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_15_340q & altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_14_341q & altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_13_342q & altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_12_343q & altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_11_344q & altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_10_345q & altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_9_346q & altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_8_347q & altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_7_348q & altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_6_349q & altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_5_350q & altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_4_351q & altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_3_352q
+ & altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_2_353q & altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_1_354q & altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_0_355q);
+ out_endofpacket <= altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_67_288q;
+ out_startofpacket <= altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_68_287q;
+ out_valid <= altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_0_434q;
+ s_wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_always0_148_dataout <= (s_wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_read_424_dataout OR wire_nl_w70w(0));
+ s_wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_always2_427_dataout <= (s_wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_read_424_dataout XOR s_wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_write_426_dataout);
+ s_wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_read_424_dataout <= (altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_0_434q AND (out_ready OR wire_nl_w70w(0)));
+ s_wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_write_426_dataout <= (in_valid AND wire_nl_w1w(0));
+ s_wire_vcc <= '1';
+ PROCESS (clk, reset)
+ BEGIN
+ IF (reset = '1') THEN
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_0_431q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_10_414q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_11_413q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_12_412q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_13_411q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_14_410q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_15_409q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_16_408q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_17_407q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_18_406q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_19_405q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_1_423q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_20_404q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_21_403q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_22_402q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_23_401q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_24_400q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_25_399q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_26_398q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_27_397q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_28_396q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_29_395q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_2_422q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_30_394q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_31_393q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_32_392q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_33_391q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_34_390q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_35_389q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_36_388q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_37_387q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_38_386q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_39_385q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_3_421q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_40_384q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_41_383q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_42_382q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_43_381q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_44_380q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_45_379q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_46_378q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_47_377q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_48_376q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_49_375q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_4_420q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_50_374q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_51_373q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_52_372q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_53_371q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_54_370q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_55_369q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_56_368q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_57_367q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_58_366q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_59_365q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_5_419q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_60_364q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_61_363q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_62_362q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_63_361q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_64_360q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_65_359q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_66_358q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_67_357q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_68_356q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_6_418q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_7_417q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_8_416q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_9_415q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_0_434q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_1_471q <= '0';
+ ELSIF (clk = '1' AND clk'event) THEN
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_0_431q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_217m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_10_414q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_207m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_11_413q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_206m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_12_412q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_205m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_13_411q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_204m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_14_410q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_203m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_15_409q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_202m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_16_408q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_201m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_17_407q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_200m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_18_406q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_199m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_19_405q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_198m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_1_423q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_216m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_20_404q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_197m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_21_403q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_196m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_22_402q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_195m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_23_401q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_194m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_24_400q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_193m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_25_399q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_192m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_26_398q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_191m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_27_397q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_190m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_28_396q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_189m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_29_395q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_188m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_2_422q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_215m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_30_394q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_187m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_31_393q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_186m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_32_392q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_185m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_33_391q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_184m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_34_390q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_183m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_35_389q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_182m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_36_388q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_181m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_37_387q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_180m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_38_386q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_179m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_39_385q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_178m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_3_421q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_214m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_40_384q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_177m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_41_383q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_176m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_42_382q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_175m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_43_381q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_174m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_44_380q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_173m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_45_379q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_172m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_46_378q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_171m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_47_377q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_170m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_48_376q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_169m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_49_375q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_168m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_4_420q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_213m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_50_374q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_167m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_51_373q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_166m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_52_372q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_165m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_53_371q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_164m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_54_370q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_163m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_55_369q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_162m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_56_368q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_161m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_57_367q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_160m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_58_366q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_159m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_59_365q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_158m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_5_419q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_212m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_60_364q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_157m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_61_363q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_156m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_62_362q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_155m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_63_361q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_154m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_64_360q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_153m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_65_359q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_152m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_66_358q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_151m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_67_357q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_150m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_68_356q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_149m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_6_418q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_211m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_7_417q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_210m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_8_416q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_209m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_9_415q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_208m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_0_434q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_0_723m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_1_471q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_1_724m_dataout;
+ END IF;
+ END PROCESS;
+ wire_nl_w70w(0) <= NOT altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_0_434q;
+ wire_nl_w1w(0) <= NOT altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_1_471q;
+ PROCESS (clk, reset)
+ BEGIN
+ IF (reset = '1') THEN
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_0_355q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_10_345q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_11_344q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_12_343q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_13_342q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_14_341q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_15_340q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_16_339q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_17_338q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_18_337q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_19_336q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_1_354q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_20_335q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_21_334q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_22_333q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_23_332q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_24_331q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_25_330q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_26_329q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_27_328q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_28_327q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_29_326q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_2_353q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_30_325q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_31_324q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_32_323q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_33_322q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_34_321q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_35_320q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_36_319q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_37_318q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_38_317q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_39_316q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_3_352q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_40_315q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_41_314q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_42_313q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_43_312q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_44_311q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_45_310q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_46_309q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_47_308q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_48_307q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_49_306q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_4_351q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_50_305q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_51_304q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_52_303q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_53_302q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_54_301q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_55_300q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_56_299q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_57_298q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_58_297q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_59_296q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_5_350q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_60_295q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_61_294q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_62_293q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_63_292q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_64_291q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_65_290q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_66_289q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_67_288q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_68_287q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_6_349q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_7_348q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_8_347q <= '0';
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_9_346q <= '0';
+ ELSIF (clk = '1' AND clk'event) THEN
+ IF (s_wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_always0_148_dataout = '1') THEN
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_0_355q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_217m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_10_345q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_207m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_11_344q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_206m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_12_343q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_205m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_13_342q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_204m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_14_341q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_203m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_15_340q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_202m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_16_339q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_201m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_17_338q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_200m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_18_337q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_199m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_19_336q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_198m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_1_354q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_216m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_20_335q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_197m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_21_334q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_196m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_22_333q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_195m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_23_332q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_194m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_24_331q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_193m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_25_330q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_192m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_26_329q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_191m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_27_328q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_190m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_28_327q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_189m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_29_326q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_188m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_2_353q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_215m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_30_325q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_187m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_31_324q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_186m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_32_323q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_185m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_33_322q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_184m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_34_321q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_183m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_35_320q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_182m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_36_319q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_181m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_37_318q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_180m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_38_317q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_179m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_39_316q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_178m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_3_352q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_214m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_40_315q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_177m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_41_314q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_176m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_42_313q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_175m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_43_312q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_174m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_44_311q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_173m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_45_310q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_172m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_46_309q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_171m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_47_308q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_170m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_48_307q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_169m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_49_306q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_168m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_4_351q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_213m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_50_305q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_167m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_51_304q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_166m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_52_303q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_165m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_53_302q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_164m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_54_301q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_163m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_55_300q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_162m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_56_299q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_161m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_57_298q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_160m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_58_297q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_159m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_59_296q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_158m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_5_350q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_212m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_60_295q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_157m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_61_294q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_156m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_62_293q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_155m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_63_292q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_154m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_64_291q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_153m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_65_290q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_152m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_66_289q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_151m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_67_288q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_150m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_68_287q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_149m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_6_349q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_211m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_7_348q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_210m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_8_347q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_209m_dataout;
+ altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_9_346q <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_208m_dataout;
+ END IF;
+ END IF;
+ END PROCESS;
+ wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_149m_dataout <= in_startofpacket WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_68_356q;
+ wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_150m_dataout <= in_endofpacket WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_67_357q;
+ wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_151m_dataout <= in_data(66) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_66_358q;
+ wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_152m_dataout <= in_data(65) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_65_359q;
+ wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_153m_dataout <= in_data(64) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_64_360q;
+ wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_154m_dataout <= in_data(63) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_63_361q;
+ wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_155m_dataout <= in_data(62) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_62_362q;
+ wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_156m_dataout <= in_data(61) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_61_363q;
+ wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_157m_dataout <= in_data(60) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_60_364q;
+ wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_158m_dataout <= in_data(59) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_59_365q;
+ wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_159m_dataout <= in_data(58) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_58_366q;
+ wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_160m_dataout <= in_data(57) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_57_367q;
+ wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_161m_dataout <= in_data(56) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_56_368q;
+ wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_162m_dataout <= in_data(55) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_55_369q;
+ wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_163m_dataout <= in_data(54) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_54_370q;
+ wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_164m_dataout <= in_data(53) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_53_371q;
+ wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_165m_dataout <= in_data(52) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_52_372q;
+ wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_166m_dataout <= in_data(51) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_51_373q;
+ wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_167m_dataout <= in_data(50) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_50_374q;
+ wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_168m_dataout <= in_data(49) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_49_375q;
+ wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_169m_dataout <= in_data(48) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_48_376q;
+ wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_170m_dataout <= in_data(47) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_47_377q;
+ wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_171m_dataout <= in_data(46) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_46_378q;
+ wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_172m_dataout <= in_data(45) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_45_379q;
+ wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_173m_dataout <= in_data(44) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_44_380q;
+ wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_174m_dataout <= in_data(43) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_43_381q;
+ wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_175m_dataout <= in_data(42) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_42_382q;
+ wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_176m_dataout <= in_data(41) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_41_383q;
+ wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_177m_dataout <= in_data(40) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_40_384q;
+ wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_178m_dataout <= in_data(39) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_39_385q;
+ wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_179m_dataout <= in_data(38) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_38_386q;
+ wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_180m_dataout <= in_data(37) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_37_387q;
+ wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_181m_dataout <= in_data(36) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_36_388q;
+ wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_182m_dataout <= in_data(35) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_35_389q;
+ wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_183m_dataout <= in_data(34) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_34_390q;
+ wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_184m_dataout <= in_data(33) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_33_391q;
+ wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_185m_dataout <= in_data(32) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_32_392q;
+ wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_186m_dataout <= in_data(31) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_31_393q;
+ wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_187m_dataout <= in_data(30) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_30_394q;
+ wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_188m_dataout <= in_data(29) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_29_395q;
+ wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_189m_dataout <= in_data(28) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_28_396q;
+ wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_190m_dataout <= in_data(27) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_27_397q;
+ wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_191m_dataout <= in_data(26) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_26_398q;
+ wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_192m_dataout <= in_data(25) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_25_399q;
+ wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_193m_dataout <= in_data(24) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_24_400q;
+ wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_194m_dataout <= in_data(23) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_23_401q;
+ wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_195m_dataout <= in_data(22) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_22_402q;
+ wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_196m_dataout <= in_data(21) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_21_403q;
+ wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_197m_dataout <= in_data(20) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_20_404q;
+ wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_198m_dataout <= in_data(19) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_19_405q;
+ wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_199m_dataout <= in_data(18) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_18_406q;
+ wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_200m_dataout <= in_data(17) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_17_407q;
+ wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_201m_dataout <= in_data(16) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_16_408q;
+ wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_202m_dataout <= in_data(15) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_15_409q;
+ wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_203m_dataout <= in_data(14) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_14_410q;
+ wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_204m_dataout <= in_data(13) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_13_411q;
+ wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_205m_dataout <= in_data(12) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_12_412q;
+ wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_206m_dataout <= in_data(11) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_11_413q;
+ wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_207m_dataout <= in_data(10) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_10_414q;
+ wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_208m_dataout <= in_data(9) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_9_415q;
+ wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_209m_dataout <= in_data(8) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_8_416q;
+ wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_210m_dataout <= in_data(7) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_7_417q;
+ wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_211m_dataout <= in_data(6) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_6_418q;
+ wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_212m_dataout <= in_data(5) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_5_419q;
+ wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_213m_dataout <= in_data(4) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_4_420q;
+ wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_214m_dataout <= in_data(3) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_3_421q;
+ wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_215m_dataout <= in_data(2) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_2_422q;
+ wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_216m_dataout <= in_data(1) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_1_423q;
+ wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_217m_dataout <= in_data(0) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_0_431q;
+ wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_0_723m_dataout <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_429m_dataout WHEN s_wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_always2_427_dataout = '1' ELSE altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_0_434q;
+ wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_1_724m_dataout <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_432m_dataout WHEN s_wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_always2_427_dataout = '1' ELSE altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_1_471q;
+ wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_428m_dataout <= altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_1_471q WHEN s_wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_read_424_dataout = '1' ELSE altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_0_434q;
+ wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_429m_dataout <= wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_428m_dataout OR s_wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_write_426_dataout;
+ wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_432m_dataout <= altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_0_434q AND s_wire_altera_avalon_sc_fifo_0001_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_write_426_dataout;
+
+ END RTL; --altera_avalon_sc_fifo_0001
+--synopsys translate_on
+--VALID FILE
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_avalon_sc_fifo/altera_avalon_sc_fifo_0002.vho b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_avalon_sc_fifo/altera_avalon_sc_fifo_0002.vho
new file mode 100644
index 0000000000..2eb559c813
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_avalon_sc_fifo/altera_avalon_sc_fifo_0002.vho
@@ -0,0 +1,432 @@
+--IP Functional Simulation Model
+--VERSION_BEGIN 11.1SP2 cbx_mgl 2012:01:25:21:26:09:SJ cbx_simgen 2012:01:25:21:25:27:SJ VERSION_END
+
+
+-- Copyright (C) 1991-2011 Altera Corporation
+-- Your use of Altera Corporation's design tools, logic functions
+-- and other software and tools, and its AMPP partner logic
+-- functions, and any output files from any of the foregoing
+-- (including device programming or simulation files), and any
+-- associated documentation or information are expressly subject
+-- to the terms and conditions of the Altera Program License
+-- Subscription Agreement, Altera MegaCore Function License
+-- Agreement, or other applicable license agreement, including,
+-- without limitation, that your use is for the sole purpose of
+-- programming logic devices manufactured by Altera and sold by
+-- Altera or its authorized distributors. Please refer to the
+-- applicable agreement for further details.
+
+-- You may only use these simulation model output files for simulation
+-- purposes and expressly not for synthesis or any other purposes (in which
+-- event Altera disclaims all warranties of any kind).
+
+
+--synopsys translate_off
+
+--synthesis_resources = lut 66 mux21 69
+ LIBRARY ieee;
+ USE ieee.std_logic_1164.all;
+
+ ENTITY altera_avalon_sc_fifo_0002 IS
+ PORT
+ (
+ clk : IN STD_LOGIC;
+ in_data : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
+ in_ready : OUT STD_LOGIC;
+ in_valid : IN STD_LOGIC;
+ out_data : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
+ out_ready : IN STD_LOGIC;
+ out_valid : OUT STD_LOGIC;
+ reset : IN STD_LOGIC
+ );
+ END altera_avalon_sc_fifo_0002;
+
+ ARCHITECTURE RTL OF altera_avalon_sc_fifo_0002 IS
+
+ ATTRIBUTE synthesis_clearbox : natural;
+ ATTRIBUTE synthesis_clearbox OF RTL : ARCHITECTURE IS 1;
+ SIGNAL altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_0_208q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_10_191q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_11_190q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_12_189q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_13_188q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_14_187q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_15_186q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_16_185q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_17_184q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_18_183q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_19_182q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_1_200q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_20_181q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_21_180q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_22_179q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_23_178q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_24_177q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_25_176q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_26_175q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_27_174q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_28_173q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_29_172q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_2_199q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_30_171q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_31_170q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_3_198q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_4_197q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_5_196q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_6_195q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_7_194q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_8_193q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_9_192q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_used_0_211q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_used_1_285q : STD_LOGIC := '0';
+ SIGNAL wire_nl_w36w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_nl_w1w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_0_169q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_10_159q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_11_158q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_12_157q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_13_156q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_14_155q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_15_154q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_16_153q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_17_152q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_18_151q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_19_150q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_1_168q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_20_149q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_21_148q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_22_147q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_23_146q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_24_145q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_25_144q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_26_143q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_27_142q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_28_141q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_29_140q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_2_167q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_30_139q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_31_138q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_3_166q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_4_165q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_5_164q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_6_163q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_7_162q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_8_161q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_9_160q : STD_LOGIC := '0';
+ SIGNAL wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_100m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_101m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_102m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_103m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_104m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_105m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_74m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_75m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_76m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_77m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_78m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_79m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_80m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_81m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_82m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_83m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_84m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_85m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_86m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_87m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_88m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_89m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_90m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_91m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_92m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_93m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_94m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_95m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_96m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_97m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_98m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_99m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_used_0_467m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_used_1_468m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_used_205m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_used_206m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_used_209m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data_0_247m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data_10_237m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data_11_236m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data_12_235m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data_13_234m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data_14_233m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data_15_232m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data_16_231m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data_17_230m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data_18_229m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data_19_228m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data_1_246m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data_20_227m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data_21_226m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data_22_225m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data_23_224m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data_24_223m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data_25_222m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data_26_221m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data_27_220m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data_28_219m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data_29_218m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data_2_245m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data_30_217m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data_31_216m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data_3_244m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data_4_243m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data_5_242m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data_6_241m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data_7_240m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data_8_239m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data_9_238m_dataout : STD_LOGIC;
+ SIGNAL wire_w_lg_in_valid75w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_reset70w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w35w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL s_wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_always0_73_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_always2_204_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_always4_215_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_empty_213_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_read_201_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_write_203_dataout : STD_LOGIC;
+ SIGNAL s_wire_vcc : STD_LOGIC;
+ BEGIN
+
+ wire_w_lg_in_valid75w(0) <= NOT in_valid;
+ wire_w_lg_reset70w(0) <= NOT reset;
+ wire_w35w(0) <= NOT s_wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_empty_213_dataout;
+ in_ready <= wire_nl_w1w(0);
+ out_data <= ( wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data_31_216m_dataout & wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data_30_217m_dataout & wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data_29_218m_dataout & wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data_28_219m_dataout & wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data_27_220m_dataout & wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data_26_221m_dataout & wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data_25_222m_dataout & wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data_24_223m_dataout & wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data_23_224m_dataout & wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data_22_225m_dataout & wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data_21_226m_dataout & wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data_20_227m_dataout & wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data_19_228m_dataout & wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data_18_229m_dataout
+ & wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data_17_230m_dataout & wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data_16_231m_dataout & wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data_15_232m_dataout & wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data_14_233m_dataout & wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data_13_234m_dataout & wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data_12_235m_dataout & wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data_11_236m_dataout & wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data_10_237m_dataout & wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data_9_238m_dataout & wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data_8_239m_dataout & wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data_7_240m_dataout & wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data_6_241m_dataout & wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data_5_242m_dataout & wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data_4_243m_dataout
+ & wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data_3_244m_dataout & wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data_2_245m_dataout & wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data_1_246m_dataout & wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data_0_247m_dataout);
+ out_valid <= wire_w35w(0);
+ s_wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_always0_73_dataout <= (s_wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_read_201_dataout OR wire_nl_w36w(0));
+ s_wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_always2_204_dataout <= (s_wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_read_201_dataout XOR s_wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_write_203_dataout);
+ s_wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_always4_215_dataout <= (in_valid AND wire_nl_w36w(0));
+ s_wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_empty_213_dataout <= (wire_w_lg_in_valid75w(0) AND wire_nl_w36w(0));
+ s_wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_read_201_dataout <= (wire_w35w(0) AND (out_ready OR s_wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_empty_213_dataout));
+ s_wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_write_203_dataout <= (in_valid AND wire_nl_w1w(0));
+ s_wire_vcc <= '1';
+ PROCESS (clk, reset)
+ BEGIN
+ IF (reset = '1') THEN
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_0_208q <= '0';
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_10_191q <= '0';
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_11_190q <= '0';
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_12_189q <= '0';
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_13_188q <= '0';
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_14_187q <= '0';
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_15_186q <= '0';
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_16_185q <= '0';
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_17_184q <= '0';
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_18_183q <= '0';
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_19_182q <= '0';
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_1_200q <= '0';
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_20_181q <= '0';
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_21_180q <= '0';
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_22_179q <= '0';
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_23_178q <= '0';
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_24_177q <= '0';
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_25_176q <= '0';
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_26_175q <= '0';
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_27_174q <= '0';
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_28_173q <= '0';
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_29_172q <= '0';
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_2_199q <= '0';
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_30_171q <= '0';
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_31_170q <= '0';
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_3_198q <= '0';
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_4_197q <= '0';
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_5_196q <= '0';
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_6_195q <= '0';
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_7_194q <= '0';
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_8_193q <= '0';
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_9_192q <= '0';
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_used_0_211q <= '0';
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_used_1_285q <= '0';
+ ELSIF (clk = '1' AND clk'event) THEN
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_0_208q <= wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_105m_dataout;
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_10_191q <= wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_95m_dataout;
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_11_190q <= wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_94m_dataout;
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_12_189q <= wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_93m_dataout;
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_13_188q <= wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_92m_dataout;
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_14_187q <= wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_91m_dataout;
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_15_186q <= wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_90m_dataout;
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_16_185q <= wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_89m_dataout;
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_17_184q <= wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_88m_dataout;
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_18_183q <= wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_87m_dataout;
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_19_182q <= wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_86m_dataout;
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_1_200q <= wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_104m_dataout;
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_20_181q <= wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_85m_dataout;
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_21_180q <= wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_84m_dataout;
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_22_179q <= wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_83m_dataout;
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_23_178q <= wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_82m_dataout;
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_24_177q <= wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_81m_dataout;
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_25_176q <= wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_80m_dataout;
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_26_175q <= wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_79m_dataout;
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_27_174q <= wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_78m_dataout;
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_28_173q <= wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_77m_dataout;
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_29_172q <= wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_76m_dataout;
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_2_199q <= wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_103m_dataout;
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_30_171q <= wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_75m_dataout;
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_31_170q <= wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_74m_dataout;
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_3_198q <= wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_102m_dataout;
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_4_197q <= wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_101m_dataout;
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_5_196q <= wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_100m_dataout;
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_6_195q <= wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_99m_dataout;
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_7_194q <= wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_98m_dataout;
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_8_193q <= wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_97m_dataout;
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_9_192q <= wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_96m_dataout;
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_used_0_211q <= wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_used_0_467m_dataout;
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_used_1_285q <= wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_used_1_468m_dataout;
+ END IF;
+ END PROCESS;
+ wire_nl_w36w(0) <= NOT altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_used_0_211q;
+ wire_nl_w1w(0) <= NOT altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_used_1_285q;
+ PROCESS (clk, reset)
+ BEGIN
+ IF (reset = '1') THEN
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_0_169q <= '0';
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_10_159q <= '0';
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_11_158q <= '0';
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_12_157q <= '0';
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_13_156q <= '0';
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_14_155q <= '0';
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_15_154q <= '0';
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_16_153q <= '0';
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_17_152q <= '0';
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_18_151q <= '0';
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_19_150q <= '0';
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_1_168q <= '0';
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_20_149q <= '0';
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_21_148q <= '0';
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_22_147q <= '0';
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_23_146q <= '0';
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_24_145q <= '0';
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_25_144q <= '0';
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_26_143q <= '0';
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_27_142q <= '0';
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_28_141q <= '0';
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_29_140q <= '0';
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_2_167q <= '0';
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_30_139q <= '0';
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_31_138q <= '0';
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_3_166q <= '0';
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_4_165q <= '0';
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_5_164q <= '0';
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_6_163q <= '0';
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_7_162q <= '0';
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_8_161q <= '0';
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_9_160q <= '0';
+ ELSIF (clk = '1' AND clk'event) THEN
+ IF (s_wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_always0_73_dataout = '1') THEN
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_0_169q <= wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_105m_dataout;
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_10_159q <= wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_95m_dataout;
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_11_158q <= wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_94m_dataout;
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_12_157q <= wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_93m_dataout;
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_13_156q <= wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_92m_dataout;
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_14_155q <= wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_91m_dataout;
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_15_154q <= wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_90m_dataout;
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_16_153q <= wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_89m_dataout;
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_17_152q <= wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_88m_dataout;
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_18_151q <= wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_87m_dataout;
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_19_150q <= wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_86m_dataout;
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_1_168q <= wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_104m_dataout;
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_20_149q <= wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_85m_dataout;
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_21_148q <= wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_84m_dataout;
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_22_147q <= wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_83m_dataout;
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_23_146q <= wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_82m_dataout;
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_24_145q <= wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_81m_dataout;
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_25_144q <= wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_80m_dataout;
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_26_143q <= wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_79m_dataout;
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_27_142q <= wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_78m_dataout;
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_28_141q <= wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_77m_dataout;
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_29_140q <= wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_76m_dataout;
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_2_167q <= wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_103m_dataout;
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_30_139q <= wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_75m_dataout;
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_31_138q <= wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_74m_dataout;
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_3_166q <= wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_102m_dataout;
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_4_165q <= wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_101m_dataout;
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_5_164q <= wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_100m_dataout;
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_6_163q <= wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_99m_dataout;
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_7_162q <= wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_98m_dataout;
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_8_161q <= wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_97m_dataout;
+ altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_9_160q <= wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_96m_dataout;
+ END IF;
+ END IF;
+ END PROCESS;
+ wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_100m_dataout <= in_data(5) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_5_196q;
+ wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_101m_dataout <= in_data(4) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_4_197q;
+ wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_102m_dataout <= in_data(3) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_3_198q;
+ wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_103m_dataout <= in_data(2) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_2_199q;
+ wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_104m_dataout <= in_data(1) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_1_200q;
+ wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_105m_dataout <= in_data(0) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_0_208q;
+ wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_74m_dataout <= in_data(31) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_31_170q;
+ wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_75m_dataout <= in_data(30) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_30_171q;
+ wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_76m_dataout <= in_data(29) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_29_172q;
+ wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_77m_dataout <= in_data(28) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_28_173q;
+ wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_78m_dataout <= in_data(27) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_27_174q;
+ wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_79m_dataout <= in_data(26) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_26_175q;
+ wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_80m_dataout <= in_data(25) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_25_176q;
+ wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_81m_dataout <= in_data(24) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_24_177q;
+ wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_82m_dataout <= in_data(23) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_23_178q;
+ wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_83m_dataout <= in_data(22) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_22_179q;
+ wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_84m_dataout <= in_data(21) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_21_180q;
+ wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_85m_dataout <= in_data(20) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_20_181q;
+ wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_86m_dataout <= in_data(19) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_19_182q;
+ wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_87m_dataout <= in_data(18) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_18_183q;
+ wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_88m_dataout <= in_data(17) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_17_184q;
+ wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_89m_dataout <= in_data(16) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_16_185q;
+ wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_90m_dataout <= in_data(15) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_15_186q;
+ wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_91m_dataout <= in_data(14) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_14_187q;
+ wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_92m_dataout <= in_data(13) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_13_188q;
+ wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_93m_dataout <= in_data(12) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_12_189q;
+ wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_94m_dataout <= in_data(11) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_11_190q;
+ wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_95m_dataout <= in_data(10) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_10_191q;
+ wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_96m_dataout <= in_data(9) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_9_192q;
+ wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_97m_dataout <= in_data(8) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_8_193q;
+ wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_98m_dataout <= in_data(7) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_7_194q;
+ wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_99m_dataout <= in_data(6) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_1_6_195q;
+ wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_used_0_467m_dataout <= wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_used_206m_dataout WHEN s_wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_always2_204_dataout = '1' ELSE altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_used_0_211q;
+ wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_used_1_468m_dataout <= wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_used_209m_dataout WHEN s_wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_always2_204_dataout = '1' ELSE altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_used_1_285q;
+ wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_used_205m_dataout <= altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_used_1_285q WHEN s_wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_read_201_dataout = '1' ELSE altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_used_0_211q;
+ wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_used_206m_dataout <= wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_used_205m_dataout OR s_wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_write_203_dataout;
+ wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_used_209m_dataout <= altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_used_0_211q AND s_wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_write_203_dataout;
+ wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data_0_247m_dataout <= in_data(0) WHEN s_wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_always4_215_dataout = '1' ELSE altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_0_169q;
+ wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data_10_237m_dataout <= in_data(10) WHEN s_wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_always4_215_dataout = '1' ELSE altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_10_159q;
+ wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data_11_236m_dataout <= in_data(11) WHEN s_wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_always4_215_dataout = '1' ELSE altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_11_158q;
+ wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data_12_235m_dataout <= in_data(12) WHEN s_wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_always4_215_dataout = '1' ELSE altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_12_157q;
+ wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data_13_234m_dataout <= in_data(13) WHEN s_wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_always4_215_dataout = '1' ELSE altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_13_156q;
+ wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data_14_233m_dataout <= in_data(14) WHEN s_wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_always4_215_dataout = '1' ELSE altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_14_155q;
+ wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data_15_232m_dataout <= in_data(15) WHEN s_wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_always4_215_dataout = '1' ELSE altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_15_154q;
+ wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data_16_231m_dataout <= in_data(16) WHEN s_wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_always4_215_dataout = '1' ELSE altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_16_153q;
+ wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data_17_230m_dataout <= in_data(17) WHEN s_wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_always4_215_dataout = '1' ELSE altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_17_152q;
+ wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data_18_229m_dataout <= in_data(18) WHEN s_wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_always4_215_dataout = '1' ELSE altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_18_151q;
+ wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data_19_228m_dataout <= in_data(19) WHEN s_wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_always4_215_dataout = '1' ELSE altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_19_150q;
+ wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data_1_246m_dataout <= in_data(1) WHEN s_wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_always4_215_dataout = '1' ELSE altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_1_168q;
+ wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data_20_227m_dataout <= in_data(20) WHEN s_wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_always4_215_dataout = '1' ELSE altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_20_149q;
+ wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data_21_226m_dataout <= in_data(21) WHEN s_wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_always4_215_dataout = '1' ELSE altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_21_148q;
+ wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data_22_225m_dataout <= in_data(22) WHEN s_wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_always4_215_dataout = '1' ELSE altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_22_147q;
+ wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data_23_224m_dataout <= in_data(23) WHEN s_wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_always4_215_dataout = '1' ELSE altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_23_146q;
+ wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data_24_223m_dataout <= in_data(24) WHEN s_wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_always4_215_dataout = '1' ELSE altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_24_145q;
+ wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data_25_222m_dataout <= in_data(25) WHEN s_wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_always4_215_dataout = '1' ELSE altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_25_144q;
+ wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data_26_221m_dataout <= in_data(26) WHEN s_wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_always4_215_dataout = '1' ELSE altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_26_143q;
+ wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data_27_220m_dataout <= in_data(27) WHEN s_wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_always4_215_dataout = '1' ELSE altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_27_142q;
+ wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data_28_219m_dataout <= in_data(28) WHEN s_wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_always4_215_dataout = '1' ELSE altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_28_141q;
+ wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data_29_218m_dataout <= in_data(29) WHEN s_wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_always4_215_dataout = '1' ELSE altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_29_140q;
+ wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data_2_245m_dataout <= in_data(2) WHEN s_wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_always4_215_dataout = '1' ELSE altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_2_167q;
+ wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data_30_217m_dataout <= in_data(30) WHEN s_wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_always4_215_dataout = '1' ELSE altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_30_139q;
+ wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data_31_216m_dataout <= in_data(31) WHEN s_wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_always4_215_dataout = '1' ELSE altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_31_138q;
+ wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data_3_244m_dataout <= in_data(3) WHEN s_wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_always4_215_dataout = '1' ELSE altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_3_166q;
+ wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data_4_243m_dataout <= in_data(4) WHEN s_wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_always4_215_dataout = '1' ELSE altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_4_165q;
+ wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data_5_242m_dataout <= in_data(5) WHEN s_wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_always4_215_dataout = '1' ELSE altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_5_164q;
+ wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data_6_241m_dataout <= in_data(6) WHEN s_wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_always4_215_dataout = '1' ELSE altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_6_163q;
+ wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data_7_240m_dataout <= in_data(7) WHEN s_wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_always4_215_dataout = '1' ELSE altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_7_162q;
+ wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data_8_239m_dataout <= in_data(8) WHEN s_wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_always4_215_dataout = '1' ELSE altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_8_161q;
+ wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data_9_238m_dataout <= in_data(9) WHEN s_wire_altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_always4_215_dataout = '1' ELSE altera_avalon_sc_fifo_0002_altera_avalon_sc_fifo_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_mem_0_9_160q;
+
+ END RTL; --altera_avalon_sc_fifo_0002
+--synopsys translate_on
+--VALID FILE
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_avalon_sc_fifo/altera_avalon_sc_fifo_0003.vho b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_avalon_sc_fifo/altera_avalon_sc_fifo_0003.vho
new file mode 100644
index 0000000000..57e0b1e004
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_avalon_sc_fifo/altera_avalon_sc_fifo_0003.vho
@@ -0,0 +1,1076 @@
+--IP Functional Simulation Model
+--VERSION_BEGIN 11.1SP2 cbx_mgl 2012:01:25:21:26:09:SJ cbx_simgen 2012:01:25:21:25:27:SJ VERSION_END
+
+
+-- Copyright (C) 1991-2011 Altera Corporation
+-- Your use of Altera Corporation's design tools, logic functions
+-- and other software and tools, and its AMPP partner logic
+-- functions, and any output files from any of the foregoing
+-- (including device programming or simulation files), and any
+-- associated documentation or information are expressly subject
+-- to the terms and conditions of the Altera Program License
+-- Subscription Agreement, Altera MegaCore Function License
+-- Agreement, or other applicable license agreement, including,
+-- without limitation, that your use is for the sole purpose of
+-- programming logic devices manufactured by Altera and sold by
+-- Altera or its authorized distributors. Please refer to the
+-- applicable agreement for further details.
+
+-- You may only use these simulation model output files for simulation
+-- purposes and expressly not for synthesis or any other purposes (in which
+-- event Altera disclaims all warranties of any kind).
+
+
+--synopsys translate_off
+
+--synthesis_resources = lut 219 mux21 151
+ LIBRARY ieee;
+ USE ieee.std_logic_1164.all;
+
+ ENTITY altera_avalon_sc_fifo_0003 IS
+ PORT
+ (
+ clk : IN STD_LOGIC;
+ in_data : IN STD_LOGIC_VECTOR (69 DOWNTO 0);
+ in_endofpacket : IN STD_LOGIC;
+ in_ready : OUT STD_LOGIC;
+ in_startofpacket : IN STD_LOGIC;
+ in_valid : IN STD_LOGIC;
+ out_data : OUT STD_LOGIC_VECTOR (69 DOWNTO 0);
+ out_endofpacket : OUT STD_LOGIC;
+ out_ready : IN STD_LOGIC;
+ out_startofpacket : OUT STD_LOGIC;
+ out_valid : OUT STD_LOGIC;
+ reset : IN STD_LOGIC
+ );
+ END altera_avalon_sc_fifo_0003;
+
+ ARCHITECTURE RTL OF altera_avalon_sc_fifo_0003 IS
+
+ ATTRIBUTE synthesis_clearbox : natural;
+ ATTRIBUTE synthesis_clearbox OF RTL : ARCHITECTURE IS 1;
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_0_667q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_10_650q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_11_649q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_12_648q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_13_647q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_14_646q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_15_645q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_16_644q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_17_643q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_18_642q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_19_641q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_1_659q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_20_640q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_21_639q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_22_638q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_23_637q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_24_636q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_25_635q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_26_634q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_27_633q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_28_632q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_29_631q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_2_658q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_30_630q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_31_629q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_32_628q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_33_627q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_34_626q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_35_625q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_36_624q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_37_623q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_38_622q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_39_621q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_3_657q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_40_620q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_41_619q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_42_618q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_43_617q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_44_616q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_45_615q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_46_614q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_47_613q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_48_612q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_49_611q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_4_656q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_50_610q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_51_609q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_52_608q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_53_607q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_54_606q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_55_605q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_56_604q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_57_603q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_58_602q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_59_601q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_5_655q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_60_600q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_61_599q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_62_598q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_63_597q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_64_596q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_65_595q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_66_594q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_67_593q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_68_592q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_69_591q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_6_654q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_70_590q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_71_589q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_7_653q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_8_652q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_9_651q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_0_670q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_2_674q : STD_LOGIC := '0';
+ SIGNAL wire_ni_w73w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_ni_w1w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_0_588q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_10_578q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_11_577q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_12_576q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_13_575q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_14_574q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_15_573q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_16_572q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_17_571q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_18_570q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_19_569q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_1_587q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_20_568q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_21_567q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_22_566q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_23_565q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_24_564q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_25_563q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_26_562q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_27_561q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_28_560q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_29_559q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_2_586q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_30_558q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_31_557q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_32_556q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_33_555q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_34_554q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_35_553q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_36_552q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_37_551q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_38_550q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_39_549q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_3_585q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_40_548q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_41_547q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_42_546q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_43_545q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_44_544q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_45_543q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_46_542q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_47_541q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_48_540q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_49_539q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_4_584q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_50_538q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_51_537q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_52_536q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_53_535q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_54_534q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_55_533q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_56_532q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_57_531q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_58_530q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_59_529q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_5_583q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_60_528q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_61_527q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_62_526q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_63_525q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_64_524q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_65_523q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_66_522q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_67_521q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_68_520q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_69_519q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_6_582q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_70_518q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_71_517q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_7_581q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_8_580q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_9_579q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_1_711q : STD_LOGIC := '0';
+ SIGNAL wire_nlO_w75w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_0_516q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_10_361q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_11_360q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_12_359q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_13_358q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_14_357q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_15_356q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_16_355q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_17_354q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_18_353q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_19_352q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_1_370q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_20_351q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_21_350q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_22_349q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_23_348q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_24_347q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_25_346q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_26_345q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_27_344q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_28_343q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_29_342q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_2_369q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_30_341q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_31_340q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_32_339q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_33_338q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_34_337q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_35_336q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_36_335q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_37_334q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_38_333q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_39_332q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_3_368q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_40_331q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_41_330q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_42_329q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_43_328q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_44_327q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_45_326q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_46_325q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_47_324q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_48_323q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_49_322q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_4_367q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_50_321q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_51_320q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_52_319q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_53_318q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_54_317q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_55_316q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_56_315q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_57_314q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_58_313q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_59_312q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_5_366q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_60_311q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_61_310q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_62_309q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_63_308q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_64_307q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_65_306q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_66_305q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_67_304q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_68_303q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_69_302q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_6_365q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_70_301q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_71_300q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_7_364q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_8_363q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_9_362q : STD_LOGIC := '0';
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_156m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_157m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_158m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_159m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_160m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_161m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_162m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_163m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_164m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_165m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_166m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_167m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_168m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_169m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_170m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_171m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_172m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_173m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_174m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_175m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_176m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_177m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_178m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_179m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_180m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_181m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_182m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_183m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_184m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_185m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_186m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_187m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_188m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_189m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_190m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_191m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_192m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_193m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_194m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_195m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_196m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_197m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_198m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_199m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_200m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_201m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_202m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_203m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_204m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_205m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_206m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_207m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_208m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_209m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_210m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_211m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_212m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_213m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_214m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_215m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_216m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_217m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_218m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_219m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_220m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_221m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_222m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_223m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_224m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_225m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_226m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_227m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_372m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_373m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_374m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_375m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_376m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_377m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_378m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_379m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_380m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_381m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_382m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_383m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_384m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_385m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_386m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_387m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_388m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_389m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_390m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_391m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_392m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_393m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_394m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_395m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_396m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_397m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_398m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_399m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_400m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_401m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_402m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_403m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_404m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_405m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_406m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_407m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_408m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_409m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_410m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_411m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_412m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_413m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_414m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_415m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_416m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_417m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_418m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_419m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_420m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_421m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_422m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_423m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_424m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_425m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_426m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_427m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_428m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_429m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_430m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_431m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_432m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_433m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_434m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_435m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_436m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_437m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_438m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_439m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_440m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_441m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_442m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_443m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_0_969m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_2_970m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_664m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_665m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_668m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_671m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_672m_dataout : STD_LOGIC;
+ SIGNAL wire_w_lg_reset146w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL s_wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_always0_154_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_always1_371_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_always3_663_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_read_660_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_write_662_dataout : STD_LOGIC;
+ SIGNAL s_wire_vcc : STD_LOGIC;
+ BEGIN
+
+ wire_w_lg_reset146w(0) <= NOT reset;
+ in_ready <= wire_ni_w1w(0);
+ out_data <= ( altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_69_302q & altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_68_303q & altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_67_304q & altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_66_305q & altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_65_306q & altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_64_307q & altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_63_308q & altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_62_309q & altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_61_310q & altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_60_311q & altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_59_312q & altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_58_313q & altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_57_314q & altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_56_315q
+ & altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_55_316q & altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_54_317q & altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_53_318q & altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_52_319q & altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_51_320q & altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_50_321q & altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_49_322q & altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_48_323q & altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_47_324q & altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_46_325q & altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_45_326q & altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_44_327q & altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_43_328q & altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_42_329q
+ & altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_41_330q & altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_40_331q & altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_39_332q & altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_38_333q & altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_37_334q & altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_36_335q & altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_35_336q & altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_34_337q & altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_33_338q & altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_32_339q & altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_31_340q & altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_30_341q & altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_29_342q & altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_28_343q
+ & altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_27_344q & altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_26_345q & altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_25_346q & altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_24_347q & altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_23_348q & altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_22_349q & altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_21_350q & altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_20_351q & altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_19_352q & altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_18_353q & altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_17_354q & altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_16_355q & altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_15_356q & altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_14_357q
+ & altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_13_358q & altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_12_359q & altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_11_360q & altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_10_361q & altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_9_362q & altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_8_363q & altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_7_364q & altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_6_365q & altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_5_366q & altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_4_367q & altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_3_368q & altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_2_369q & altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_1_370q & altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_0_516q
+);
+ out_endofpacket <= altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_70_301q;
+ out_startofpacket <= altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_71_300q;
+ out_valid <= altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_0_670q;
+ s_wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_always0_154_dataout <= (s_wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_read_660_dataout OR wire_ni_w73w(0));
+ s_wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_always1_371_dataout <= (s_wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_read_660_dataout OR wire_nlO_w75w(0));
+ s_wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_always3_663_dataout <= (s_wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_read_660_dataout XOR s_wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_write_662_dataout);
+ s_wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_read_660_dataout <= (altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_0_670q AND (out_ready OR wire_ni_w73w(0)));
+ s_wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_write_662_dataout <= (in_valid AND wire_ni_w1w(0));
+ s_wire_vcc <= '1';
+ PROCESS (clk, reset)
+ BEGIN
+ IF (reset = '1') THEN
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_0_667q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_10_650q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_11_649q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_12_648q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_13_647q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_14_646q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_15_645q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_16_644q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_17_643q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_18_642q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_19_641q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_1_659q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_20_640q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_21_639q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_22_638q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_23_637q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_24_636q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_25_635q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_26_634q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_27_633q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_28_632q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_29_631q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_2_658q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_30_630q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_31_629q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_32_628q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_33_627q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_34_626q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_35_625q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_36_624q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_37_623q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_38_622q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_39_621q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_3_657q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_40_620q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_41_619q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_42_618q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_43_617q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_44_616q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_45_615q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_46_614q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_47_613q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_48_612q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_49_611q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_4_656q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_50_610q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_51_609q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_52_608q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_53_607q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_54_606q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_55_605q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_56_604q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_57_603q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_58_602q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_59_601q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_5_655q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_60_600q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_61_599q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_62_598q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_63_597q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_64_596q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_65_595q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_66_594q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_67_593q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_68_592q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_69_591q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_6_654q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_70_590q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_71_589q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_7_653q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_8_652q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_9_651q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_0_670q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_2_674q <= '0';
+ ELSIF (clk = '1' AND clk'event) THEN
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_0_667q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_443m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_10_650q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_433m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_11_649q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_432m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_12_648q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_431m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_13_647q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_430m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_14_646q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_429m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_15_645q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_428m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_16_644q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_427m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_17_643q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_426m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_18_642q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_425m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_19_641q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_424m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_1_659q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_442m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_20_640q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_423m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_21_639q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_422m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_22_638q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_421m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_23_637q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_420m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_24_636q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_419m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_25_635q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_418m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_26_634q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_417m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_27_633q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_416m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_28_632q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_415m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_29_631q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_414m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_2_658q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_441m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_30_630q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_413m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_31_629q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_412m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_32_628q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_411m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_33_627q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_410m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_34_626q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_409m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_35_625q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_408m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_36_624q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_407m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_37_623q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_406m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_38_622q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_405m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_39_621q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_404m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_3_657q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_440m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_40_620q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_403m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_41_619q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_402m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_42_618q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_401m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_43_617q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_400m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_44_616q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_399m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_45_615q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_398m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_46_614q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_397m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_47_613q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_396m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_48_612q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_395m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_49_611q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_394m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_4_656q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_439m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_50_610q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_393m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_51_609q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_392m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_52_608q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_391m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_53_607q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_390m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_54_606q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_389m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_55_605q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_388m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_56_604q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_387m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_57_603q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_386m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_58_602q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_385m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_59_601q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_384m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_5_655q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_438m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_60_600q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_383m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_61_599q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_382m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_62_598q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_381m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_63_597q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_380m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_64_596q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_379m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_65_595q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_378m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_66_594q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_377m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_67_593q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_376m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_68_592q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_375m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_69_591q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_374m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_6_654q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_437m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_70_590q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_373m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_71_589q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_372m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_7_653q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_436m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_8_652q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_435m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_9_651q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_434m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_0_670q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_0_969m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_2_674q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_2_970m_dataout;
+ END IF;
+ END PROCESS;
+ wire_ni_w73w(0) <= NOT altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_0_670q;
+ wire_ni_w1w(0) <= NOT altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_2_674q;
+ PROCESS (clk, reset)
+ BEGIN
+ IF (reset = '1') THEN
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_0_588q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_10_578q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_11_577q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_12_576q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_13_575q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_14_574q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_15_573q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_16_572q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_17_571q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_18_570q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_19_569q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_1_587q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_20_568q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_21_567q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_22_566q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_23_565q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_24_564q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_25_563q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_26_562q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_27_561q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_28_560q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_29_559q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_2_586q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_30_558q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_31_557q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_32_556q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_33_555q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_34_554q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_35_553q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_36_552q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_37_551q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_38_550q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_39_549q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_3_585q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_40_548q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_41_547q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_42_546q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_43_545q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_44_544q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_45_543q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_46_542q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_47_541q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_48_540q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_49_539q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_4_584q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_50_538q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_51_537q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_52_536q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_53_535q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_54_534q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_55_533q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_56_532q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_57_531q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_58_530q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_59_529q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_5_583q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_60_528q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_61_527q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_62_526q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_63_525q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_64_524q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_65_523q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_66_522q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_67_521q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_68_520q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_69_519q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_6_582q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_70_518q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_71_517q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_7_581q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_8_580q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_9_579q <= '0';
+ ELSIF (clk = '1' AND clk'event) THEN
+ IF (s_wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_always1_371_dataout = '1') THEN
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_0_588q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_443m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_10_578q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_433m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_11_577q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_432m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_12_576q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_431m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_13_575q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_430m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_14_574q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_429m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_15_573q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_428m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_16_572q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_427m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_17_571q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_426m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_18_570q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_425m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_19_569q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_424m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_1_587q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_442m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_20_568q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_423m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_21_567q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_422m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_22_566q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_421m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_23_565q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_420m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_24_564q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_419m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_25_563q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_418m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_26_562q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_417m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_27_561q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_416m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_28_560q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_415m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_29_559q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_414m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_2_586q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_441m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_30_558q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_413m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_31_557q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_412m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_32_556q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_411m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_33_555q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_410m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_34_554q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_409m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_35_553q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_408m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_36_552q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_407m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_37_551q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_406m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_38_550q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_405m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_39_549q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_404m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_3_585q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_440m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_40_548q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_403m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_41_547q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_402m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_42_546q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_401m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_43_545q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_400m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_44_544q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_399m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_45_543q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_398m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_46_542q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_397m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_47_541q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_396m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_48_540q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_395m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_49_539q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_394m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_4_584q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_439m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_50_538q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_393m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_51_537q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_392m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_52_536q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_391m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_53_535q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_390m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_54_534q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_389m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_55_533q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_388m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_56_532q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_387m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_57_531q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_386m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_58_530q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_385m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_59_529q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_384m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_5_583q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_438m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_60_528q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_383m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_61_527q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_382m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_62_526q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_381m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_63_525q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_380m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_64_524q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_379m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_65_523q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_378m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_66_522q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_377m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_67_521q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_376m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_68_520q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_375m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_69_519q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_374m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_6_582q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_437m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_70_518q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_373m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_71_517q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_372m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_7_581q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_436m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_8_580q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_435m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_9_579q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_434m_dataout;
+ END IF;
+ END IF;
+ END PROCESS;
+ PROCESS (clk, reset)
+ BEGIN
+ IF (reset = '1') THEN
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_1_711q <= '0';
+ ELSIF (clk = '1' AND clk'event) THEN
+ IF (s_wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_always3_663_dataout = '1') THEN
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_1_711q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_672m_dataout;
+ END IF;
+ END IF;
+ END PROCESS;
+ wire_nlO_w75w(0) <= NOT altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_1_711q;
+ PROCESS (clk, reset)
+ BEGIN
+ IF (reset = '1') THEN
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_0_516q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_10_361q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_11_360q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_12_359q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_13_358q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_14_357q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_15_356q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_16_355q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_17_354q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_18_353q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_19_352q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_1_370q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_20_351q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_21_350q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_22_349q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_23_348q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_24_347q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_25_346q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_26_345q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_27_344q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_28_343q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_29_342q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_2_369q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_30_341q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_31_340q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_32_339q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_33_338q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_34_337q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_35_336q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_36_335q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_37_334q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_38_333q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_39_332q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_3_368q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_40_331q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_41_330q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_42_329q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_43_328q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_44_327q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_45_326q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_46_325q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_47_324q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_48_323q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_49_322q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_4_367q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_50_321q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_51_320q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_52_319q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_53_318q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_54_317q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_55_316q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_56_315q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_57_314q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_58_313q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_59_312q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_5_366q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_60_311q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_61_310q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_62_309q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_63_308q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_64_307q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_65_306q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_66_305q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_67_304q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_68_303q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_69_302q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_6_365q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_70_301q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_71_300q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_7_364q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_8_363q <= '0';
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_9_362q <= '0';
+ ELSIF (clk = '1' AND clk'event) THEN
+ IF (s_wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_always0_154_dataout = '1') THEN
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_0_516q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_227m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_10_361q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_217m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_11_360q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_216m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_12_359q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_215m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_13_358q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_214m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_14_357q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_213m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_15_356q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_212m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_16_355q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_211m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_17_354q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_210m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_18_353q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_209m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_19_352q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_208m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_1_370q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_226m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_20_351q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_207m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_21_350q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_206m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_22_349q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_205m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_23_348q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_204m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_24_347q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_203m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_25_346q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_202m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_26_345q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_201m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_27_344q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_200m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_28_343q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_199m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_29_342q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_198m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_2_369q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_225m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_30_341q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_197m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_31_340q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_196m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_32_339q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_195m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_33_338q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_194m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_34_337q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_193m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_35_336q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_192m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_36_335q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_191m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_37_334q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_190m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_38_333q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_189m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_39_332q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_188m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_3_368q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_224m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_40_331q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_187m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_41_330q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_186m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_42_329q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_185m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_43_328q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_184m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_44_327q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_183m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_45_326q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_182m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_46_325q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_181m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_47_324q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_180m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_48_323q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_179m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_49_322q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_178m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_4_367q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_223m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_50_321q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_177m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_51_320q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_176m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_52_319q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_175m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_53_318q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_174m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_54_317q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_173m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_55_316q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_172m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_56_315q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_171m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_57_314q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_170m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_58_313q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_169m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_59_312q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_168m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_5_366q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_222m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_60_311q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_167m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_61_310q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_166m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_62_309q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_165m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_63_308q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_164m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_64_307q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_163m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_65_306q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_162m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_66_305q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_161m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_67_304q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_160m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_68_303q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_159m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_69_302q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_158m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_6_365q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_221m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_70_301q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_157m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_71_300q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_156m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_7_364q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_220m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_8_363q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_219m_dataout;
+ altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_9_362q <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_218m_dataout;
+ END IF;
+ END IF;
+ END PROCESS;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_156m_dataout <= in_startofpacket WHEN wire_nlO_w75w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_71_517q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_157m_dataout <= in_endofpacket WHEN wire_nlO_w75w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_70_518q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_158m_dataout <= in_data(69) WHEN wire_nlO_w75w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_69_519q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_159m_dataout <= in_data(68) WHEN wire_nlO_w75w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_68_520q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_160m_dataout <= in_data(67) WHEN wire_nlO_w75w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_67_521q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_161m_dataout <= in_data(66) WHEN wire_nlO_w75w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_66_522q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_162m_dataout <= in_data(65) WHEN wire_nlO_w75w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_65_523q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_163m_dataout <= in_data(64) WHEN wire_nlO_w75w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_64_524q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_164m_dataout <= in_data(63) WHEN wire_nlO_w75w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_63_525q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_165m_dataout <= in_data(62) WHEN wire_nlO_w75w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_62_526q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_166m_dataout <= in_data(61) WHEN wire_nlO_w75w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_61_527q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_167m_dataout <= in_data(60) WHEN wire_nlO_w75w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_60_528q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_168m_dataout <= in_data(59) WHEN wire_nlO_w75w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_59_529q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_169m_dataout <= in_data(58) WHEN wire_nlO_w75w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_58_530q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_170m_dataout <= in_data(57) WHEN wire_nlO_w75w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_57_531q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_171m_dataout <= in_data(56) WHEN wire_nlO_w75w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_56_532q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_172m_dataout <= in_data(55) WHEN wire_nlO_w75w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_55_533q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_173m_dataout <= in_data(54) WHEN wire_nlO_w75w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_54_534q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_174m_dataout <= in_data(53) WHEN wire_nlO_w75w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_53_535q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_175m_dataout <= in_data(52) WHEN wire_nlO_w75w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_52_536q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_176m_dataout <= in_data(51) WHEN wire_nlO_w75w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_51_537q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_177m_dataout <= in_data(50) WHEN wire_nlO_w75w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_50_538q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_178m_dataout <= in_data(49) WHEN wire_nlO_w75w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_49_539q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_179m_dataout <= in_data(48) WHEN wire_nlO_w75w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_48_540q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_180m_dataout <= in_data(47) WHEN wire_nlO_w75w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_47_541q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_181m_dataout <= in_data(46) WHEN wire_nlO_w75w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_46_542q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_182m_dataout <= in_data(45) WHEN wire_nlO_w75w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_45_543q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_183m_dataout <= in_data(44) WHEN wire_nlO_w75w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_44_544q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_184m_dataout <= in_data(43) WHEN wire_nlO_w75w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_43_545q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_185m_dataout <= in_data(42) WHEN wire_nlO_w75w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_42_546q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_186m_dataout <= in_data(41) WHEN wire_nlO_w75w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_41_547q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_187m_dataout <= in_data(40) WHEN wire_nlO_w75w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_40_548q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_188m_dataout <= in_data(39) WHEN wire_nlO_w75w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_39_549q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_189m_dataout <= in_data(38) WHEN wire_nlO_w75w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_38_550q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_190m_dataout <= in_data(37) WHEN wire_nlO_w75w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_37_551q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_191m_dataout <= in_data(36) WHEN wire_nlO_w75w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_36_552q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_192m_dataout <= in_data(35) WHEN wire_nlO_w75w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_35_553q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_193m_dataout <= in_data(34) WHEN wire_nlO_w75w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_34_554q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_194m_dataout <= in_data(33) WHEN wire_nlO_w75w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_33_555q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_195m_dataout <= in_data(32) WHEN wire_nlO_w75w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_32_556q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_196m_dataout <= in_data(31) WHEN wire_nlO_w75w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_31_557q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_197m_dataout <= in_data(30) WHEN wire_nlO_w75w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_30_558q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_198m_dataout <= in_data(29) WHEN wire_nlO_w75w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_29_559q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_199m_dataout <= in_data(28) WHEN wire_nlO_w75w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_28_560q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_200m_dataout <= in_data(27) WHEN wire_nlO_w75w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_27_561q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_201m_dataout <= in_data(26) WHEN wire_nlO_w75w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_26_562q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_202m_dataout <= in_data(25) WHEN wire_nlO_w75w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_25_563q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_203m_dataout <= in_data(24) WHEN wire_nlO_w75w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_24_564q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_204m_dataout <= in_data(23) WHEN wire_nlO_w75w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_23_565q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_205m_dataout <= in_data(22) WHEN wire_nlO_w75w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_22_566q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_206m_dataout <= in_data(21) WHEN wire_nlO_w75w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_21_567q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_207m_dataout <= in_data(20) WHEN wire_nlO_w75w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_20_568q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_208m_dataout <= in_data(19) WHEN wire_nlO_w75w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_19_569q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_209m_dataout <= in_data(18) WHEN wire_nlO_w75w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_18_570q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_210m_dataout <= in_data(17) WHEN wire_nlO_w75w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_17_571q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_211m_dataout <= in_data(16) WHEN wire_nlO_w75w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_16_572q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_212m_dataout <= in_data(15) WHEN wire_nlO_w75w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_15_573q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_213m_dataout <= in_data(14) WHEN wire_nlO_w75w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_14_574q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_214m_dataout <= in_data(13) WHEN wire_nlO_w75w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_13_575q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_215m_dataout <= in_data(12) WHEN wire_nlO_w75w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_12_576q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_216m_dataout <= in_data(11) WHEN wire_nlO_w75w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_11_577q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_217m_dataout <= in_data(10) WHEN wire_nlO_w75w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_10_578q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_218m_dataout <= in_data(9) WHEN wire_nlO_w75w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_9_579q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_219m_dataout <= in_data(8) WHEN wire_nlO_w75w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_8_580q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_220m_dataout <= in_data(7) WHEN wire_nlO_w75w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_7_581q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_221m_dataout <= in_data(6) WHEN wire_nlO_w75w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_6_582q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_222m_dataout <= in_data(5) WHEN wire_nlO_w75w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_5_583q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_223m_dataout <= in_data(4) WHEN wire_nlO_w75w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_4_584q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_224m_dataout <= in_data(3) WHEN wire_nlO_w75w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_3_585q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_225m_dataout <= in_data(2) WHEN wire_nlO_w75w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_2_586q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_226m_dataout <= in_data(1) WHEN wire_nlO_w75w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_1_587q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_227m_dataout <= in_data(0) WHEN wire_nlO_w75w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_0_588q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_372m_dataout <= in_startofpacket WHEN wire_ni_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_71_589q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_373m_dataout <= in_endofpacket WHEN wire_ni_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_70_590q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_374m_dataout <= in_data(69) WHEN wire_ni_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_69_591q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_375m_dataout <= in_data(68) WHEN wire_ni_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_68_592q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_376m_dataout <= in_data(67) WHEN wire_ni_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_67_593q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_377m_dataout <= in_data(66) WHEN wire_ni_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_66_594q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_378m_dataout <= in_data(65) WHEN wire_ni_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_65_595q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_379m_dataout <= in_data(64) WHEN wire_ni_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_64_596q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_380m_dataout <= in_data(63) WHEN wire_ni_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_63_597q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_381m_dataout <= in_data(62) WHEN wire_ni_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_62_598q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_382m_dataout <= in_data(61) WHEN wire_ni_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_61_599q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_383m_dataout <= in_data(60) WHEN wire_ni_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_60_600q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_384m_dataout <= in_data(59) WHEN wire_ni_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_59_601q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_385m_dataout <= in_data(58) WHEN wire_ni_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_58_602q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_386m_dataout <= in_data(57) WHEN wire_ni_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_57_603q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_387m_dataout <= in_data(56) WHEN wire_ni_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_56_604q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_388m_dataout <= in_data(55) WHEN wire_ni_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_55_605q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_389m_dataout <= in_data(54) WHEN wire_ni_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_54_606q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_390m_dataout <= in_data(53) WHEN wire_ni_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_53_607q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_391m_dataout <= in_data(52) WHEN wire_ni_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_52_608q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_392m_dataout <= in_data(51) WHEN wire_ni_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_51_609q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_393m_dataout <= in_data(50) WHEN wire_ni_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_50_610q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_394m_dataout <= in_data(49) WHEN wire_ni_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_49_611q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_395m_dataout <= in_data(48) WHEN wire_ni_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_48_612q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_396m_dataout <= in_data(47) WHEN wire_ni_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_47_613q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_397m_dataout <= in_data(46) WHEN wire_ni_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_46_614q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_398m_dataout <= in_data(45) WHEN wire_ni_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_45_615q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_399m_dataout <= in_data(44) WHEN wire_ni_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_44_616q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_400m_dataout <= in_data(43) WHEN wire_ni_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_43_617q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_401m_dataout <= in_data(42) WHEN wire_ni_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_42_618q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_402m_dataout <= in_data(41) WHEN wire_ni_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_41_619q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_403m_dataout <= in_data(40) WHEN wire_ni_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_40_620q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_404m_dataout <= in_data(39) WHEN wire_ni_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_39_621q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_405m_dataout <= in_data(38) WHEN wire_ni_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_38_622q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_406m_dataout <= in_data(37) WHEN wire_ni_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_37_623q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_407m_dataout <= in_data(36) WHEN wire_ni_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_36_624q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_408m_dataout <= in_data(35) WHEN wire_ni_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_35_625q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_409m_dataout <= in_data(34) WHEN wire_ni_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_34_626q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_410m_dataout <= in_data(33) WHEN wire_ni_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_33_627q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_411m_dataout <= in_data(32) WHEN wire_ni_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_32_628q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_412m_dataout <= in_data(31) WHEN wire_ni_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_31_629q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_413m_dataout <= in_data(30) WHEN wire_ni_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_30_630q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_414m_dataout <= in_data(29) WHEN wire_ni_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_29_631q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_415m_dataout <= in_data(28) WHEN wire_ni_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_28_632q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_416m_dataout <= in_data(27) WHEN wire_ni_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_27_633q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_417m_dataout <= in_data(26) WHEN wire_ni_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_26_634q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_418m_dataout <= in_data(25) WHEN wire_ni_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_25_635q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_419m_dataout <= in_data(24) WHEN wire_ni_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_24_636q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_420m_dataout <= in_data(23) WHEN wire_ni_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_23_637q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_421m_dataout <= in_data(22) WHEN wire_ni_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_22_638q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_422m_dataout <= in_data(21) WHEN wire_ni_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_21_639q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_423m_dataout <= in_data(20) WHEN wire_ni_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_20_640q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_424m_dataout <= in_data(19) WHEN wire_ni_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_19_641q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_425m_dataout <= in_data(18) WHEN wire_ni_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_18_642q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_426m_dataout <= in_data(17) WHEN wire_ni_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_17_643q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_427m_dataout <= in_data(16) WHEN wire_ni_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_16_644q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_428m_dataout <= in_data(15) WHEN wire_ni_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_15_645q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_429m_dataout <= in_data(14) WHEN wire_ni_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_14_646q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_430m_dataout <= in_data(13) WHEN wire_ni_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_13_647q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_431m_dataout <= in_data(12) WHEN wire_ni_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_12_648q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_432m_dataout <= in_data(11) WHEN wire_ni_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_11_649q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_433m_dataout <= in_data(10) WHEN wire_ni_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_10_650q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_434m_dataout <= in_data(9) WHEN wire_ni_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_9_651q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_435m_dataout <= in_data(8) WHEN wire_ni_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_8_652q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_436m_dataout <= in_data(7) WHEN wire_ni_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_7_653q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_437m_dataout <= in_data(6) WHEN wire_ni_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_6_654q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_438m_dataout <= in_data(5) WHEN wire_ni_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_5_655q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_439m_dataout <= in_data(4) WHEN wire_ni_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_4_656q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_440m_dataout <= in_data(3) WHEN wire_ni_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_3_657q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_441m_dataout <= in_data(2) WHEN wire_ni_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_2_658q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_442m_dataout <= in_data(1) WHEN wire_ni_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_1_659q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_443m_dataout <= in_data(0) WHEN wire_ni_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_0_667q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_0_969m_dataout <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_665m_dataout WHEN s_wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_always3_663_dataout = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_0_670q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_2_970m_dataout <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_668m_dataout WHEN s_wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_always3_663_dataout = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_2_674q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_664m_dataout <= altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_1_711q WHEN s_wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_read_660_dataout = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_0_670q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_665m_dataout <= wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_664m_dataout OR s_wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_write_662_dataout;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_668m_dataout <= altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_1_711q AND s_wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_write_662_dataout;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_671m_dataout <= altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_2_674q WHEN s_wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_read_660_dataout = '1' ELSE altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_1_711q;
+ wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_672m_dataout <= altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_0_670q WHEN s_wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_write_662_dataout = '1' ELSE wire_altera_avalon_sc_fifo_0003_altera_avalon_sc_fifo_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_671m_dataout;
+
+ END RTL; --altera_avalon_sc_fifo_0003
+--synopsys translate_on
+--VALID FILE
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_avalon_sc_fifo/altera_avalon_sc_fifo_0004.vho b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_avalon_sc_fifo/altera_avalon_sc_fifo_0004.vho
new file mode 100644
index 0000000000..989baf850f
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_avalon_sc_fifo/altera_avalon_sc_fifo_0004.vho
@@ -0,0 +1,688 @@
+--IP Functional Simulation Model
+--VERSION_BEGIN 11.1SP2 cbx_mgl 2012:01:25:21:26:09:SJ cbx_simgen 2012:01:25:21:25:27:SJ VERSION_END
+
+
+-- Copyright (C) 1991-2011 Altera Corporation
+-- Your use of Altera Corporation's design tools, logic functions
+-- and other software and tools, and its AMPP partner logic
+-- functions, and any output files from any of the foregoing
+-- (including device programming or simulation files), and any
+-- associated documentation or information are expressly subject
+-- to the terms and conditions of the Altera Program License
+-- Subscription Agreement, Altera MegaCore Function License
+-- Agreement, or other applicable license agreement, including,
+-- without limitation, that your use is for the sole purpose of
+-- programming logic devices manufactured by Altera and sold by
+-- Altera or its authorized distributors. Please refer to the
+-- applicable agreement for further details.
+
+-- You may only use these simulation model output files for simulation
+-- purposes and expressly not for synthesis or any other purposes (in which
+-- event Altera disclaims all warranties of any kind).
+
+
+--synopsys translate_off
+
+--synthesis_resources = lut 146 mux21 77
+ LIBRARY ieee;
+ USE ieee.std_logic_1164.all;
+
+ ENTITY altera_avalon_sc_fifo_0004 IS
+ PORT
+ (
+ clk : IN STD_LOGIC;
+ in_data : IN STD_LOGIC_VECTOR (69 DOWNTO 0);
+ in_endofpacket : IN STD_LOGIC;
+ in_ready : OUT STD_LOGIC;
+ in_startofpacket : IN STD_LOGIC;
+ in_valid : IN STD_LOGIC;
+ out_data : OUT STD_LOGIC_VECTOR (69 DOWNTO 0);
+ out_endofpacket : OUT STD_LOGIC;
+ out_ready : IN STD_LOGIC;
+ out_startofpacket : OUT STD_LOGIC;
+ out_valid : OUT STD_LOGIC;
+ reset : IN STD_LOGIC
+ );
+ END altera_avalon_sc_fifo_0004;
+
+ ARCHITECTURE RTL OF altera_avalon_sc_fifo_0004 IS
+
+ ATTRIBUTE synthesis_clearbox : natural;
+ ATTRIBUTE synthesis_clearbox OF RTL : ARCHITECTURE IS 1;
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_0_449q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_10_432q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_11_431q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_12_430q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_13_429q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_14_428q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_15_427q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_16_426q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_17_425q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_18_424q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_19_423q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_1_441q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_20_422q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_21_421q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_22_420q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_23_419q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_24_418q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_25_417q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_26_416q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_27_415q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_28_414q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_29_413q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_2_440q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_30_412q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_31_411q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_32_410q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_33_409q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_34_408q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_35_407q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_36_406q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_37_405q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_38_404q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_39_403q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_3_439q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_40_402q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_41_401q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_42_400q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_43_399q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_44_398q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_45_397q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_46_396q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_47_395q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_48_394q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_49_393q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_4_438q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_50_392q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_51_391q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_52_390q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_53_389q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_54_388q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_55_387q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_56_386q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_57_385q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_58_384q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_59_383q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_5_437q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_60_382q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_61_381q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_62_380q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_63_379q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_64_378q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_65_377q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_66_376q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_67_375q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_68_374q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_69_373q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_6_436q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_70_372q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_71_371q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_7_435q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_8_434q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_9_433q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_0_452q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_1_489q : STD_LOGIC := '0';
+ SIGNAL wire_nl_w73w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_nl_w1w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_0_370q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_10_360q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_11_359q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_12_358q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_13_357q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_14_356q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_15_355q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_16_354q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_17_353q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_18_352q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_19_351q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_1_369q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_20_350q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_21_349q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_22_348q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_23_347q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_24_346q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_25_345q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_26_344q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_27_343q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_28_342q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_29_341q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_2_368q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_30_340q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_31_339q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_32_338q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_33_337q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_34_336q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_35_335q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_36_334q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_37_333q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_38_332q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_39_331q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_3_367q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_40_330q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_41_329q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_42_328q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_43_327q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_44_326q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_45_325q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_46_324q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_47_323q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_48_322q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_49_321q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_4_366q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_50_320q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_51_319q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_52_318q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_53_317q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_54_316q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_55_315q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_56_314q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_57_313q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_58_312q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_59_311q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_5_365q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_60_310q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_61_309q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_62_308q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_63_307q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_64_306q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_65_305q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_66_304q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_67_303q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_68_302q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_69_301q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_6_364q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_70_300q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_71_299q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_7_363q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_8_362q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_9_361q : STD_LOGIC := '0';
+ SIGNAL wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_155m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_156m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_157m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_158m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_159m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_160m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_161m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_162m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_163m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_164m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_165m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_166m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_167m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_168m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_169m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_170m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_171m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_172m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_173m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_174m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_175m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_176m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_177m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_178m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_179m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_180m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_181m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_182m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_183m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_184m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_185m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_186m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_187m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_188m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_189m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_190m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_191m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_192m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_193m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_194m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_195m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_196m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_197m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_198m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_199m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_200m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_201m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_202m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_203m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_204m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_205m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_206m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_207m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_208m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_209m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_210m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_211m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_212m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_213m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_214m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_215m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_216m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_217m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_218m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_219m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_220m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_221m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_222m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_223m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_224m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_225m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_226m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_0_747m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_1_748m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_446m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_447m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_450m_dataout : STD_LOGIC;
+ SIGNAL wire_w_lg_reset145w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL s_wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_always0_154_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_always2_445_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_read_442_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_write_444_dataout : STD_LOGIC;
+ SIGNAL s_wire_vcc : STD_LOGIC;
+ BEGIN
+
+ wire_w_lg_reset145w(0) <= NOT reset;
+ in_ready <= wire_nl_w1w(0);
+ out_data <= ( altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_69_301q & altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_68_302q & altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_67_303q & altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_66_304q & altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_65_305q & altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_64_306q & altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_63_307q & altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_62_308q & altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_61_309q & altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_60_310q & altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_59_311q & altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_58_312q & altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_57_313q & altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_56_314q & altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_55_315q
+ & altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_54_316q & altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_53_317q & altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_52_318q & altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_51_319q & altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_50_320q & altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_49_321q & altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_48_322q & altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_47_323q & altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_46_324q & altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_45_325q & altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_44_326q & altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_43_327q & altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_42_328q & altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_41_329q & altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_40_330q
+ & altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_39_331q & altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_38_332q & altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_37_333q & altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_36_334q & altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_35_335q & altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_34_336q & altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_33_337q & altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_32_338q & altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_31_339q & altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_30_340q & altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_29_341q & altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_28_342q & altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_27_343q & altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_26_344q & altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_25_345q
+ & altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_24_346q & altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_23_347q & altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_22_348q & altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_21_349q & altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_20_350q & altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_19_351q & altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_18_352q & altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_17_353q & altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_16_354q & altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_15_355q & altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_14_356q & altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_13_357q & altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_12_358q & altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_11_359q & altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_10_360q
+ & altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_9_361q & altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_8_362q & altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_7_363q & altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_6_364q & altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_5_365q & altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_4_366q & altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_3_367q & altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_2_368q & altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_1_369q & altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_0_370q);
+ out_endofpacket <= altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_70_300q;
+ out_startofpacket <= altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_71_299q;
+ out_valid <= altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_0_452q;
+ s_wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_always0_154_dataout <= (s_wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_read_442_dataout OR wire_nl_w73w(0));
+ s_wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_always2_445_dataout <= (s_wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_read_442_dataout XOR s_wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_write_444_dataout);
+ s_wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_read_442_dataout <= (altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_0_452q AND (out_ready OR wire_nl_w73w(0)));
+ s_wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_write_444_dataout <= (in_valid AND wire_nl_w1w(0));
+ s_wire_vcc <= '1';
+ PROCESS (clk, reset)
+ BEGIN
+ IF (reset = '1') THEN
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_0_449q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_10_432q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_11_431q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_12_430q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_13_429q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_14_428q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_15_427q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_16_426q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_17_425q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_18_424q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_19_423q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_1_441q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_20_422q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_21_421q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_22_420q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_23_419q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_24_418q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_25_417q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_26_416q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_27_415q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_28_414q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_29_413q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_2_440q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_30_412q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_31_411q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_32_410q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_33_409q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_34_408q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_35_407q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_36_406q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_37_405q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_38_404q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_39_403q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_3_439q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_40_402q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_41_401q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_42_400q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_43_399q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_44_398q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_45_397q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_46_396q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_47_395q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_48_394q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_49_393q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_4_438q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_50_392q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_51_391q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_52_390q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_53_389q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_54_388q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_55_387q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_56_386q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_57_385q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_58_384q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_59_383q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_5_437q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_60_382q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_61_381q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_62_380q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_63_379q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_64_378q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_65_377q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_66_376q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_67_375q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_68_374q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_69_373q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_6_436q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_70_372q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_71_371q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_7_435q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_8_434q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_9_433q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_0_452q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_1_489q <= '0';
+ ELSIF (clk = '1' AND clk'event) THEN
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_0_449q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_226m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_10_432q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_216m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_11_431q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_215m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_12_430q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_214m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_13_429q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_213m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_14_428q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_212m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_15_427q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_211m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_16_426q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_210m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_17_425q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_209m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_18_424q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_208m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_19_423q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_207m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_1_441q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_225m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_20_422q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_206m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_21_421q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_205m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_22_420q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_204m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_23_419q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_203m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_24_418q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_202m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_25_417q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_201m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_26_416q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_200m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_27_415q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_199m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_28_414q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_198m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_29_413q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_197m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_2_440q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_224m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_30_412q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_196m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_31_411q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_195m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_32_410q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_194m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_33_409q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_193m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_34_408q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_192m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_35_407q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_191m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_36_406q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_190m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_37_405q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_189m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_38_404q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_188m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_39_403q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_187m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_3_439q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_223m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_40_402q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_186m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_41_401q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_185m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_42_400q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_184m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_43_399q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_183m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_44_398q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_182m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_45_397q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_181m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_46_396q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_180m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_47_395q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_179m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_48_394q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_178m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_49_393q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_177m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_4_438q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_222m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_50_392q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_176m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_51_391q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_175m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_52_390q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_174m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_53_389q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_173m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_54_388q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_172m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_55_387q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_171m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_56_386q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_170m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_57_385q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_169m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_58_384q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_168m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_59_383q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_167m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_5_437q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_221m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_60_382q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_166m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_61_381q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_165m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_62_380q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_164m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_63_379q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_163m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_64_378q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_162m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_65_377q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_161m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_66_376q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_160m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_67_375q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_159m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_68_374q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_158m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_69_373q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_157m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_6_436q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_220m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_70_372q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_156m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_71_371q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_155m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_7_435q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_219m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_8_434q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_218m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_9_433q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_217m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_0_452q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_0_747m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_1_489q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_1_748m_dataout;
+ END IF;
+ END PROCESS;
+ wire_nl_w73w(0) <= NOT altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_0_452q;
+ wire_nl_w1w(0) <= NOT altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_1_489q;
+ PROCESS (clk, reset)
+ BEGIN
+ IF (reset = '1') THEN
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_0_370q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_10_360q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_11_359q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_12_358q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_13_357q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_14_356q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_15_355q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_16_354q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_17_353q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_18_352q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_19_351q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_1_369q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_20_350q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_21_349q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_22_348q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_23_347q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_24_346q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_25_345q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_26_344q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_27_343q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_28_342q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_29_341q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_2_368q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_30_340q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_31_339q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_32_338q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_33_337q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_34_336q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_35_335q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_36_334q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_37_333q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_38_332q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_39_331q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_3_367q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_40_330q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_41_329q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_42_328q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_43_327q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_44_326q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_45_325q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_46_324q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_47_323q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_48_322q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_49_321q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_4_366q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_50_320q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_51_319q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_52_318q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_53_317q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_54_316q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_55_315q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_56_314q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_57_313q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_58_312q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_59_311q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_5_365q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_60_310q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_61_309q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_62_308q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_63_307q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_64_306q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_65_305q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_66_304q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_67_303q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_68_302q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_69_301q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_6_364q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_70_300q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_71_299q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_7_363q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_8_362q <= '0';
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_9_361q <= '0';
+ ELSIF (clk = '1' AND clk'event) THEN
+ IF (s_wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_always0_154_dataout = '1') THEN
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_0_370q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_226m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_10_360q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_216m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_11_359q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_215m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_12_358q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_214m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_13_357q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_213m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_14_356q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_212m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_15_355q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_211m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_16_354q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_210m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_17_353q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_209m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_18_352q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_208m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_19_351q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_207m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_1_369q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_225m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_20_350q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_206m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_21_349q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_205m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_22_348q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_204m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_23_347q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_203m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_24_346q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_202m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_25_345q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_201m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_26_344q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_200m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_27_343q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_199m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_28_342q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_198m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_29_341q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_197m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_2_368q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_224m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_30_340q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_196m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_31_339q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_195m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_32_338q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_194m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_33_337q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_193m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_34_336q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_192m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_35_335q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_191m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_36_334q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_190m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_37_333q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_189m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_38_332q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_188m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_39_331q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_187m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_3_367q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_223m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_40_330q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_186m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_41_329q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_185m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_42_328q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_184m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_43_327q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_183m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_44_326q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_182m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_45_325q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_181m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_46_324q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_180m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_47_323q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_179m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_48_322q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_178m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_49_321q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_177m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_4_366q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_222m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_50_320q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_176m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_51_319q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_175m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_52_318q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_174m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_53_317q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_173m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_54_316q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_172m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_55_315q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_171m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_56_314q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_170m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_57_313q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_169m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_58_312q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_168m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_59_311q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_167m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_5_365q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_221m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_60_310q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_166m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_61_309q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_165m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_62_308q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_164m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_63_307q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_163m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_64_306q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_162m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_65_305q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_161m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_66_304q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_160m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_67_303q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_159m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_68_302q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_158m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_69_301q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_157m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_6_364q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_220m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_70_300q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_156m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_71_299q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_155m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_7_363q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_219m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_8_362q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_218m_dataout;
+ altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_9_361q <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_217m_dataout;
+ END IF;
+ END IF;
+ END PROCESS;
+ wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_155m_dataout <= in_startofpacket WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_71_371q;
+ wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_156m_dataout <= in_endofpacket WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_70_372q;
+ wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_157m_dataout <= in_data(69) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_69_373q;
+ wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_158m_dataout <= in_data(68) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_68_374q;
+ wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_159m_dataout <= in_data(67) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_67_375q;
+ wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_160m_dataout <= in_data(66) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_66_376q;
+ wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_161m_dataout <= in_data(65) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_65_377q;
+ wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_162m_dataout <= in_data(64) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_64_378q;
+ wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_163m_dataout <= in_data(63) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_63_379q;
+ wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_164m_dataout <= in_data(62) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_62_380q;
+ wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_165m_dataout <= in_data(61) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_61_381q;
+ wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_166m_dataout <= in_data(60) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_60_382q;
+ wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_167m_dataout <= in_data(59) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_59_383q;
+ wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_168m_dataout <= in_data(58) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_58_384q;
+ wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_169m_dataout <= in_data(57) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_57_385q;
+ wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_170m_dataout <= in_data(56) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_56_386q;
+ wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_171m_dataout <= in_data(55) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_55_387q;
+ wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_172m_dataout <= in_data(54) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_54_388q;
+ wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_173m_dataout <= in_data(53) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_53_389q;
+ wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_174m_dataout <= in_data(52) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_52_390q;
+ wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_175m_dataout <= in_data(51) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_51_391q;
+ wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_176m_dataout <= in_data(50) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_50_392q;
+ wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_177m_dataout <= in_data(49) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_49_393q;
+ wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_178m_dataout <= in_data(48) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_48_394q;
+ wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_179m_dataout <= in_data(47) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_47_395q;
+ wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_180m_dataout <= in_data(46) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_46_396q;
+ wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_181m_dataout <= in_data(45) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_45_397q;
+ wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_182m_dataout <= in_data(44) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_44_398q;
+ wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_183m_dataout <= in_data(43) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_43_399q;
+ wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_184m_dataout <= in_data(42) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_42_400q;
+ wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_185m_dataout <= in_data(41) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_41_401q;
+ wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_186m_dataout <= in_data(40) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_40_402q;
+ wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_187m_dataout <= in_data(39) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_39_403q;
+ wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_188m_dataout <= in_data(38) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_38_404q;
+ wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_189m_dataout <= in_data(37) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_37_405q;
+ wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_190m_dataout <= in_data(36) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_36_406q;
+ wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_191m_dataout <= in_data(35) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_35_407q;
+ wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_192m_dataout <= in_data(34) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_34_408q;
+ wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_193m_dataout <= in_data(33) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_33_409q;
+ wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_194m_dataout <= in_data(32) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_32_410q;
+ wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_195m_dataout <= in_data(31) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_31_411q;
+ wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_196m_dataout <= in_data(30) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_30_412q;
+ wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_197m_dataout <= in_data(29) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_29_413q;
+ wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_198m_dataout <= in_data(28) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_28_414q;
+ wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_199m_dataout <= in_data(27) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_27_415q;
+ wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_200m_dataout <= in_data(26) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_26_416q;
+ wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_201m_dataout <= in_data(25) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_25_417q;
+ wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_202m_dataout <= in_data(24) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_24_418q;
+ wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_203m_dataout <= in_data(23) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_23_419q;
+ wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_204m_dataout <= in_data(22) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_22_420q;
+ wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_205m_dataout <= in_data(21) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_21_421q;
+ wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_206m_dataout <= in_data(20) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_20_422q;
+ wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_207m_dataout <= in_data(19) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_19_423q;
+ wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_208m_dataout <= in_data(18) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_18_424q;
+ wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_209m_dataout <= in_data(17) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_17_425q;
+ wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_210m_dataout <= in_data(16) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_16_426q;
+ wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_211m_dataout <= in_data(15) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_15_427q;
+ wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_212m_dataout <= in_data(14) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_14_428q;
+ wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_213m_dataout <= in_data(13) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_13_429q;
+ wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_214m_dataout <= in_data(12) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_12_430q;
+ wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_215m_dataout <= in_data(11) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_11_431q;
+ wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_216m_dataout <= in_data(10) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_10_432q;
+ wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_217m_dataout <= in_data(9) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_9_433q;
+ wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_218m_dataout <= in_data(8) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_8_434q;
+ wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_219m_dataout <= in_data(7) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_7_435q;
+ wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_220m_dataout <= in_data(6) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_6_436q;
+ wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_221m_dataout <= in_data(5) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_5_437q;
+ wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_222m_dataout <= in_data(4) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_4_438q;
+ wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_223m_dataout <= in_data(3) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_3_439q;
+ wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_224m_dataout <= in_data(2) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_2_440q;
+ wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_225m_dataout <= in_data(1) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_1_441q;
+ wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_226m_dataout <= in_data(0) WHEN wire_nl_w1w(0) = '1' ELSE altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_0_449q;
+ wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_0_747m_dataout <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_447m_dataout WHEN s_wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_always2_445_dataout = '1' ELSE altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_0_452q;
+ wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_1_748m_dataout <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_450m_dataout WHEN s_wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_always2_445_dataout = '1' ELSE altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_1_489q;
+ wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_446m_dataout <= altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_1_489q WHEN s_wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_read_442_dataout = '1' ELSE altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_0_452q;
+ wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_447m_dataout <= wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_446m_dataout OR s_wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_write_444_dataout;
+ wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_450m_dataout <= altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_0_452q AND s_wire_altera_avalon_sc_fifo_0004_altera_avalon_sc_fifo_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_write_444_dataout;
+
+ END RTL; --altera_avalon_sc_fifo_0004
+--synopsys translate_on
+--VALID FILE
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_avalon_st_delay/altera_avalon_st_delay_0001.vho b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_avalon_st_delay/altera_avalon_st_delay_0001.vho
new file mode 100644
index 0000000000..3a476e14dd
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_avalon_st_delay/altera_avalon_st_delay_0001.vho
@@ -0,0 +1,261 @@
+--IP Functional Simulation Model
+--VERSION_BEGIN 11.1SP2 cbx_mgl 2012:01:25:21:26:09:SJ cbx_simgen 2012:01:25:21:25:27:SJ VERSION_END
+
+
+-- Copyright (C) 1991-2011 Altera Corporation
+-- Your use of Altera Corporation's design tools, logic functions
+-- and other software and tools, and its AMPP partner logic
+-- functions, and any output files from any of the foregoing
+-- (including device programming or simulation files), and any
+-- associated documentation or information are expressly subject
+-- to the terms and conditions of the Altera Program License
+-- Subscription Agreement, Altera MegaCore Function License
+-- Agreement, or other applicable license agreement, including,
+-- without limitation, that your use is for the sole purpose of
+-- programming logic devices manufactured by Altera and sold by
+-- Altera or its authorized distributors. Please refer to the
+-- applicable agreement for further details.
+
+-- You may only use these simulation model output files for simulation
+-- purposes and expressly not for synthesis or any other purposes (in which
+-- event Altera disclaims all warranties of any kind).
+
+
+--synopsys translate_off
+
+--synthesis_resources = lut 96 mux21 2
+ LIBRARY ieee;
+ USE ieee.std_logic_1164.all;
+
+ ENTITY altera_avalon_st_delay_0001 IS
+ PORT
+ (
+ clk : IN STD_LOGIC;
+ in0_data : IN STD_LOGIC_VECTOR (39 DOWNTO 0);
+ in0_error : IN STD_LOGIC_VECTOR (6 DOWNTO 0);
+ in0_valid : IN STD_LOGIC;
+ out0_data : OUT STD_LOGIC_VECTOR (39 DOWNTO 0);
+ out0_error : OUT STD_LOGIC_VECTOR (6 DOWNTO 0);
+ out0_valid : OUT STD_LOGIC;
+ reset_n : IN STD_LOGIC
+ );
+ END altera_avalon_st_delay_0001;
+
+ ARCHITECTURE RTL OF altera_avalon_st_delay_0001 IS
+
+ ATTRIBUTE synthesis_clearbox : natural;
+ ATTRIBUTE synthesis_clearbox OF RTL : ARCHITECTURE IS 1;
+ SIGNAL altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_0_379q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_10_389q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_11_390q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_12_391q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_13_392q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_14_393q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_15_394q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_16_395q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_17_396q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_18_397q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_19_398q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_1_380q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_20_399q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_21_400q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_22_401q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_23_402q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_24_403q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_25_404q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_26_405q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_27_406q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_28_407q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_29_408q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_2_381q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_30_409q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_31_410q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_32_411q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_33_412q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_34_413q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_35_414q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_36_415q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_37_416q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_38_417q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_39_418q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_3_382q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_4_383q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_5_384q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_6_385q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_7_386q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_8_387q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_9_388q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_error_0_371q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_error_1_372q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_error_2_373q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_error_3_374q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_error_4_375q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_error_5_376q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_error_6_377q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_valid_367q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_0_538q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_10_548q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_11_549q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_12_550q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_13_551q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_14_552q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_15_553q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_16_554q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_17_555q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_18_556q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_19_557q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_1_539q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_20_558q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_21_559q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_22_560q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_23_561q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_24_562q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_25_563q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_26_564q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_27_565q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_28_566q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_29_567q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_2_540q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_30_568q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_31_569q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_32_570q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_33_571q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_34_572q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_35_573q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_36_574q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_37_575q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_38_576q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_39_577q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_3_541q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_4_542q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_5_543q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_6_544q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_7_545q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_8_546q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_9_547q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_error_0_530q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_error_1_531q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_error_2_532q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_error_3_533q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_error_4_534q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_error_5_535q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_error_6_536q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_valid_526q : STD_LOGIC := '0';
+ SIGNAL wire_altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_valid_366m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_valid_525m_dataout : STD_LOGIC;
+ SIGNAL s_wire_vcc : STD_LOGIC;
+ BEGIN
+
+ out0_data <= ( altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_39_577q & altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_38_576q & altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_37_575q & altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_36_574q & altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_35_573q & altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_34_572q & altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_33_571q & altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_32_570q & altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_31_569q & altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_30_568q & altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_29_567q & altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_28_566q & altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_27_565q & altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_26_564q & altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_25_563q & altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_24_562q
+ & altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_23_561q & altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_22_560q & altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_21_559q & altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_20_558q & altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_19_557q & altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_18_556q & altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_17_555q & altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_16_554q & altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_15_553q & altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_14_552q & altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_13_551q & altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_12_550q & altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_11_549q & altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_10_548q & altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_9_547q & altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_8_546q
+ & altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_7_545q & altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_6_544q & altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_5_543q & altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_4_542q & altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_3_541q & altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_2_540q & altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_1_539q & altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_0_538q);
+ out0_error <= ( altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_error_6_536q & altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_error_5_535q & altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_error_4_534q & altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_error_3_533q & altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_error_2_532q & altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_error_1_531q & altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_error_0_530q);
+ out0_valid <= altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_valid_526q;
+ s_wire_vcc <= '1';
+ PROCESS (clk)
+ BEGIN
+ IF (clk = '1' AND clk'event) THEN
+ altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_0_379q <= in0_data(0);
+ altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_10_389q <= in0_data(10);
+ altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_11_390q <= in0_data(11);
+ altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_12_391q <= in0_data(12);
+ altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_13_392q <= in0_data(13);
+ altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_14_393q <= in0_data(14);
+ altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_15_394q <= in0_data(15);
+ altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_16_395q <= in0_data(16);
+ altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_17_396q <= in0_data(17);
+ altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_18_397q <= in0_data(18);
+ altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_19_398q <= in0_data(19);
+ altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_1_380q <= in0_data(1);
+ altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_20_399q <= in0_data(20);
+ altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_21_400q <= in0_data(21);
+ altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_22_401q <= in0_data(22);
+ altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_23_402q <= in0_data(23);
+ altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_24_403q <= in0_data(24);
+ altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_25_404q <= in0_data(25);
+ altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_26_405q <= in0_data(26);
+ altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_27_406q <= in0_data(27);
+ altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_28_407q <= in0_data(28);
+ altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_29_408q <= in0_data(29);
+ altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_2_381q <= in0_data(2);
+ altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_30_409q <= in0_data(30);
+ altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_31_410q <= in0_data(31);
+ altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_32_411q <= in0_data(32);
+ altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_33_412q <= in0_data(33);
+ altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_34_413q <= in0_data(34);
+ altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_35_414q <= in0_data(35);
+ altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_36_415q <= in0_data(36);
+ altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_37_416q <= in0_data(37);
+ altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_38_417q <= in0_data(38);
+ altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_39_418q <= in0_data(39);
+ altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_3_382q <= in0_data(3);
+ altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_4_383q <= in0_data(4);
+ altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_5_384q <= in0_data(5);
+ altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_6_385q <= in0_data(6);
+ altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_7_386q <= in0_data(7);
+ altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_8_387q <= in0_data(8);
+ altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_9_388q <= in0_data(9);
+ altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_error_0_371q <= in0_error(0);
+ altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_error_1_372q <= in0_error(1);
+ altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_error_2_373q <= in0_error(2);
+ altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_error_3_374q <= in0_error(3);
+ altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_error_4_375q <= in0_error(4);
+ altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_error_5_376q <= in0_error(5);
+ altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_error_6_377q <= in0_error(6);
+ altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_valid_367q <= wire_altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_valid_366m_dataout;
+ altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_0_538q <= altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_0_379q;
+ altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_10_548q <= altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_10_389q;
+ altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_11_549q <= altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_11_390q;
+ altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_12_550q <= altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_12_391q;
+ altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_13_551q <= altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_13_392q;
+ altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_14_552q <= altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_14_393q;
+ altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_15_553q <= altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_15_394q;
+ altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_16_554q <= altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_16_395q;
+ altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_17_555q <= altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_17_396q;
+ altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_18_556q <= altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_18_397q;
+ altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_19_557q <= altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_19_398q;
+ altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_1_539q <= altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_1_380q;
+ altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_20_558q <= altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_20_399q;
+ altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_21_559q <= altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_21_400q;
+ altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_22_560q <= altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_22_401q;
+ altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_23_561q <= altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_23_402q;
+ altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_24_562q <= altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_24_403q;
+ altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_25_563q <= altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_25_404q;
+ altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_26_564q <= altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_26_405q;
+ altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_27_565q <= altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_27_406q;
+ altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_28_566q <= altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_28_407q;
+ altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_29_567q <= altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_29_408q;
+ altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_2_540q <= altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_2_381q;
+ altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_30_568q <= altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_30_409q;
+ altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_31_569q <= altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_31_410q;
+ altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_32_570q <= altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_32_411q;
+ altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_33_571q <= altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_33_412q;
+ altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_34_572q <= altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_34_413q;
+ altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_35_573q <= altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_35_414q;
+ altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_36_574q <= altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_36_415q;
+ altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_37_575q <= altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_37_416q;
+ altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_38_576q <= altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_38_417q;
+ altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_39_577q <= altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_39_418q;
+ altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_3_541q <= altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_3_382q;
+ altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_4_542q <= altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_4_383q;
+ altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_5_543q <= altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_5_384q;
+ altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_6_544q <= altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_6_385q;
+ altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_7_545q <= altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_7_386q;
+ altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_8_546q <= altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_8_387q;
+ altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_data_9_547q <= altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_data_9_388q;
+ altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_error_0_530q <= altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_error_0_371q;
+ altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_error_1_531q <= altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_error_1_372q;
+ altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_error_2_532q <= altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_error_2_373q;
+ altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_error_3_533q <= altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_error_3_374q;
+ altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_error_4_534q <= altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_error_4_375q;
+ altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_error_5_535q <= altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_error_5_376q;
+ altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_error_6_536q <= altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_error_6_377q;
+ altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_valid_526q <= wire_altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_valid_525m_dataout;
+ END IF;
+ END PROCESS;
+ wire_altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_valid_366m_dataout <= in0_valid AND reset_n;
+ wire_altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_1_u_out_valid_525m_dataout <= altera_avalon_st_delay_0001_altera_avalon_st_delay_rx_st_status_output_delay_altera_st_delay_reg_delay_port_0_u_out_valid_367q AND reset_n;
+
+ END RTL; --altera_avalon_st_delay_0001
+--synopsys translate_on
+--VALID FILE
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_avalon_st_delay/altera_avalon_st_delay_0002.vho b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_avalon_st_delay/altera_avalon_st_delay_0002.vho
new file mode 100644
index 0000000000..ea63c59a4b
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_avalon_st_delay/altera_avalon_st_delay_0002.vho
@@ -0,0 +1,163 @@
+--IP Functional Simulation Model
+--VERSION_BEGIN 11.1SP2 cbx_mgl 2012:01:25:21:26:09:SJ cbx_simgen 2012:01:25:21:25:27:SJ VERSION_END
+
+
+-- Copyright (C) 1991-2011 Altera Corporation
+-- Your use of Altera Corporation's design tools, logic functions
+-- and other software and tools, and its AMPP partner logic
+-- functions, and any output files from any of the foregoing
+-- (including device programming or simulation files), and any
+-- associated documentation or information are expressly subject
+-- to the terms and conditions of the Altera Program License
+-- Subscription Agreement, Altera MegaCore Function License
+-- Agreement, or other applicable license agreement, including,
+-- without limitation, that your use is for the sole purpose of
+-- programming logic devices manufactured by Altera and sold by
+-- Altera or its authorized distributors. Please refer to the
+-- applicable agreement for further details.
+
+-- You may only use these simulation model output files for simulation
+-- purposes and expressly not for synthesis or any other purposes (in which
+-- event Altera disclaims all warranties of any kind).
+
+
+--synopsys translate_off
+
+--synthesis_resources = lut 48 mux21 1
+ LIBRARY ieee;
+ USE ieee.std_logic_1164.all;
+
+ ENTITY altera_avalon_st_delay_0002 IS
+ PORT
+ (
+ clk : IN STD_LOGIC;
+ in0_data : IN STD_LOGIC_VECTOR (39 DOWNTO 0);
+ in0_error : IN STD_LOGIC_VECTOR (6 DOWNTO 0);
+ in0_valid : IN STD_LOGIC;
+ out0_data : OUT STD_LOGIC_VECTOR (39 DOWNTO 0);
+ out0_error : OUT STD_LOGIC_VECTOR (6 DOWNTO 0);
+ out0_valid : OUT STD_LOGIC;
+ reset_n : IN STD_LOGIC
+ );
+ END altera_avalon_st_delay_0002;
+
+ ARCHITECTURE RTL OF altera_avalon_st_delay_0002 IS
+
+ ATTRIBUTE synthesis_clearbox : natural;
+ ATTRIBUTE synthesis_clearbox OF RTL : ARCHITECTURE IS 1;
+ SIGNAL altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_0_326q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_10_336q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_11_337q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_12_338q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_13_339q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_14_340q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_15_341q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_16_342q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_17_343q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_18_344q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_19_345q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_1_327q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_20_346q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_21_347q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_22_348q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_23_349q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_24_350q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_25_351q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_26_352q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_27_353q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_28_354q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_29_355q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_2_328q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_30_356q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_31_357q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_32_358q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_33_359q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_34_360q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_35_361q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_36_362q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_37_363q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_38_364q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_39_365q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_3_329q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_4_330q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_5_331q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_6_332q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_7_333q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_8_334q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_9_335q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_error_0_318q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_error_1_319q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_error_2_320q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_error_3_321q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_error_4_322q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_error_5_323q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_error_6_324q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_valid_314q : STD_LOGIC := '0';
+ SIGNAL wire_altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_valid_313m_dataout : STD_LOGIC;
+ SIGNAL s_wire_vcc : STD_LOGIC;
+ BEGIN
+
+ out0_data <= ( altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_39_365q & altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_38_364q & altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_37_363q & altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_36_362q & altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_35_361q & altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_34_360q & altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_33_359q & altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_32_358q & altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_31_357q & altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_30_356q & altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_29_355q & altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_28_354q & altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_27_353q & altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_26_352q & altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_25_351q & altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_24_350q
+ & altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_23_349q & altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_22_348q & altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_21_347q & altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_20_346q & altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_19_345q & altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_18_344q & altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_17_343q & altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_16_342q & altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_15_341q & altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_14_340q & altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_13_339q & altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_12_338q & altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_11_337q & altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_10_336q & altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_9_335q & altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_8_334q
+ & altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_7_333q & altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_6_332q & altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_5_331q & altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_4_330q & altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_3_329q & altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_2_328q & altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_1_327q & altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_0_326q);
+ out0_error <= ( altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_error_6_324q & altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_error_5_323q & altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_error_4_322q & altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_error_3_321q & altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_error_2_320q & altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_error_1_319q & altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_error_0_318q);
+ out0_valid <= altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_valid_314q;
+ s_wire_vcc <= '1';
+ PROCESS (clk)
+ BEGIN
+ IF (clk = '1' AND clk'event) THEN
+ altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_0_326q <= in0_data(0);
+ altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_10_336q <= in0_data(10);
+ altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_11_337q <= in0_data(11);
+ altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_12_338q <= in0_data(12);
+ altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_13_339q <= in0_data(13);
+ altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_14_340q <= in0_data(14);
+ altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_15_341q <= in0_data(15);
+ altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_16_342q <= in0_data(16);
+ altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_17_343q <= in0_data(17);
+ altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_18_344q <= in0_data(18);
+ altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_19_345q <= in0_data(19);
+ altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_1_327q <= in0_data(1);
+ altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_20_346q <= in0_data(20);
+ altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_21_347q <= in0_data(21);
+ altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_22_348q <= in0_data(22);
+ altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_23_349q <= in0_data(23);
+ altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_24_350q <= in0_data(24);
+ altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_25_351q <= in0_data(25);
+ altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_26_352q <= in0_data(26);
+ altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_27_353q <= in0_data(27);
+ altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_28_354q <= in0_data(28);
+ altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_29_355q <= in0_data(29);
+ altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_2_328q <= in0_data(2);
+ altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_30_356q <= in0_data(30);
+ altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_31_357q <= in0_data(31);
+ altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_32_358q <= in0_data(32);
+ altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_33_359q <= in0_data(33);
+ altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_34_360q <= in0_data(34);
+ altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_35_361q <= in0_data(35);
+ altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_36_362q <= in0_data(36);
+ altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_37_363q <= in0_data(37);
+ altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_38_364q <= in0_data(38);
+ altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_39_365q <= in0_data(39);
+ altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_3_329q <= in0_data(3);
+ altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_4_330q <= in0_data(4);
+ altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_5_331q <= in0_data(5);
+ altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_6_332q <= in0_data(6);
+ altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_7_333q <= in0_data(7);
+ altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_8_334q <= in0_data(8);
+ altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_data_9_335q <= in0_data(9);
+ altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_error_0_318q <= in0_error(0);
+ altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_error_1_319q <= in0_error(1);
+ altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_error_2_320q <= in0_error(2);
+ altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_error_3_321q <= in0_error(3);
+ altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_error_4_322q <= in0_error(4);
+ altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_error_5_323q <= in0_error(5);
+ altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_error_6_324q <= in0_error(6);
+ altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_valid_314q <= wire_altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_valid_313m_dataout;
+ END IF;
+ END PROCESS;
+ wire_altera_avalon_st_delay_0002_altera_avalon_st_delay_rx_st_status_statistics_delay_altera_st_delay_reg_delay_port_0_u_out_valid_313m_dataout <= in0_valid AND reset_n;
+
+ END RTL; --altera_avalon_st_delay_0002
+--synopsys translate_on
+--VALID FILE
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_0001.vho b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_0001.vho
new file mode 100644
index 0000000000..845e680e63
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_0001.vho
@@ -0,0 +1,567 @@
+--IP Functional Simulation Model
+--VERSION_BEGIN 11.1SP2 cbx_mgl 2012:01:25:21:26:09:SJ cbx_simgen 2012:01:25:21:25:27:SJ VERSION_END
+
+
+-- Copyright (C) 1991-2011 Altera Corporation
+-- Your use of Altera Corporation's design tools, logic functions
+-- and other software and tools, and its AMPP partner logic
+-- functions, and any output files from any of the foregoing
+-- (including device programming or simulation files), and any
+-- associated documentation or information are expressly subject
+-- to the terms and conditions of the Altera Program License
+-- Subscription Agreement, Altera MegaCore Function License
+-- Agreement, or other applicable license agreement, including,
+-- without limitation, that your use is for the sole purpose of
+-- programming logic devices manufactured by Altera and sold by
+-- Altera or its authorized distributors. Please refer to the
+-- applicable agreement for further details.
+
+-- You may only use these simulation model output files for simulation
+-- purposes and expressly not for synthesis or any other purposes (in which
+-- event Altera disclaims all warranties of any kind).
+
+
+--synopsys translate_off
+
+ LIBRARY altera_mf;
+ USE altera_mf.altera_mf_components.all;
+
+--synthesis_resources = altera_std_synchronizer 2 lut 142 mux21 2
+ LIBRARY ieee;
+ USE ieee.std_logic_1164.all;
+
+ ENTITY altera_avalon_st_handshake_clock_crosser_0001 IS
+ PORT
+ (
+ in_channel : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
+ in_clk : IN STD_LOGIC;
+ in_data : IN STD_LOGIC_VECTOR (65 DOWNTO 0);
+ in_endofpacket : IN STD_LOGIC;
+ in_ready : OUT STD_LOGIC;
+ in_reset : IN STD_LOGIC;
+ in_startofpacket : IN STD_LOGIC;
+ in_valid : IN STD_LOGIC;
+ out_channel : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
+ out_clk : IN STD_LOGIC;
+ out_data : OUT STD_LOGIC_VECTOR (65 DOWNTO 0);
+ out_endofpacket : OUT STD_LOGIC;
+ out_ready : IN STD_LOGIC;
+ out_reset : IN STD_LOGIC;
+ out_startofpacket : OUT STD_LOGIC;
+ out_valid : OUT STD_LOGIC
+ );
+ END altera_avalon_st_handshake_clock_crosser_0001;
+
+ ARCHITECTURE RTL OF altera_avalon_st_handshake_clock_crosser_0001 IS
+
+ ATTRIBUTE synthesis_clearbox : natural;
+ ATTRIBUTE synthesis_clearbox OF RTL : ARCHITECTURE IS 1;
+ SIGNAL wire_altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_altera_std_synchronizer_in_to_out_synchronizer_985_dout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_altera_std_synchronizer_in_to_out_synchronizer_985_reset_n : STD_LOGIC;
+ SIGNAL wire_altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_altera_std_synchronizer_out_to_in_synchronizer_984_dout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_altera_std_synchronizer_out_to_in_synchronizer_984_reset_n : STD_LOGIC;
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_0_816q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_10_802q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_11_801q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_12_800q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_13_799q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_14_798q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_15_797q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_16_796q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_17_795q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_18_794q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_19_793q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_1_811q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_20_792q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_21_791q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_22_790q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_23_789q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_24_788q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_25_787q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_26_786q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_27_785q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_28_784q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_29_783q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_2_810q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_30_782q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_31_781q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_32_780q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_33_779q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_34_778q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_35_777q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_36_776q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_37_775q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_38_774q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_39_773q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_3_809q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_40_772q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_41_771q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_42_770q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_43_769q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_44_768q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_45_767q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_46_766q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_47_765q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_48_764q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_49_763q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_4_808q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_50_762q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_51_761q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_52_760q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_53_759q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_54_758q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_55_757q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_56_756q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_57_755q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_58_754q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_59_753q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_5_807q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_60_752q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_61_751q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_62_750q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_63_749q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_64_748q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_65_747q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_66_746q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_67_745q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_68_744q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_69_743q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_6_806q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_7_805q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_8_804q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_9_803q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_toggle_flopped_742q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_toggle_671q : STD_LOGIC := '0';
+ SIGNAL wire_nl_w75w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_0_668q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_10_658q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_11_657q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_12_656q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_13_655q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_14_654q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_15_653q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_16_652q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_17_651q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_18_650q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_19_649q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_1_667q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_20_648q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_21_647q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_22_646q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_23_645q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_24_644q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_25_643q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_26_642q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_27_641q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_28_640q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_29_639q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_2_666q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_30_638q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_31_637q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_32_636q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_33_635q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_34_634q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_35_633q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_36_632q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_37_631q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_38_630q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_39_629q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_3_665q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_40_628q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_41_627q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_42_626q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_43_625q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_44_624q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_45_623q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_46_622q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_47_621q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_48_620q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_49_619q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_4_664q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_50_618q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_51_617q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_52_616q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_53_615q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_54_614q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_55_613q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_56_612q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_57_611q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_58_610q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_59_609q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_5_663q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_60_608q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_61_607q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_62_606q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_63_605q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_64_604q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_65_603q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_66_602q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_67_601q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_68_600q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_69_599q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_6_662q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_7_661q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_8_660q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_9_659q : STD_LOGIC := '0';
+ SIGNAL wire_altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_toggle_458m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_toggle_flopped_669m_dataout : STD_LOGIC;
+ SIGNAL wire_w_lg_in_reset77w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_out_reset146w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w1w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL s_wire_altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_ready_452_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_valid_455_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_take_in_data_454_dataout : STD_LOGIC;
+ SIGNAL s_wire_vcc : STD_LOGIC;
+ BEGIN
+
+ wire_w_lg_in_reset77w(0) <= NOT in_reset;
+ wire_w_lg_out_reset146w(0) <= NOT out_reset;
+ wire_w1w(0) <= NOT s_wire_altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_ready_452_dataout;
+ in_ready <= wire_w1w(0);
+ out_channel <= ( altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_69_743q & altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_68_744q);
+ out_data <= ( altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_65_747q & altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_64_748q & altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_63_749q & altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_62_750q & altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_61_751q & altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_60_752q & altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_59_753q & altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_58_754q & altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_57_755q & altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_56_756q & altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_55_757q & altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_54_758q & altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_53_759q
+ & altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_52_760q & altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_51_761q & altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_50_762q & altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_49_763q & altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_48_764q & altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_47_765q & altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_46_766q & altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_45_767q & altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_44_768q & altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_43_769q & altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_42_770q & altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_41_771q & altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_40_772q
+ & altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_39_773q & altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_38_774q & altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_37_775q & altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_36_776q & altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_35_777q & altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_34_778q & altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_33_779q & altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_32_780q & altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_31_781q & altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_30_782q & altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_29_783q & altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_28_784q & altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_27_785q
+ & altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_26_786q & altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_25_787q & altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_24_788q & altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_23_789q & altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_22_790q & altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_21_791q & altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_20_792q & altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_19_793q & altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_18_794q & altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_17_795q & altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_16_796q & altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_15_797q & altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_14_798q
+ & altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_13_799q & altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_12_800q & altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_11_801q & altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_10_802q & altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_9_803q & altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_8_804q & altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_7_805q & altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_6_806q & altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_5_807q & altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_4_808q & altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_3_809q & altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_2_810q & altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_1_811q
+ & altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_0_816q);
+ out_endofpacket <= altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_66_746q;
+ out_startofpacket <= altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_67_745q;
+ out_valid <= s_wire_altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_valid_455_dataout;
+ s_wire_altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_ready_452_dataout <= (altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_toggle_671q XOR wire_altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_altera_std_synchronizer_out_to_in_synchronizer_984_dout);
+ s_wire_altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_valid_455_dataout <= (altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_toggle_flopped_742q XOR wire_altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_altera_std_synchronizer_in_to_out_synchronizer_985_dout);
+ s_wire_altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_take_in_data_454_dataout <= (in_valid AND wire_w1w(0));
+ s_wire_vcc <= '1';
+ wire_altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_altera_std_synchronizer_in_to_out_synchronizer_985_reset_n <= wire_w_lg_out_reset146w(0);
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_altera_std_synchronizer_in_to_out_synchronizer_985 : altera_std_synchronizer
+ GENERIC MAP (
+ depth => 2
+ )
+ PORT MAP (
+ clk => out_clk,
+ din => altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_toggle_671q,
+ dout => wire_altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_altera_std_synchronizer_in_to_out_synchronizer_985_dout,
+ reset_n => wire_altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_altera_std_synchronizer_in_to_out_synchronizer_985_reset_n
+ );
+ wire_altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_altera_std_synchronizer_out_to_in_synchronizer_984_reset_n <= wire_w_lg_in_reset77w(0);
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_altera_std_synchronizer_out_to_in_synchronizer_984 : altera_std_synchronizer
+ GENERIC MAP (
+ depth => 2
+ )
+ PORT MAP (
+ clk => in_clk,
+ din => altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_toggle_flopped_742q,
+ dout => wire_altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_altera_std_synchronizer_out_to_in_synchronizer_984_dout,
+ reset_n => wire_altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_altera_std_synchronizer_out_to_in_synchronizer_984_reset_n
+ );
+ PROCESS (out_clk, out_reset)
+ BEGIN
+ IF (out_reset = '1') THEN
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_0_816q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_10_802q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_11_801q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_12_800q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_13_799q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_14_798q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_15_797q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_16_796q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_17_795q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_18_794q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_19_793q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_1_811q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_20_792q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_21_791q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_22_790q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_23_789q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_24_788q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_25_787q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_26_786q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_27_785q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_28_784q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_29_783q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_2_810q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_30_782q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_31_781q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_32_780q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_33_779q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_34_778q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_35_777q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_36_776q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_37_775q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_38_774q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_39_773q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_3_809q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_40_772q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_41_771q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_42_770q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_43_769q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_44_768q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_45_767q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_46_766q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_47_765q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_48_764q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_49_763q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_4_808q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_50_762q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_51_761q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_52_760q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_53_759q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_54_758q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_55_757q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_56_756q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_57_755q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_58_754q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_59_753q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_5_807q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_60_752q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_61_751q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_62_750q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_63_749q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_64_748q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_65_747q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_66_746q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_67_745q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_68_744q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_69_743q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_6_806q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_7_805q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_8_804q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_9_803q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_toggle_flopped_742q <= '0';
+ ELSIF (out_clk = '1' AND out_clk'event) THEN
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_0_816q <= altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_0_668q;
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_10_802q <= altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_10_658q;
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_11_801q <= altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_11_657q;
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_12_800q <= altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_12_656q;
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_13_799q <= altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_13_655q;
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_14_798q <= altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_14_654q;
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_15_797q <= altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_15_653q;
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_16_796q <= altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_16_652q;
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_17_795q <= altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_17_651q;
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_18_794q <= altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_18_650q;
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_19_793q <= altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_19_649q;
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_1_811q <= altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_1_667q;
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_20_792q <= altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_20_648q;
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_21_791q <= altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_21_647q;
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_22_790q <= altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_22_646q;
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_23_789q <= altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_23_645q;
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_24_788q <= altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_24_644q;
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_25_787q <= altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_25_643q;
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_26_786q <= altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_26_642q;
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_27_785q <= altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_27_641q;
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_28_784q <= altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_28_640q;
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_29_783q <= altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_29_639q;
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_2_810q <= altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_2_666q;
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_30_782q <= altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_30_638q;
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_31_781q <= altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_31_637q;
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_32_780q <= altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_32_636q;
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_33_779q <= altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_33_635q;
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_34_778q <= altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_34_634q;
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_35_777q <= altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_35_633q;
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_36_776q <= altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_36_632q;
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_37_775q <= altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_37_631q;
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_38_774q <= altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_38_630q;
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_39_773q <= altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_39_629q;
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_3_809q <= altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_3_665q;
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_40_772q <= altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_40_628q;
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_41_771q <= altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_41_627q;
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_42_770q <= altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_42_626q;
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_43_769q <= altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_43_625q;
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_44_768q <= altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_44_624q;
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_45_767q <= altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_45_623q;
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_46_766q <= altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_46_622q;
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_47_765q <= altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_47_621q;
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_48_764q <= altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_48_620q;
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_49_763q <= altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_49_619q;
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_4_808q <= altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_4_664q;
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_50_762q <= altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_50_618q;
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_51_761q <= altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_51_617q;
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_52_760q <= altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_52_616q;
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_53_759q <= altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_53_615q;
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_54_758q <= altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_54_614q;
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_55_757q <= altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_55_613q;
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_56_756q <= altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_56_612q;
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_57_755q <= altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_57_611q;
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_58_754q <= altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_58_610q;
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_59_753q <= altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_59_609q;
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_5_807q <= altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_5_663q;
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_60_752q <= altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_60_608q;
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_61_751q <= altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_61_607q;
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_62_750q <= altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_62_606q;
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_63_749q <= altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_63_605q;
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_64_748q <= altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_64_604q;
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_65_747q <= altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_65_603q;
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_66_746q <= altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_66_602q;
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_67_745q <= altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_67_601q;
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_68_744q <= altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_68_600q;
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_69_743q <= altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_69_599q;
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_6_806q <= altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_6_662q;
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_7_805q <= altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_7_661q;
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_8_804q <= altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_8_660q;
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_9_803q <= altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_9_659q;
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_toggle_flopped_742q <= wire_altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_toggle_flopped_669m_dataout;
+ END IF;
+ END PROCESS;
+ PROCESS (in_clk, in_reset)
+ BEGIN
+ IF (in_reset = '1') THEN
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_toggle_671q <= '0';
+ ELSIF (in_clk = '1' AND in_clk'event) THEN
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_toggle_671q <= wire_altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_toggle_458m_dataout;
+ END IF;
+ END PROCESS;
+ wire_nl_w75w(0) <= NOT altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_toggle_671q;
+ PROCESS (in_clk, in_reset)
+ BEGIN
+ IF (in_reset = '1') THEN
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_0_668q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_10_658q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_11_657q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_12_656q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_13_655q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_14_654q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_15_653q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_16_652q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_17_651q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_18_650q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_19_649q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_1_667q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_20_648q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_21_647q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_22_646q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_23_645q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_24_644q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_25_643q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_26_642q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_27_641q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_28_640q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_29_639q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_2_666q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_30_638q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_31_637q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_32_636q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_33_635q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_34_634q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_35_633q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_36_632q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_37_631q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_38_630q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_39_629q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_3_665q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_40_628q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_41_627q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_42_626q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_43_625q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_44_624q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_45_623q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_46_622q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_47_621q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_48_620q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_49_619q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_4_664q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_50_618q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_51_617q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_52_616q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_53_615q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_54_614q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_55_613q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_56_612q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_57_611q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_58_610q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_59_609q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_5_663q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_60_608q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_61_607q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_62_606q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_63_605q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_64_604q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_65_603q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_66_602q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_67_601q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_68_600q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_69_599q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_6_662q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_7_661q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_8_660q <= '0';
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_9_659q <= '0';
+ ELSIF (in_clk = '1' AND in_clk'event) THEN
+ IF (s_wire_altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_take_in_data_454_dataout = '1') THEN
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_0_668q <= in_data(0);
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_10_658q <= in_data(10);
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_11_657q <= in_data(11);
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_12_656q <= in_data(12);
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_13_655q <= in_data(13);
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_14_654q <= in_data(14);
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_15_653q <= in_data(15);
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_16_652q <= in_data(16);
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_17_651q <= in_data(17);
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_18_650q <= in_data(18);
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_19_649q <= in_data(19);
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_1_667q <= in_data(1);
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_20_648q <= in_data(20);
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_21_647q <= in_data(21);
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_22_646q <= in_data(22);
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_23_645q <= in_data(23);
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_24_644q <= in_data(24);
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_25_643q <= in_data(25);
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_26_642q <= in_data(26);
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_27_641q <= in_data(27);
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_28_640q <= in_data(28);
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_29_639q <= in_data(29);
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_2_666q <= in_data(2);
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_30_638q <= in_data(30);
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_31_637q <= in_data(31);
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_32_636q <= in_data(32);
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_33_635q <= in_data(33);
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_34_634q <= in_data(34);
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_35_633q <= in_data(35);
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_36_632q <= in_data(36);
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_37_631q <= in_data(37);
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_38_630q <= in_data(38);
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_39_629q <= in_data(39);
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_3_665q <= in_data(3);
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_40_628q <= in_data(40);
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_41_627q <= in_data(41);
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_42_626q <= in_data(42);
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_43_625q <= in_data(43);
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_44_624q <= in_data(44);
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_45_623q <= in_data(45);
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_46_622q <= in_data(46);
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_47_621q <= in_data(47);
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_48_620q <= in_data(48);
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_49_619q <= in_data(49);
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_4_664q <= in_data(4);
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_50_618q <= in_data(50);
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_51_617q <= in_data(51);
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_52_616q <= in_data(52);
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_53_615q <= in_data(53);
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_54_614q <= in_data(54);
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_55_613q <= in_data(55);
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_56_612q <= in_data(56);
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_57_611q <= in_data(57);
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_58_610q <= in_data(58);
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_59_609q <= in_data(59);
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_5_663q <= in_data(5);
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_60_608q <= in_data(60);
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_61_607q <= in_data(61);
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_62_606q <= in_data(62);
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_63_605q <= in_data(63);
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_64_604q <= in_data(64);
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_65_603q <= in_data(65);
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_66_602q <= in_endofpacket;
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_67_601q <= in_startofpacket;
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_68_600q <= in_channel(0);
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_69_599q <= in_channel(1);
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_6_662q <= in_data(6);
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_7_661q <= in_data(7);
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_8_660q <= in_data(8);
+ altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_9_659q <= in_data(9);
+ END IF;
+ END IF;
+ END PROCESS;
+ wire_altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_toggle_458m_dataout <= wire_nl_w75w(0) WHEN s_wire_altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_take_in_data_454_dataout = '1' ELSE altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_toggle_671q;
+ wire_altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_toggle_flopped_669m_dataout <= wire_altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_altera_std_synchronizer_in_to_out_synchronizer_985_dout WHEN (out_ready AND s_wire_altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_valid_455_dataout) = '1' ELSE altera_avalon_st_handshake_clock_crosser_0001_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_toggle_flopped_742q;
+
+ END RTL; --altera_avalon_st_handshake_clock_crosser_0001
+--synopsys translate_on
+--VALID FILE
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_0001.vho b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_0001.vho
new file mode 100644
index 0000000000..8d86ea4878
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_0001.vho
@@ -0,0 +1,708 @@
+--IP Functional Simulation Model
+--VERSION_BEGIN 11.1SP2 cbx_mgl 2012:01:25:21:26:09:SJ cbx_simgen 2012:01:25:21:25:27:SJ VERSION_END
+
+
+-- Copyright (C) 1991-2011 Altera Corporation
+-- Your use of Altera Corporation's design tools, logic functions
+-- and other software and tools, and its AMPP partner logic
+-- functions, and any output files from any of the foregoing
+-- (including device programming or simulation files), and any
+-- associated documentation or information are expressly subject
+-- to the terms and conditions of the Altera Program License
+-- Subscription Agreement, Altera MegaCore Function License
+-- Agreement, or other applicable license agreement, including,
+-- without limitation, that your use is for the sole purpose of
+-- programming logic devices manufactured by Altera and sold by
+-- Altera or its authorized distributors. Please refer to the
+-- applicable agreement for further details.
+
+-- You may only use these simulation model output files for simulation
+-- purposes and expressly not for synthesis or any other purposes (in which
+-- event Altera disclaims all warranties of any kind).
+
+
+--synopsys translate_off
+
+--synthesis_resources = lut 146 mux21 80
+ LIBRARY ieee;
+ USE ieee.std_logic_1164.all;
+
+ ENTITY altera_avalon_st_pipeline_stage_0001 IS
+ PORT
+ (
+ clk : IN STD_LOGIC;
+ in_data : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
+ in_empty : IN STD_LOGIC_VECTOR (2 DOWNTO 0);
+ in_endofpacket : IN STD_LOGIC;
+ in_error : IN STD_LOGIC_VECTOR (2 DOWNTO 0);
+ in_ready : OUT STD_LOGIC;
+ in_startofpacket : IN STD_LOGIC;
+ in_valid : IN STD_LOGIC;
+ out_data : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
+ out_empty : OUT STD_LOGIC_VECTOR (2 DOWNTO 0);
+ out_endofpacket : OUT STD_LOGIC;
+ out_error : OUT STD_LOGIC_VECTOR (2 DOWNTO 0);
+ out_ready : IN STD_LOGIC;
+ out_startofpacket : OUT STD_LOGIC;
+ out_valid : OUT STD_LOGIC;
+ reset : IN STD_LOGIC
+ );
+ END altera_avalon_st_pipeline_stage_0001;
+
+ ARCHITECTURE RTL OF altera_avalon_st_pipeline_stage_0001 IS
+
+ ATTRIBUTE synthesis_clearbox : natural;
+ ATTRIBUTE synthesis_clearbox OF RTL : ARCHITECTURE IS 1;
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_full0_980q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_full1_981q : STD_LOGIC := '0';
+ SIGNAL wire_ni_w1w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_ni_w76w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_0_978q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_10_951q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_11_950q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_12_949q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_13_948q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_14_947q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_15_946q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_16_945q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_17_944q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_18_943q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_19_942q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_1_960q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_20_941q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_21_940q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_22_939q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_23_938q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_24_937q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_25_936q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_26_935q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_27_934q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_28_933q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_29_932q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_2_959q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_30_931q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_31_930q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_32_929q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_33_928q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_34_927q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_35_926q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_36_925q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_37_924q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_38_923q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_39_922q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_3_958q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_40_921q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_41_920q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_42_919q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_43_918q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_44_917q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_45_916q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_46_915q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_47_914q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_48_913q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_49_912q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_4_957q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_50_911q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_51_910q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_52_909q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_53_908q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_54_907q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_55_906q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_56_905q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_57_904q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_58_903q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_59_902q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_5_956q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_60_901q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_61_900q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_62_899q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_63_898q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_64_897q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_65_896q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_66_895q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_67_894q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_68_893q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_69_892q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_6_955q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_70_891q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_71_890q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_7_954q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_8_953q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_9_952q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_0_889q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_10_879q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_11_878q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_12_877q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_13_876q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_14_875q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_15_874q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_16_873q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_17_872q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_18_871q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_19_870q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_1_888q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_20_869q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_21_868q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_22_867q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_23_866q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_24_865q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_25_864q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_26_863q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_27_862q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_28_861q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_29_860q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_2_887q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_30_859q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_31_858q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_32_857q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_33_856q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_34_855q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_35_854q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_36_853q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_37_852q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_38_851q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_39_850q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_3_886q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_40_849q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_41_848q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_42_847q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_43_846q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_44_845q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_45_844q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_46_843q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_47_842q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_48_841q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_49_840q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_4_885q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_50_839q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_51_838q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_52_837q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_53_836q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_54_835q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_55_834q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_56_833q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_57_832q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_58_831q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_59_830q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_5_884q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_60_829q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_61_828q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_62_827q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_63_826q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_64_825q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_65_824q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_66_823q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_67_822q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_68_821q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_69_820q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_6_883q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_70_819q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_71_818q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_7_882q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_8_881q : STD_LOGIC := '0';
+ SIGNAL altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_9_880q : STD_LOGIC := '0';
+ SIGNAL wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_531m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_532m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_533m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_534m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_535m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_536m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_537m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_538m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_539m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_540m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_541m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_542m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_543m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_544m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_545m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_546m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_547m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_548m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_549m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_550m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_551m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_552m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_553m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_554m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_555m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_556m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_557m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_558m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_559m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_560m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_561m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_562m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_563m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_564m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_565m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_566m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_567m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_568m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_569m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_570m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_571m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_572m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_573m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_574m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_575m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_576m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_577m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_578m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_579m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_580m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_581m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_582m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_583m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_584m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_585m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_586m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_587m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_588m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_589m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_590m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_591m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_592m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_593m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_594m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_595m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_596m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_597m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_598m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_599m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_600m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_601m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_602m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_full0_968m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_full0_972m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_full0_975m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_full0_976m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_full1_963m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_full1_964m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_full1_971m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_full1_973m_dataout : STD_LOGIC;
+ SIGNAL wire_w_lg_in_valid153w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_out_ready151w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_reset148w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL s_wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_always0_530_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_always1_965_dataout : STD_LOGIC;
+ SIGNAL s_wire_vcc : STD_LOGIC;
+ BEGIN
+
+ wire_w_lg_in_valid153w(0) <= NOT in_valid;
+ wire_w_lg_out_ready151w(0) <= NOT out_ready;
+ wire_w_lg_reset148w(0) <= NOT reset;
+ in_ready <= wire_ni_w1w(0);
+ out_data <= ( altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_63_898q & altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_62_899q & altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_61_900q & altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_60_901q & altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_59_902q & altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_58_903q & altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_57_904q & altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_56_905q & altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_55_906q & altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_54_907q & altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_53_908q & altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_52_909q & altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_51_910q & altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_50_911q & altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_49_912q
+ & altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_48_913q & altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_47_914q & altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_46_915q & altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_45_916q & altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_44_917q & altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_43_918q & altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_42_919q & altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_41_920q & altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_40_921q & altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_39_922q & altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_38_923q & altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_37_924q & altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_36_925q & altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_35_926q & altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_34_927q
+ & altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_33_928q & altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_32_929q & altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_31_930q & altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_30_931q & altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_29_932q & altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_28_933q & altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_27_934q & altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_26_935q & altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_25_936q & altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_24_937q & altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_23_938q & altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_22_939q & altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_21_940q & altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_20_941q & altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_19_942q
+ & altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_18_943q & altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_17_944q & altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_16_945q & altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_15_946q & altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_14_947q & altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_13_948q & altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_12_949q & altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_11_950q & altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_10_951q & altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_9_952q & altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_8_953q & altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_7_954q & altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_6_955q & altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_5_956q & altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_4_957q
+ & altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_3_958q & altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_2_959q & altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_1_960q & altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_0_978q);
+ out_empty <= ( altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_68_893q & altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_67_894q & altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_66_895q);
+ out_endofpacket <= altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_64_897q;
+ out_error <= ( altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_71_890q & altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_70_891q & altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_69_892q);
+ out_startofpacket <= altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_65_896q;
+ out_valid <= altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_full1_981q;
+ s_wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_always0_530_dataout <= ((out_ready AND altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_full1_981q) OR wire_ni_w76w(0));
+ s_wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_always1_965_dataout <= (wire_ni_w1w(0) AND altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_full1_981q);
+ s_wire_vcc <= '1';
+ PROCESS (clk, reset)
+ BEGIN
+ IF (reset = '1') THEN
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_full0_980q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_full1_981q <= '0';
+ ELSIF (clk = '1' AND clk'event) THEN
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_full0_980q <= wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_full0_976m_dataout;
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_full1_981q <= wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_full1_973m_dataout;
+ END IF;
+ END PROCESS;
+ wire_ni_w1w(0) <= NOT altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_full0_980q;
+ wire_ni_w76w(0) <= NOT altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_full1_981q;
+ PROCESS (clk, reset)
+ BEGIN
+ IF (reset = '1') THEN
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_0_978q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_10_951q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_11_950q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_12_949q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_13_948q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_14_947q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_15_946q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_16_945q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_17_944q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_18_943q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_19_942q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_1_960q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_20_941q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_21_940q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_22_939q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_23_938q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_24_937q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_25_936q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_26_935q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_27_934q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_28_933q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_29_932q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_2_959q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_30_931q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_31_930q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_32_929q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_33_928q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_34_927q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_35_926q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_36_925q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_37_924q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_38_923q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_39_922q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_3_958q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_40_921q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_41_920q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_42_919q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_43_918q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_44_917q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_45_916q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_46_915q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_47_914q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_48_913q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_49_912q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_4_957q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_50_911q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_51_910q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_52_909q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_53_908q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_54_907q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_55_906q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_56_905q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_57_904q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_58_903q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_59_902q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_5_956q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_60_901q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_61_900q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_62_899q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_63_898q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_64_897q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_65_896q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_66_895q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_67_894q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_68_893q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_69_892q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_6_955q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_70_891q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_71_890q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_7_954q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_8_953q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_9_952q <= '0';
+ ELSIF (clk = '1' AND clk'event) THEN
+ IF (s_wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_always0_530_dataout = '1') THEN
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_0_978q <= wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_602m_dataout;
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_10_951q <= wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_592m_dataout;
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_11_950q <= wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_591m_dataout;
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_12_949q <= wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_590m_dataout;
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_13_948q <= wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_589m_dataout;
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_14_947q <= wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_588m_dataout;
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_15_946q <= wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_587m_dataout;
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_16_945q <= wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_586m_dataout;
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_17_944q <= wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_585m_dataout;
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_18_943q <= wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_584m_dataout;
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_19_942q <= wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_583m_dataout;
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_1_960q <= wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_601m_dataout;
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_20_941q <= wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_582m_dataout;
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_21_940q <= wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_581m_dataout;
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_22_939q <= wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_580m_dataout;
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_23_938q <= wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_579m_dataout;
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_24_937q <= wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_578m_dataout;
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_25_936q <= wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_577m_dataout;
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_26_935q <= wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_576m_dataout;
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_27_934q <= wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_575m_dataout;
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_28_933q <= wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_574m_dataout;
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_29_932q <= wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_573m_dataout;
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_2_959q <= wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_600m_dataout;
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_30_931q <= wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_572m_dataout;
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_31_930q <= wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_571m_dataout;
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_32_929q <= wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_570m_dataout;
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_33_928q <= wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_569m_dataout;
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_34_927q <= wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_568m_dataout;
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_35_926q <= wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_567m_dataout;
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_36_925q <= wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_566m_dataout;
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_37_924q <= wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_565m_dataout;
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_38_923q <= wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_564m_dataout;
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_39_922q <= wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_563m_dataout;
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_3_958q <= wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_599m_dataout;
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_40_921q <= wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_562m_dataout;
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_41_920q <= wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_561m_dataout;
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_42_919q <= wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_560m_dataout;
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_43_918q <= wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_559m_dataout;
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_44_917q <= wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_558m_dataout;
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_45_916q <= wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_557m_dataout;
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_46_915q <= wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_556m_dataout;
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_47_914q <= wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_555m_dataout;
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_48_913q <= wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_554m_dataout;
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_49_912q <= wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_553m_dataout;
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_4_957q <= wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_598m_dataout;
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_50_911q <= wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_552m_dataout;
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_51_910q <= wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_551m_dataout;
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_52_909q <= wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_550m_dataout;
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_53_908q <= wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_549m_dataout;
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_54_907q <= wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_548m_dataout;
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_55_906q <= wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_547m_dataout;
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_56_905q <= wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_546m_dataout;
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_57_904q <= wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_545m_dataout;
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_58_903q <= wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_544m_dataout;
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_59_902q <= wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_543m_dataout;
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_5_956q <= wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_597m_dataout;
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_60_901q <= wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_542m_dataout;
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_61_900q <= wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_541m_dataout;
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_62_899q <= wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_540m_dataout;
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_63_898q <= wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_539m_dataout;
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_64_897q <= wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_538m_dataout;
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_65_896q <= wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_537m_dataout;
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_66_895q <= wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_536m_dataout;
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_67_894q <= wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_535m_dataout;
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_68_893q <= wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_534m_dataout;
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_69_892q <= wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_533m_dataout;
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_6_955q <= wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_596m_dataout;
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_70_891q <= wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_532m_dataout;
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_71_890q <= wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_531m_dataout;
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_7_954q <= wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_595m_dataout;
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_8_953q <= wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_594m_dataout;
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_9_952q <= wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_593m_dataout;
+ END IF;
+ END IF;
+ END PROCESS;
+ PROCESS (clk, reset)
+ BEGIN
+ IF (reset = '1') THEN
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_0_889q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_10_879q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_11_878q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_12_877q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_13_876q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_14_875q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_15_874q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_16_873q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_17_872q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_18_871q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_19_870q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_1_888q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_20_869q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_21_868q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_22_867q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_23_866q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_24_865q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_25_864q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_26_863q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_27_862q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_28_861q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_29_860q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_2_887q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_30_859q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_31_858q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_32_857q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_33_856q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_34_855q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_35_854q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_36_853q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_37_852q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_38_851q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_39_850q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_3_886q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_40_849q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_41_848q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_42_847q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_43_846q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_44_845q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_45_844q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_46_843q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_47_842q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_48_841q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_49_840q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_4_885q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_50_839q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_51_838q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_52_837q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_53_836q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_54_835q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_55_834q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_56_833q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_57_832q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_58_831q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_59_830q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_5_884q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_60_829q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_61_828q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_62_827q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_63_826q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_64_825q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_65_824q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_66_823q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_67_822q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_68_821q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_69_820q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_6_883q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_70_819q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_71_818q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_7_882q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_8_881q <= '0';
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_9_880q <= '0';
+ ELSIF (clk = '1' AND clk'event) THEN
+ IF (altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_full0_980q = '0') THEN
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_0_889q <= in_data(0);
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_10_879q <= in_data(10);
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_11_878q <= in_data(11);
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_12_877q <= in_data(12);
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_13_876q <= in_data(13);
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_14_875q <= in_data(14);
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_15_874q <= in_data(15);
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_16_873q <= in_data(16);
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_17_872q <= in_data(17);
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_18_871q <= in_data(18);
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_19_870q <= in_data(19);
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_1_888q <= in_data(1);
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_20_869q <= in_data(20);
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_21_868q <= in_data(21);
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_22_867q <= in_data(22);
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_23_866q <= in_data(23);
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_24_865q <= in_data(24);
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_25_864q <= in_data(25);
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_26_863q <= in_data(26);
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_27_862q <= in_data(27);
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_28_861q <= in_data(28);
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_29_860q <= in_data(29);
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_2_887q <= in_data(2);
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_30_859q <= in_data(30);
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_31_858q <= in_data(31);
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_32_857q <= in_data(32);
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_33_856q <= in_data(33);
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_34_855q <= in_data(34);
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_35_854q <= in_data(35);
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_36_853q <= in_data(36);
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_37_852q <= in_data(37);
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_38_851q <= in_data(38);
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_39_850q <= in_data(39);
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_3_886q <= in_data(3);
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_40_849q <= in_data(40);
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_41_848q <= in_data(41);
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_42_847q <= in_data(42);
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_43_846q <= in_data(43);
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_44_845q <= in_data(44);
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_45_844q <= in_data(45);
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_46_843q <= in_data(46);
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_47_842q <= in_data(47);
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_48_841q <= in_data(48);
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_49_840q <= in_data(49);
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_4_885q <= in_data(4);
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_50_839q <= in_data(50);
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_51_838q <= in_data(51);
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_52_837q <= in_data(52);
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_53_836q <= in_data(53);
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_54_835q <= in_data(54);
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_55_834q <= in_data(55);
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_56_833q <= in_data(56);
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_57_832q <= in_data(57);
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_58_831q <= in_data(58);
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_59_830q <= in_data(59);
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_5_884q <= in_data(5);
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_60_829q <= in_data(60);
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_61_828q <= in_data(61);
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_62_827q <= in_data(62);
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_63_826q <= in_data(63);
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_64_825q <= in_endofpacket;
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_65_824q <= in_startofpacket;
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_66_823q <= in_empty(0);
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_67_822q <= in_empty(1);
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_68_821q <= in_empty(2);
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_69_820q <= in_error(0);
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_6_883q <= in_data(6);
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_70_819q <= in_error(1);
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_71_818q <= in_error(2);
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_7_882q <= in_data(7);
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_8_881q <= in_data(8);
+ altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_9_880q <= in_data(9);
+ END IF;
+ END IF;
+ END PROCESS;
+ wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_531m_dataout <= altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_71_818q WHEN altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_full0_980q = '1' ELSE in_error(2);
+ wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_532m_dataout <= altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_70_819q WHEN altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_full0_980q = '1' ELSE in_error(1);
+ wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_533m_dataout <= altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_69_820q WHEN altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_full0_980q = '1' ELSE in_error(0);
+ wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_534m_dataout <= altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_68_821q WHEN altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_full0_980q = '1' ELSE in_empty(2);
+ wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_535m_dataout <= altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_67_822q WHEN altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_full0_980q = '1' ELSE in_empty(1);
+ wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_536m_dataout <= altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_66_823q WHEN altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_full0_980q = '1' ELSE in_empty(0);
+ wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_537m_dataout <= altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_65_824q WHEN altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_full0_980q = '1' ELSE in_startofpacket;
+ wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_538m_dataout <= altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_64_825q WHEN altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_full0_980q = '1' ELSE in_endofpacket;
+ wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_539m_dataout <= altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_63_826q WHEN altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_full0_980q = '1' ELSE in_data(63);
+ wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_540m_dataout <= altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_62_827q WHEN altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_full0_980q = '1' ELSE in_data(62);
+ wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_541m_dataout <= altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_61_828q WHEN altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_full0_980q = '1' ELSE in_data(61);
+ wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_542m_dataout <= altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_60_829q WHEN altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_full0_980q = '1' ELSE in_data(60);
+ wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_543m_dataout <= altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_59_830q WHEN altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_full0_980q = '1' ELSE in_data(59);
+ wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_544m_dataout <= altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_58_831q WHEN altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_full0_980q = '1' ELSE in_data(58);
+ wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_545m_dataout <= altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_57_832q WHEN altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_full0_980q = '1' ELSE in_data(57);
+ wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_546m_dataout <= altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_56_833q WHEN altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_full0_980q = '1' ELSE in_data(56);
+ wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_547m_dataout <= altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_55_834q WHEN altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_full0_980q = '1' ELSE in_data(55);
+ wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_548m_dataout <= altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_54_835q WHEN altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_full0_980q = '1' ELSE in_data(54);
+ wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_549m_dataout <= altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_53_836q WHEN altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_full0_980q = '1' ELSE in_data(53);
+ wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_550m_dataout <= altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_52_837q WHEN altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_full0_980q = '1' ELSE in_data(52);
+ wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_551m_dataout <= altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_51_838q WHEN altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_full0_980q = '1' ELSE in_data(51);
+ wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_552m_dataout <= altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_50_839q WHEN altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_full0_980q = '1' ELSE in_data(50);
+ wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_553m_dataout <= altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_49_840q WHEN altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_full0_980q = '1' ELSE in_data(49);
+ wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_554m_dataout <= altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_48_841q WHEN altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_full0_980q = '1' ELSE in_data(48);
+ wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_555m_dataout <= altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_47_842q WHEN altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_full0_980q = '1' ELSE in_data(47);
+ wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_556m_dataout <= altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_46_843q WHEN altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_full0_980q = '1' ELSE in_data(46);
+ wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_557m_dataout <= altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_45_844q WHEN altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_full0_980q = '1' ELSE in_data(45);
+ wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_558m_dataout <= altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_44_845q WHEN altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_full0_980q = '1' ELSE in_data(44);
+ wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_559m_dataout <= altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_43_846q WHEN altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_full0_980q = '1' ELSE in_data(43);
+ wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_560m_dataout <= altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_42_847q WHEN altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_full0_980q = '1' ELSE in_data(42);
+ wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_561m_dataout <= altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_41_848q WHEN altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_full0_980q = '1' ELSE in_data(41);
+ wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_562m_dataout <= altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_40_849q WHEN altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_full0_980q = '1' ELSE in_data(40);
+ wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_563m_dataout <= altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_39_850q WHEN altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_full0_980q = '1' ELSE in_data(39);
+ wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_564m_dataout <= altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_38_851q WHEN altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_full0_980q = '1' ELSE in_data(38);
+ wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_565m_dataout <= altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_37_852q WHEN altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_full0_980q = '1' ELSE in_data(37);
+ wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_566m_dataout <= altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_36_853q WHEN altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_full0_980q = '1' ELSE in_data(36);
+ wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_567m_dataout <= altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_35_854q WHEN altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_full0_980q = '1' ELSE in_data(35);
+ wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_568m_dataout <= altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_34_855q WHEN altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_full0_980q = '1' ELSE in_data(34);
+ wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_569m_dataout <= altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_33_856q WHEN altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_full0_980q = '1' ELSE in_data(33);
+ wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_570m_dataout <= altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_32_857q WHEN altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_full0_980q = '1' ELSE in_data(32);
+ wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_571m_dataout <= altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_31_858q WHEN altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_full0_980q = '1' ELSE in_data(31);
+ wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_572m_dataout <= altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_30_859q WHEN altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_full0_980q = '1' ELSE in_data(30);
+ wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_573m_dataout <= altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_29_860q WHEN altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_full0_980q = '1' ELSE in_data(29);
+ wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_574m_dataout <= altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_28_861q WHEN altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_full0_980q = '1' ELSE in_data(28);
+ wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_575m_dataout <= altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_27_862q WHEN altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_full0_980q = '1' ELSE in_data(27);
+ wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_576m_dataout <= altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_26_863q WHEN altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_full0_980q = '1' ELSE in_data(26);
+ wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_577m_dataout <= altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_25_864q WHEN altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_full0_980q = '1' ELSE in_data(25);
+ wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_578m_dataout <= altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_24_865q WHEN altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_full0_980q = '1' ELSE in_data(24);
+ wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_579m_dataout <= altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_23_866q WHEN altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_full0_980q = '1' ELSE in_data(23);
+ wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_580m_dataout <= altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_22_867q WHEN altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_full0_980q = '1' ELSE in_data(22);
+ wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_581m_dataout <= altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_21_868q WHEN altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_full0_980q = '1' ELSE in_data(21);
+ wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_582m_dataout <= altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_20_869q WHEN altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_full0_980q = '1' ELSE in_data(20);
+ wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_583m_dataout <= altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_19_870q WHEN altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_full0_980q = '1' ELSE in_data(19);
+ wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_584m_dataout <= altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_18_871q WHEN altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_full0_980q = '1' ELSE in_data(18);
+ wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_585m_dataout <= altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_17_872q WHEN altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_full0_980q = '1' ELSE in_data(17);
+ wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_586m_dataout <= altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_16_873q WHEN altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_full0_980q = '1' ELSE in_data(16);
+ wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_587m_dataout <= altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_15_874q WHEN altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_full0_980q = '1' ELSE in_data(15);
+ wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_588m_dataout <= altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_14_875q WHEN altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_full0_980q = '1' ELSE in_data(14);
+ wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_589m_dataout <= altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_13_876q WHEN altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_full0_980q = '1' ELSE in_data(13);
+ wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_590m_dataout <= altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_12_877q WHEN altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_full0_980q = '1' ELSE in_data(12);
+ wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_591m_dataout <= altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_11_878q WHEN altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_full0_980q = '1' ELSE in_data(11);
+ wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_592m_dataout <= altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_10_879q WHEN altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_full0_980q = '1' ELSE in_data(10);
+ wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_593m_dataout <= altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_9_880q WHEN altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_full0_980q = '1' ELSE in_data(9);
+ wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_594m_dataout <= altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_8_881q WHEN altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_full0_980q = '1' ELSE in_data(8);
+ wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_595m_dataout <= altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_7_882q WHEN altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_full0_980q = '1' ELSE in_data(7);
+ wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_596m_dataout <= altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_6_883q WHEN altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_full0_980q = '1' ELSE in_data(6);
+ wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_597m_dataout <= altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_5_884q WHEN altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_full0_980q = '1' ELSE in_data(5);
+ wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_598m_dataout <= altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_4_885q WHEN altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_full0_980q = '1' ELSE in_data(4);
+ wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_599m_dataout <= altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_3_886q WHEN altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_full0_980q = '1' ELSE in_data(3);
+ wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_600m_dataout <= altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_2_887q WHEN altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_full0_980q = '1' ELSE in_data(2);
+ wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_601m_dataout <= altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_1_888q WHEN altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_full0_980q = '1' ELSE in_data(1);
+ wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data1_602m_dataout <= altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_data0_0_889q WHEN altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_full0_980q = '1' ELSE in_data(0);
+ wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_full0_968m_dataout <= altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_full0_980q OR (in_valid AND wire_w_lg_out_ready151w(0));
+ wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_full0_972m_dataout <= wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_full0_968m_dataout WHEN s_wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_always1_965_dataout = '1' ELSE altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_full0_980q;
+ wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_full0_975m_dataout <= wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_full0_972m_dataout AND NOT(out_ready);
+ wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_full0_976m_dataout <= wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_full0_975m_dataout WHEN (altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_full0_980q AND altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_full1_981q) = '1' ELSE wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_full0_972m_dataout;
+ wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_full1_963m_dataout <= altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_full1_981q OR in_valid;
+ wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_full1_964m_dataout <= wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_full1_963m_dataout WHEN (wire_ni_w1w(0) AND wire_ni_w76w(0)) = '1' ELSE altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_full1_981q;
+ wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_full1_971m_dataout <= wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_full1_964m_dataout AND NOT((wire_w_lg_in_valid153w(0) AND out_ready));
+ wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_full1_973m_dataout <= wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_full1_971m_dataout WHEN s_wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_always1_965_dataout = '1' ELSE wire_altera_avalon_st_pipeline_stage_0001_altera_avalon_st_pipeline_stage_tx_st_pipeline_stage_rs_altera_avalon_st_pipeline_base_core_full1_964m_dataout;
+
+ END RTL; --altera_avalon_st_pipeline_stage_0001
+--synopsys translate_on
+--VALID FILE
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_avalon_st_splitter/altera_avalon_st_splitter_0001.vho b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_avalon_st_splitter/altera_avalon_st_splitter_0001.vho
new file mode 100644
index 0000000000..9b2eb28b54
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_avalon_st_splitter/altera_avalon_st_splitter_0001.vho
@@ -0,0 +1,80 @@
+--IP Functional Simulation Model
+--VERSION_BEGIN 11.1SP2 cbx_mgl 2012:01:25:21:26:09:SJ cbx_simgen 2012:01:25:21:25:27:SJ VERSION_END
+
+
+-- Copyright (C) 1991-2011 Altera Corporation
+-- Your use of Altera Corporation's design tools, logic functions
+-- and other software and tools, and its AMPP partner logic
+-- functions, and any output files from any of the foregoing
+-- (including device programming or simulation files), and any
+-- associated documentation or information are expressly subject
+-- to the terms and conditions of the Altera Program License
+-- Subscription Agreement, Altera MegaCore Function License
+-- Agreement, or other applicable license agreement, including,
+-- without limitation, that your use is for the sole purpose of
+-- programming logic devices manufactured by Altera and sold by
+-- Altera or its authorized distributors. Please refer to the
+-- applicable agreement for further details.
+
+-- You may only use these simulation model output files for simulation
+-- purposes and expressly not for synthesis or any other purposes (in which
+-- event Altera disclaims all warranties of any kind).
+
+
+--synopsys translate_off
+
+--synthesis_resources =
+ LIBRARY ieee;
+ USE ieee.std_logic_1164.all;
+
+ ENTITY altera_avalon_st_splitter_0001 IS
+ PORT
+ (
+ clk : IN STD_LOGIC;
+ in0_data : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
+ in0_empty : IN STD_LOGIC_VECTOR (2 DOWNTO 0);
+ in0_endofpacket : IN STD_LOGIC;
+ in0_error : IN STD_LOGIC_VECTOR (2 DOWNTO 0);
+ in0_ready : OUT STD_LOGIC;
+ in0_startofpacket : IN STD_LOGIC;
+ in0_valid : IN STD_LOGIC;
+ out0_data : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
+ out0_empty : OUT STD_LOGIC_VECTOR (2 DOWNTO 0);
+ out0_endofpacket : OUT STD_LOGIC;
+ out0_error : OUT STD_LOGIC_VECTOR (2 DOWNTO 0);
+ out0_ready : IN STD_LOGIC;
+ out0_startofpacket : OUT STD_LOGIC;
+ out0_valid : OUT STD_LOGIC;
+ out1_data : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
+ out1_empty : OUT STD_LOGIC_VECTOR (2 DOWNTO 0);
+ out1_endofpacket : OUT STD_LOGIC;
+ out1_error : OUT STD_LOGIC_VECTOR (2 DOWNTO 0);
+ out1_ready : IN STD_LOGIC;
+ out1_startofpacket : OUT STD_LOGIC;
+ out1_valid : OUT STD_LOGIC
+ );
+ END altera_avalon_st_splitter_0001;
+
+ ARCHITECTURE RTL OF altera_avalon_st_splitter_0001 IS
+
+ ATTRIBUTE synthesis_clearbox : natural;
+ ATTRIBUTE synthesis_clearbox OF RTL : ARCHITECTURE IS 1;
+ BEGIN
+
+ in0_ready <= (out0_ready AND out1_ready);
+ out0_data <= ( in0_data(63 DOWNTO 0));
+ out0_empty <= ( in0_empty(2 DOWNTO 0));
+ out0_endofpacket <= in0_endofpacket;
+ out0_error <= ( in0_error(2 DOWNTO 0));
+ out0_startofpacket <= in0_startofpacket;
+ out0_valid <= (in0_valid AND out1_ready);
+ out1_data <= ( in0_data(63 DOWNTO 0));
+ out1_empty <= ( in0_empty(2 DOWNTO 0));
+ out1_endofpacket <= in0_endofpacket;
+ out1_error <= ( in0_error(2 DOWNTO 0));
+ out1_startofpacket <= in0_startofpacket;
+ out1_valid <= (in0_valid AND out0_ready);
+
+ END RTL; --altera_avalon_st_splitter_0001
+--synopsys translate_on
+--VALID FILE
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_avalon_st_splitter/altera_avalon_st_splitter_0002.vho b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_avalon_st_splitter/altera_avalon_st_splitter_0002.vho
new file mode 100644
index 0000000000..3b2be9beb9
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_avalon_st_splitter/altera_avalon_st_splitter_0002.vho
@@ -0,0 +1,65 @@
+--IP Functional Simulation Model
+--VERSION_BEGIN 11.1SP2 cbx_mgl 2012:01:25:21:26:09:SJ cbx_simgen 2012:01:25:21:25:27:SJ VERSION_END
+
+
+-- Copyright (C) 1991-2011 Altera Corporation
+-- Your use of Altera Corporation's design tools, logic functions
+-- and other software and tools, and its AMPP partner logic
+-- functions, and any output files from any of the foregoing
+-- (including device programming or simulation files), and any
+-- associated documentation or information are expressly subject
+-- to the terms and conditions of the Altera Program License
+-- Subscription Agreement, Altera MegaCore Function License
+-- Agreement, or other applicable license agreement, including,
+-- without limitation, that your use is for the sole purpose of
+-- programming logic devices manufactured by Altera and sold by
+-- Altera or its authorized distributors. Please refer to the
+-- applicable agreement for further details.
+
+-- You may only use these simulation model output files for simulation
+-- purposes and expressly not for synthesis or any other purposes (in which
+-- event Altera disclaims all warranties of any kind).
+
+
+--synopsys translate_off
+
+--synthesis_resources =
+ LIBRARY ieee;
+ USE ieee.std_logic_1164.all;
+
+ ENTITY altera_avalon_st_splitter_0002 IS
+ PORT
+ (
+ clk : IN STD_LOGIC;
+ in0_data : IN STD_LOGIC_VECTOR (39 DOWNTO 0);
+ in0_error : IN STD_LOGIC_VECTOR (6 DOWNTO 0);
+ in0_ready : OUT STD_LOGIC;
+ in0_valid : IN STD_LOGIC;
+ out0_data : OUT STD_LOGIC_VECTOR (39 DOWNTO 0);
+ out0_error : OUT STD_LOGIC_VECTOR (6 DOWNTO 0);
+ out0_ready : IN STD_LOGIC;
+ out0_valid : OUT STD_LOGIC;
+ out1_data : OUT STD_LOGIC_VECTOR (39 DOWNTO 0);
+ out1_error : OUT STD_LOGIC_VECTOR (6 DOWNTO 0);
+ out1_ready : IN STD_LOGIC;
+ out1_valid : OUT STD_LOGIC
+ );
+ END altera_avalon_st_splitter_0002;
+
+ ARCHITECTURE RTL OF altera_avalon_st_splitter_0002 IS
+
+ ATTRIBUTE synthesis_clearbox : natural;
+ ATTRIBUTE synthesis_clearbox OF RTL : ARCHITECTURE IS 1;
+ BEGIN
+
+ in0_ready <= (out0_ready AND out1_ready);
+ out0_data <= ( in0_data(39 DOWNTO 0));
+ out0_error <= ( in0_error(6 DOWNTO 0));
+ out0_valid <= (in0_valid AND out1_ready);
+ out1_data <= ( in0_data(39 DOWNTO 0));
+ out1_error <= ( in0_error(6 DOWNTO 0));
+ out1_valid <= (in0_valid AND out0_ready);
+
+ END RTL; --altera_avalon_st_splitter_0002
+--synopsys translate_on
+--VALID FILE
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_avalon_st_splitter/altera_avalon_st_splitter_0003.vho b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_avalon_st_splitter/altera_avalon_st_splitter_0003.vho
new file mode 100644
index 0000000000..e48d3c14ad
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_avalon_st_splitter/altera_avalon_st_splitter_0003.vho
@@ -0,0 +1,60 @@
+--IP Functional Simulation Model
+--VERSION_BEGIN 11.1SP2 cbx_mgl 2012:01:25:21:26:09:SJ cbx_simgen 2012:01:25:21:25:27:SJ VERSION_END
+
+
+-- Copyright (C) 1991-2011 Altera Corporation
+-- Your use of Altera Corporation's design tools, logic functions
+-- and other software and tools, and its AMPP partner logic
+-- functions, and any output files from any of the foregoing
+-- (including device programming or simulation files), and any
+-- associated documentation or information are expressly subject
+-- to the terms and conditions of the Altera Program License
+-- Subscription Agreement, Altera MegaCore Function License
+-- Agreement, or other applicable license agreement, including,
+-- without limitation, that your use is for the sole purpose of
+-- programming logic devices manufactured by Altera and sold by
+-- Altera or its authorized distributors. Please refer to the
+-- applicable agreement for further details.
+
+-- You may only use these simulation model output files for simulation
+-- purposes and expressly not for synthesis or any other purposes (in which
+-- event Altera disclaims all warranties of any kind).
+
+
+--synopsys translate_off
+
+--synthesis_resources =
+ LIBRARY ieee;
+ USE ieee.std_logic_1164.all;
+
+ ENTITY altera_avalon_st_splitter_0003 IS
+ PORT
+ (
+ clk : IN STD_LOGIC;
+ in0_data : IN STD_LOGIC_VECTOR (71 DOWNTO 0);
+ in0_ready : OUT STD_LOGIC;
+ in0_valid : IN STD_LOGIC;
+ out0_data : OUT STD_LOGIC_VECTOR (71 DOWNTO 0);
+ out0_ready : IN STD_LOGIC;
+ out0_valid : OUT STD_LOGIC;
+ out1_data : OUT STD_LOGIC_VECTOR (71 DOWNTO 0);
+ out1_ready : IN STD_LOGIC;
+ out1_valid : OUT STD_LOGIC
+ );
+ END altera_avalon_st_splitter_0003;
+
+ ARCHITECTURE RTL OF altera_avalon_st_splitter_0003 IS
+
+ ATTRIBUTE synthesis_clearbox : natural;
+ ATTRIBUTE synthesis_clearbox OF RTL : ARCHITECTURE IS 1;
+ BEGIN
+
+ in0_ready <= (out0_ready AND out1_ready);
+ out0_data <= ( in0_data(71 DOWNTO 0));
+ out0_valid <= (in0_valid AND out1_ready);
+ out1_data <= ( in0_data(71 DOWNTO 0));
+ out1_valid <= (in0_valid AND out0_ready);
+
+ END RTL; --altera_avalon_st_splitter_0003
+--synopsys translate_on
+--VALID FILE
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_avalon_st_splitter/altera_avalon_st_splitter_0004.vho b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_avalon_st_splitter/altera_avalon_st_splitter_0004.vho
new file mode 100644
index 0000000000..ef0835f48a
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_avalon_st_splitter/altera_avalon_st_splitter_0004.vho
@@ -0,0 +1,80 @@
+--IP Functional Simulation Model
+--VERSION_BEGIN 11.1SP2 cbx_mgl 2012:01:25:21:26:09:SJ cbx_simgen 2012:01:25:21:25:27:SJ VERSION_END
+
+
+-- Copyright (C) 1991-2011 Altera Corporation
+-- Your use of Altera Corporation's design tools, logic functions
+-- and other software and tools, and its AMPP partner logic
+-- functions, and any output files from any of the foregoing
+-- (including device programming or simulation files), and any
+-- associated documentation or information are expressly subject
+-- to the terms and conditions of the Altera Program License
+-- Subscription Agreement, Altera MegaCore Function License
+-- Agreement, or other applicable license agreement, including,
+-- without limitation, that your use is for the sole purpose of
+-- programming logic devices manufactured by Altera and sold by
+-- Altera or its authorized distributors. Please refer to the
+-- applicable agreement for further details.
+
+-- You may only use these simulation model output files for simulation
+-- purposes and expressly not for synthesis or any other purposes (in which
+-- event Altera disclaims all warranties of any kind).
+
+
+--synopsys translate_off
+
+--synthesis_resources =
+ LIBRARY ieee;
+ USE ieee.std_logic_1164.all;
+
+ ENTITY altera_avalon_st_splitter_0004 IS
+ PORT
+ (
+ clk : IN STD_LOGIC;
+ in0_data : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
+ in0_empty : IN STD_LOGIC_VECTOR (2 DOWNTO 0);
+ in0_endofpacket : IN STD_LOGIC;
+ in0_error : IN STD_LOGIC;
+ in0_ready : OUT STD_LOGIC;
+ in0_startofpacket : IN STD_LOGIC;
+ in0_valid : IN STD_LOGIC;
+ out0_data : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
+ out0_empty : OUT STD_LOGIC_VECTOR (2 DOWNTO 0);
+ out0_endofpacket : OUT STD_LOGIC;
+ out0_error : OUT STD_LOGIC;
+ out0_ready : IN STD_LOGIC;
+ out0_startofpacket : OUT STD_LOGIC;
+ out0_valid : OUT STD_LOGIC;
+ out1_data : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
+ out1_empty : OUT STD_LOGIC_VECTOR (2 DOWNTO 0);
+ out1_endofpacket : OUT STD_LOGIC;
+ out1_error : OUT STD_LOGIC;
+ out1_ready : IN STD_LOGIC;
+ out1_startofpacket : OUT STD_LOGIC;
+ out1_valid : OUT STD_LOGIC
+ );
+ END altera_avalon_st_splitter_0004;
+
+ ARCHITECTURE RTL OF altera_avalon_st_splitter_0004 IS
+
+ ATTRIBUTE synthesis_clearbox : natural;
+ ATTRIBUTE synthesis_clearbox OF RTL : ARCHITECTURE IS 1;
+ BEGIN
+
+ in0_ready <= (out0_ready AND out1_ready);
+ out0_data <= ( in0_data(63 DOWNTO 0));
+ out0_empty <= ( in0_empty(2 DOWNTO 0));
+ out0_endofpacket <= in0_endofpacket;
+ out0_error <= in0_error;
+ out0_startofpacket <= in0_startofpacket;
+ out0_valid <= (in0_valid AND out1_ready);
+ out1_data <= ( in0_data(63 DOWNTO 0));
+ out1_empty <= ( in0_empty(2 DOWNTO 0));
+ out1_endofpacket <= in0_endofpacket;
+ out1_error <= in0_error;
+ out1_startofpacket <= in0_startofpacket;
+ out1_valid <= (in0_valid AND out0_ready);
+
+ END RTL; --altera_avalon_st_splitter_0004
+--synopsys translate_on
+--VALID FILE
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_avalon_st_splitter/altera_avalon_st_splitter_0005.vho b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_avalon_st_splitter/altera_avalon_st_splitter_0005.vho
new file mode 100644
index 0000000000..4218fd8f85
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_avalon_st_splitter/altera_avalon_st_splitter_0005.vho
@@ -0,0 +1,60 @@
+--IP Functional Simulation Model
+--VERSION_BEGIN 11.1SP2 cbx_mgl 2012:01:25:21:26:09:SJ cbx_simgen 2012:01:25:21:25:27:SJ VERSION_END
+
+
+-- Copyright (C) 1991-2011 Altera Corporation
+-- Your use of Altera Corporation's design tools, logic functions
+-- and other software and tools, and its AMPP partner logic
+-- functions, and any output files from any of the foregoing
+-- (including device programming or simulation files), and any
+-- associated documentation or information are expressly subject
+-- to the terms and conditions of the Altera Program License
+-- Subscription Agreement, Altera MegaCore Function License
+-- Agreement, or other applicable license agreement, including,
+-- without limitation, that your use is for the sole purpose of
+-- programming logic devices manufactured by Altera and sold by
+-- Altera or its authorized distributors. Please refer to the
+-- applicable agreement for further details.
+
+-- You may only use these simulation model output files for simulation
+-- purposes and expressly not for synthesis or any other purposes (in which
+-- event Altera disclaims all warranties of any kind).
+
+
+--synopsys translate_off
+
+--synthesis_resources =
+ LIBRARY ieee;
+ USE ieee.std_logic_1164.all;
+
+ ENTITY altera_avalon_st_splitter_0005 IS
+ PORT
+ (
+ clk : IN STD_LOGIC;
+ in0_data : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
+ in0_ready : OUT STD_LOGIC;
+ in0_valid : IN STD_LOGIC;
+ out0_data : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
+ out0_ready : IN STD_LOGIC;
+ out0_valid : OUT STD_LOGIC;
+ out1_data : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
+ out1_ready : IN STD_LOGIC;
+ out1_valid : OUT STD_LOGIC
+ );
+ END altera_avalon_st_splitter_0005;
+
+ ARCHITECTURE RTL OF altera_avalon_st_splitter_0005 IS
+
+ ATTRIBUTE synthesis_clearbox : natural;
+ ATTRIBUTE synthesis_clearbox OF RTL : ARCHITECTURE IS 1;
+ BEGIN
+
+ in0_ready <= (out0_ready AND out1_ready);
+ out0_data <= ( in0_data(1 DOWNTO 0));
+ out0_valid <= in0_valid;
+ out1_data <= ( in0_data(1 DOWNTO 0));
+ out1_valid <= in0_valid;
+
+ END RTL; --altera_avalon_st_splitter_0005
+--synopsys translate_on
+--VALID FILE
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_eth_10gmem_statistics_collector/mentor/altera_eth_10gmem_statistics_collector.v b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_eth_10gmem_statistics_collector/mentor/altera_eth_10gmem_statistics_collector.v
new file mode 100644
index 0000000000..5c7400f13f
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_eth_10gmem_statistics_collector/mentor/altera_eth_10gmem_statistics_collector.v
@@ -0,0 +1,743 @@
+// Copyright (C) Altera Corporation. All rights reserved.
+// This simulation model contains highly confidential and
+// proprietary information of Altera and is being provided
+// in accordance with and subject to the protections of the
+// applicable Altera Program License Subscription Agreement
+// which governs its use and disclosure. Your use of Altera
+// Corporation's design tools, logic functions and other
+// software and tools, and its AMPP partner logic functions,
+// and any output files any of the foregoing (including device
+// programming or simulation files), and any associated
+// documentation or information are expressly subject to the
+// terms and conditions of the Altera Program License Subscription
+// Agreement, Altera MegaCore Function License Agreement, or other
+// applicable license agreement, including, without limitation,
+// that your use is for the sole purpose of simulating designs
+// for use exclusively in logic devices manufactured by Altera and sold
+// by Altera or its authorized distributors. Please refer to the
+// applicable agreement for further details. Altera products and
+// services are protected under numerous U.S. and foreign patents,
+// maskwork rights, copyrights and other intellectual property laws.
+// Altera assumes no responsibility or liability arising out of the
+// application or use of this simulation model.
+// ACDS 11.1sp2 linux32 Build 259 01/26/2012
+// encrypted_file_type : mentor_tagged
+`pragma protect begin_protected
+`pragma protect version = 1
+`pragma protect encrypt_agent = "Model Technology", encrypt_agent_info = "6.6c"
+`pragma protect author = "Altera"
+`pragma protect data_method = "aes128-cbc"
+`pragma protect key_keyowner = "MTI" , key_keyname = "MGC-DVT-MTI" , key_method = "rsa"
+`pragma protect key_block encoding = (enctype = "base64", line_length = 64, bytes = 128)
+Cs76ejDhod1fZg5E/T+eL7T+hDdjxz0cdNQ7H6jKf92bLaNt1YKvKr7o5nQ7Tx6R
+d3Vtd42gRf8DhM16JegB2cT2SqS2IL5oFsex7Nh4VtXqrGN4UNbZ8I0f8YQasNmt
+2xnysOmduUOaurzEVi8ImFJykP2RsiZaKXW2++gkWnk=
+`pragma protect data_block encoding = (enctype = "base64", line_length = 64, bytes = 33936)
+nlEAnd6KS/KBmDJfq6SGMsoC5S/JD+AwXvv9UdrJjPzuPt/cs6gkmuILsHgnC0cK
+P4zq9e85KoNJ2tP20cejAeSqegLHquOpCqunfb81FQXaEoEa6sf1t0P6dtA5dAfk
+0snKhkpDeylbXJ41TVCJbeaodszDnPsNUIq57zAb9hGVhhLTgaziw7Q70lr9g0yF
+5stHBPFjHIh+e2E5icFualOZzeg7JfB+XM1iFwg/PC9gYovVzsGjxmuXaqF0sRwZ
+G5GkZsiDCESklh349lPM15qfEuAKTJrkRbcpr/sX+34ufe+UXr3fYpGcJABa2+i4
+SDOvqe2zBG/vvFW9LQonT6MWmpPaeY/ovmoQDSIQl92HMjWdEWgqSInXV9qyuQo4
+UiuTZZzAzTu6wXhghphZ4fKKbDp4LCH8iaFqdSxcL+Blej4rsPykAmpDWLKbppBE
+TCd8tYwqWRw5VXa1FJzEcAYe6EHkxHuCTxsece0OYLogktKpuch74cmTNmxOO4Qx
+y7k0sAOuOC2JrkKLLeDi9IHbgcLLnX4TiHKDdJc+ypDodI1/jFLoU81OL2vdPGzZ
+Z3+R8s4UnEjEABvIsIiD/i8bLdVccuwgf/NlZK0FwU1nHtsdZnR/9x0JVLfkIgrO
+GuBt4aO1Yx4dpp9UsEKHi3WsE7sVR+LLZuM34s5HjnH0UldiHqh4JlnyRSvWWxEB
+1q/fn5ZfnjW+HIjk+62JkxXyVI0CaJbPH3GHBJMo1ZkXeNHYuI457b5reYV7MPv6
+g1QTQ4yQIyz4m/5t8qiIDhSJaQhQNEyU0kKVDlpbyXI2Wl7u2Ao8GTjDZuYiSOID
+GkRyKKaOB7J/Ve3MENb9kAJnsgBa8+e/DFQPprUKko8tvC1vw+Bwj6/DwYo6cLPe
+88QA+nIgwTU1/aEn1qn+uzozcGgVAihabFwKDr9liFxMKE4ErnS63l/aId6vdwBm
+xQKzk+6Pq2W/ODdgxL+eixmoNDvSEBmQbBj3f5CmNt7iUJpvdRZktXalRp2Ir/Nz
+HBdvfptvX5CqfNLzeH57Og3TCVftk/NC4VRNfRvmAowOTuDY4kPl5htdrSTiLfmW
+qoPChEu6O0nDBH2DBz/ebyDGgx99rf38AgYiGBnvSk638ORph2DWoppNOHnkaExW
+HMzlYiH7oxwDGlDdfxPuhJ3wvnTn+m/VWNd2wtD6l4ig3QZSf1O+2tAF1hzx7o77
+QyLjMPnSgz2mmbvgPnWFb0IBKIeh3j1RFoE7bEodeX41KqQLql1dyhhRW0UrroFX
+o0hq9eqE3HIP616wokI5Q4sOUXGIBP55qlKsjgJsNTohwdf1TuOBj/xQQfOVls7v
+Z2ddYrkFGbOzkVMNI8x5VkbbGrlbjh7/scUOzrYgjhNl/wcB+WVdnWLTvnGvsF6W
+ZUNLBGm5LBwomgveojdZ3zcUSJXCA0mYr1GH/IagQ4eGR2K/OlsoEoYw9IZRUrIS
+mNomKsuU33bG0QSHRZBFJsaNUFSxb8fLaGoDwoWLeTo4oKv0uErf/dOu2hZWsc2d
+aHFZCCNjX8aEtNDWAbfzzUkhWmhZTPWnKmxWzg2eqaz794kIJkVBAu/3F2x/6Wnl
+OUTZ5lDv6FWQEDlNMxpyby1ubLG03d/wcNpeF1uVggSbAyAHQAEGTHr0rRl93arx
+b/9m1hD7YklL/XOI0kX2CrcBlEOyzxPHQKREttBsh+yePkiQ68OYpZdZSgij4OZo
+bvZLzY3eltYjs+/NUjWmbE/r7grvWnkAMD0taR/NQhHMu4y7TAhbYqpfShe04cME
+V+s4b14pl/fKiZx15xS/5IpssJ53o2Sja6VgFxTy+SWMH+hluA7/ZSMITmhijR5O
+rZKFkRq+7XPBs8ZUlMjo+rYk1cJTCyCPHF9+o/L3gCsjpMiADkphPMynbgvjrLp+
+EUofDN2clLf4EoiE7RjxrQJZaLbfhSI374D72Ij8KOcbXiSICwwgipA5hcZ6XqRY
+5vjg1cRDsqr4vDaRw/032bRw5g2bQHeSxS0svqjQe2L7yinRCaos0Ci6K41OFROF
+aPFf2MKliy9tVYTvKvUtxpMnzcHd6MFOVO7opu2rpqGqfogcsVGzSGeXbuV7qU0z
+YjP0wO/WGrKbIiCKsTY+ig8zevauc5yJ7KMDCYJ040dTXHIk5pkQm775icXnk20s
+mTDOM+a0B90IVmqrR1ZRtvnFZITcKrht14gJlpxAJd22o3pNUmEOk1MoLDTd599R
+gzANtoGnRB6jGItrIPU8i1fEdgIozJZZ16yqPznhfbqLwG8v+8FXqdtCHlZ0Wsq5
+Bd0AGHRvXL7xOYRz/4GMRX14uq41kMHyxPYRaGQk39aLYLfmIdM28m9kGksn2wdd
+YxR/kwiA0fUGDvW/bShUlnPq247owthNQzg/Wsgw6YUTSbv4zCceJ0dRita5VLsk
+h/RMbfLpfYhFRZjMmNw6ayjLsydfkurjE9BoOtBNu1KdRZ+CNnt7osLma6OKlOI5
+Mc1P9ZuRX/qs1KpUz85+IeUDHSkIMCaYLHqT4shOJhXCw6lK1QF8fXRTqfIjnTyv
+U2uZ9Bq1WXiH+ohaQ1W1urkVM0dBb3H//jcetnfdYMKPN8S42dsZ7LkwdG/1E9Fg
+hUF5VAU+WCwKRleH4V9jfiRPWYfobX0lu1NEOUXvXnPJvD1ahIbCtey47FOBelvT
+bcaOZ5gYdzpxBSR4YaaLgWYAlEHk+Bd4KbX7fu7bMuyNygnBZH2Zn11TqpY/Jc9d
+BcIwnffxYX7OwmV0jSyPf2vn/qwmFaqyc6vn0HkrSACqgQ7fPwLpyF11+SSWy5O4
+1VuNLI3NXt4/4cMV2eU9MXm4fEPobJ0vVC1eU8eXwtSGwAz83Jjqyfx7BoAOTGIM
+qLkyftjZ36jbmSLbezyuT47TG3uN+nMUxXUeNfvinnhQUTCHpiFRdpPytqOkAHHv
+1cer2ABic83YhJAtfewq7eyr9v8phmo9FkQ3QWSLUTHxi7pSSu3h6vmnYM/GcA+K
+dycZ5lENigFE0ISAcCTP6Bo0VpAN3MFTSTB25MuotrDNVMGd+LxxdRrI4ujW3Hm8
+WXKuAqDiuLAaQOsBtkL9IXzNpO4/n1ywm4DJT621rxg9chtYhveyj8vViegi0DMG
+iKP2+Tv734+rVC6vfhh23vu+vEItBJON/RqYRUyxdQSkp8q9F3cH3HKu/xfi/YfY
+Jj1joTpzNPs6BYTkro3Z/kWqQDq3N3UxaW06mDb+AnI2XHO2slCRHutXE367+3vi
+6n6rnUTtFWIhXZFJBVnxBUO98iMA0Z3vfvTsdrODfqf3R02nSbY+RWoNekP3fUyl
+Z18CyQ70GAXDx8ApCGjzX9cPBjN4ZnngEDoweoLC+ONDGfQA/UFassZ5zv3iykCO
+hXgUtoIIa49VGdqqe21gMB3Ud+atH6bC2WgQGq+op0jAVmpSiLgjSHm/lVm91opR
+oi6c3y7Mu4+8tzYs8F4PJhpc3/BofiCZ+6JH/Xrmc0eTp2GcAoFGcf5jOTol5N2O
+VwkVLI4MPg0Jc+Grv0BlWFICs9gdwAtIzd5sCXyN1D6nCQlrrAKuH4t18XUjH0Tn
+gCH3Scnjo5mP7SIzjjwG7WButUfI2J1Y+QWdZvlQHc4zBc+G/LV3XOC3DLuYZBHv
+lFzBGVHxlZuIkeAZSXv0kNDeuyXHz+Zi8O45ekIA0vPhNKTj22zge8CXd8a+plbQ
+nuR5nT4jFGBDZU8hsCQAJRLO0WvcMOnDSXFkRvYN1il67CmEdrFqgcYN8gms7PZQ
+4xfVCuGztWZjiMAWBqfYjKBOQEozj/PZoEaEoeK4NGMzdxnavcC2jTksjxLOflnk
+VILhR+kTaY/sjqO+EaLHWJGPM6TLGTPDeAkId1brqBW6aF14Ucs8ArhCQuv4y/JE
+GafdQgvdKpvgRFsJ6RMU50UZNYDvDe0DjCj+gcjh1uJEAfDsS4bP1MlpGz5+9KSI
+tnnUJeXNNiH+oQwXY6IzLgeLuyXCOSUXO1pJxUs7tpfarn8HTlo9dcjkwCkgiNNN
++x3vmzdyRBtXm6nI8kqUZj8d0J8LYdkgYVwDT+D2aQ9L0/riiJk01mwZoNq6HKB5
+VLsKVdBbjOBrO7qdy1oN8uvfdn6CUo27fwF9e05VXfJnIKEtxpUTQL/Y+sfq5kWW
+XYlq6WeVexCQtK6IHkB+J4T+vkmzvCa5R9+yqSgnFwbaEptOTtS0+TX6R559gVzr
+Y3OlOxzfLilFEh4pHSS6jjYgHIWp2OhrVDdzB22hKnUH41m2BPkGSmCY869F9SOU
+IewkhpJiqxL94np4SoyxYPE4w9u1hmGVh0/eNlO2IYx4pSxeJ4w03xQ11tvtFLhP
+snrH42c1pCvCXh4GgCRDupkDCBpq9olvGf7an5omnNR1lMvC+nfMUXyZLyC48Vdm
+hlJ4uf+65UbpVbTJfTS9xzKy56XJY66KcPRvbtq0MYcgND/wDLm5SHhYeVMsFisJ
+jhZvHNNRdtZ6bGF6D1tZvKsMueRe8IH5px9lRg8XThYrdx9UW9+BZ7SVItVIxm8b
+LskoJoJ17A9XSS8w0JLfkmHpv5uwvdpFgxs62zWxSQVoQg93sgxF6sH+TgA+wfU2
+taGBMnqQfRWbkZgd9krQdXlDqTdcTbpPTNKh/40zyE+PJyb9jirHKDbutniXxDm3
+yUqvKcHvr6i40Yoqs1psX9xfdOpXE4O5N37bowowNN66biD2J+EuI39N31QDKzLf
+qP+maBTAHcEJyUQNrwur/OvQX/wxvhXlAwH+yxAdObIfunzl1/iRp5G5tqM0u7w9
+1QEKz9SRkvcVOrtPsKXlojmN/t9sk+etTZdgxabEsm6UNaygPeTIca0AeqbEhgq6
+vzKi8eFb2WeOM3l8HYvVNZ7g0KcWHRl8+ioOJRj1HkzTC8ehblfeJ/F+YD7FDfjQ
+TdHC6aAXr27kAhcaZm7C2OvCJliaQzNF6F4AxtXUxPrXoOioEi94JvO+I/lVVP5L
+MhkXEB6NwLDzzrUYNVsaEZ9ijQj/4ukIA9M6xpzVHv40nHgnsa6qn1RRtte8Mw1F
++8vPflFKLumAoe2K211sm2LpPwqYk4VayxQGubpo+rpermLde8zZpiD7vxbUPRLo
+m1MDyXdA7Vjvwcy3CPXtYhOYH1JxMaoBK3onfNJcJSr0hz9xFRREq+yDdQLFG79q
+MiN07XViIKffmpjC6JlINiySbhmeKEF2vIjvOosVXSYKRz9B86VzKp71+3I1PHP2
+2RUl58qVnJbLbZ6A8lLhnbkG9eVElzq5mBNfFwlNUE9gonJAxWNnOPt0JgJtpxrm
+R/4cRIIOZb9KYeebVOTSRAct0IRgm1zGznuZk3AqB7g3iQPGBjUSOxQ/c4QetuEU
+zKgfe+a+FcWCa9PbSnidjg6xFmicoiWTXfOJcZ9j+QSQv1g2nOZcDR4mxVDdC+73
+PzYlPEDNJQxlu4M6RN4ky3hQpxwq3BcW2xbTV9SxLYjjeC9NJ/BiiLFxqjKB6vAr
+NR2IqA3Syw66JoivHRzShSZ7Pm7GZA/mGiFusenayfghpoU4HNBho6QpEM6S3Dmy
+KwQFPdzCgTdbLw+w06mAPlUcQGnGooKZV8zgh8TJ3GLFp/X95GCQ/kYp3dKm7Qpg
+x5V4xxAJBYy5VVsFAL57J51/Qp+heUAK30pjxI4vCbHbYqJKdUDTybBARPdnJD8Q
+GPfJuefGnWsvWPoZvdnCtcaigXKo2U798Zlm2oTpkP1ElC9dylbTzXCeLRZVp/0i
+jRhQ3cO0VWnO5lqKXrr/I+s2pidsHZTs0GLc80ISmXxIyqHxu6OGjZnY9gs03xZp
+EWSeG4O2RKWnbTVh3VsjEarLZAv3cp5AKZO1gp+IIiwfAo1IDoJ8E/8QlPm+rjQd
+XEEw3B2mO8LOB30FS4TqHm1ihUkTt14GSdFAqoKTnS0nh1789oNjc8k4JivlYXa5
+MG/2vYAJphrklMjVQnF5xPx2YuzQHruLkIFUkrW+HXGfLcTxH7yJz3K82LhH4Btw
+gU5J6/jRst6hK4GAfgqJQ3x5A5VjpictWWP+OYyJ18dNOCsGPXgrGbZ9/SI/PwhM
+n8eSC15TvJ4LxlhJMJWhm9Dsf7a+a2sVHTSLmxm4osQ6WobYy7Kx1eK/1qshFL1D
+MBfgm4W51DGlozDFRdNHGlB1HoVyksiDyDBQ+dHYDnozfzG7G+BLf91gIxNWpW+X
+nwbqUA/pFPZD/Z0o8xNix5b/DBalcbs+ifUo6CXV5OvqKhN9Q0e+X7qccuDMvhQC
+4XwEnK7PbdSK6IFOZQO+ZD+S6QLbIi6Je8p3uLe7HPgmnK0QskemZFwxSNmEJJjZ
+E/haBZFb/Q4VunIWqdF1tgEiwKs5GHBoxKoQpLkzHMrZ5vdDGDG98fuffJ9rk4AN
+nW3LpcnsXQUoG4yL2eTDzH2KAaTxFBSgHgRZ9CqofKIxZdmnnWfj0M4tALIK18TA
+rBOe9VISQZR69oVnAJA4sCNSi40QHvvLTjqTDelhlqVLmIAsKN8D3DSNHnZj0MVR
+plLhaNmGntWwekxjdgLxzTWfhnJLmzmdavPxddBhM6CRrOUzagIL4kVvcBEaAVtL
+qNALNhLQo4Nx0IjWd5wEB2SlcVSijpajuUHVGPXzVOfP60YqcpcNCLvbjNwStnja
+ov81xnKpjHSAqOHbUOMvFqqOquLMWYtiX2n9G6ifd3KsQGYSzaBUaKBNS19BVczR
+nP/PnsODy8sIAKe8Z1JW9HGWFfAurlH1CIFdWrtiNwfOYJ9d0yFw20LAK2mEMezj
+ZZRGKJbwftUJekNODpMuYaCUHzhw9ygjpK/y8Hw0A3tqsj4wyNc0FV+NJr69LhPh
+dYNWZuhZURILVQVK+19nC9B67Hb/CSGTUTN7PxsAbB8f8Rg6+/QBm/ZqrTvKtC0M
+iaHNzb44ICFM+xpRND6Oqvh5U+swg9PDdEx71CJmkffyPjfJHElZaRvJXt0TjHns
+Rh7dtG9gKDCGJmLpFRnLQxtESdIjh5EFa4HJNezl1+OqMVR/O86pJLKfIaEZezEH
+oVDwOCdUVvL7EX3sreKgz00mp0dZratyhNHG9YpFJg5a6zihv0l9fOUQo0HUiQkp
+QAspDiRpvxWtW8C4BE4/En8mPCcpxGJXPy2iJdmnWBeNyCct0rtjQ5PlyKmh5zS3
+6NZMQ3VFuJZexxP1Y8Ykr7lj13qJryTXCVQ4DoKAkaSKiIyNKqM7UumX/rJofi+w
+kE3+1slVOYSxRmJ4mxY/BKuqJUUSULPZLDm8JAKokswh+PeY5qRnjEVVw02NRKqf
+ABWVpQ5xgK9ok/VgYDheMe6YruTbvV1GANBq0oa5cux4ovIQwwBreyyTUEy/tUBj
+5jJ0WwEz+vduIthMPqeXD3IQAc/CZqm7Je/ZJLiZtVwlygzomUkiXVUY41btLYum
+4XfmB9xpCOYWyI/8wW3yNy5/1WrcANVRUGOG1aPKk9GzT+JnAJoAhuZXi5K7bQWC
+9qktTO3FiUH4mdZtlJC25RcKaO74ff6LFoCnChpsPz2P/gv5jLpkV3D2Sp6/3sEi
+zfWD1w2XfB5pamXPInrltTn59zljV6cNpo2nIvCLM0cDLTXFNqsgPwB0MSbgJyW0
+dlKCzKAm9tf2B1244SU68ZfHPhi7694CgRot9+U7gigkqE4C1TXi+6c0i4l3qz9z
+ZC6vdJjQfrQXHUBpV1L/FbwCjilVILRzvS9jZtdLXDI9UFh1Ly9W1X84S8hz89cF
+avTw9Y+IXgAszjeMqF5UaZp11UUmWK1CRyBQb18OnsBpxKinGGRbvDomcnOb4Vm3
+KXlc4iQ3HgrJvZBj97gmx1y3AfeW3EIs1lNrDIhG0l/7MAbIl+gM42VSSPiySt49
+OzEYuFSfMwdr1OBMFPNcJ6BVcxFC0YGqpexJAJVpEjsUBmADHoeCZtUZyjoKSFvN
+ngMdcdgtU+ZeyF8k0axTxrPTtUK2DT/x6jVCeDbnKfvj5Vz82Cr6/HjEcabr1TF9
+S5xsYNMgqZWExa+4Orra1I03f1rBAigvrOQc2cXkMNdXk0Y390xi9h5id49DPDf3
+Def8cO8Feh/Q1ekdJuBdPqhVzYzhPWf1k7en81vySUVEDqJafAEplEemsYl6KJZZ
+o7ZMwQ8CoCOqP/xw4xTsKgRUTLz67JoZzzgPvEf1dzwOMmp/cIWAl59Xkn6l4TYs
+jWa43FAHHZfrD07eUCxNr7m5AujmBvc6sZhC0S00tLuCcQhMKUQDjHzBkAwaSlO4
+QvU0fAW4vfRGIZ+6uhLa+aNDRN82dfiy8xgvSdwLPlyJzPpKtgWrcfHSPtD01elr
+K8Z8zFu9bOSwdGb6xZxqP5qnxq7U8lGwEScLo+J4KO/rKd+01YbheNa6wVTEqDc7
+ye75CjdJXMljY0kQb9VogWc07LpiuSoddKHQF3RODWQ7DW00wXqh3JVp/C3mQ/OS
+/eKYNHOZ3KZCZwg322rMU1i6UCPui++QE1gLskyTovYalOsBfr7TDULOpJSdom/Z
+BV7UzAgGKRt7xlJ4SpHD+svrPeN/hHpKu6vxyXW9Ibok2+LqYXBe0ZTB41ly6JyM
+Mp1T4s7PPjM9goFtGUenie88Or5tqLBZqWYMxx8TdoohhSgjxJ87k3oncOWSy9+x
+/OamTeEToStMokeBaZ3zcsXDOvtO7rv652z6kvnybwzXH0ZBOTYKXaTHfNoEW4fK
+f71FFXGKT8/aIziqbn23PwaeEZ9C0BaQhERwe6cxNZcBOSKPTYL8Yyccqcf+vmar
+DSoI8tlHhEHZSHR/Xl7sZtJTFHlzADcXx+uLYW6hRDk1edpV19ZLvWpmERLFGFME
+pLrITEPCam1QzjKxCqQ60NYBgdCU3Ddry87gXxjXvbjzzFMqr/9+Zixx3T0khh0u
+JgZBXGR8ToZMZYzQngeFBUdOuUlViilzUQVTvcZWMTghXehU7tDB7kv34MI91Gao
+VIpx1Gc13VwtF0xCoZU8l1RB+eubxyy/ixRU8j9yU5mwQb/bVhH27xaRcnjohWt9
+GSaYzUKA643nsd56dHFJ7Jhpln2KirsKynoJ3iRs70SbIDToQZSzCzXo9gVD67/r
+2Yvfq+PGwwSLyzzAWwzkbsXg4/1V13Ayf53QalNS2SXrEVPp/yUztFFWyb0Y1rWM
+R3PZ3Bx0Mrh+teeuq2Hcs2roCQ0ndc8QkMHgMug8951AgmellF0/mHHQep+0ddML
+9+U8XwEjfgKlAElTDOMmLeoQOC9LVxgDZUQA653ebxo5JswN+IwcRNUp/zFBgTnz
+5MtIHTtoWJ21kUZf4CD+ZoJn65mcHti4qhvzIMiDtvtpllbO1GChyiiil7zBVnxo
+ELhEoVDTOwTXPuj0TTB8fZo7Du5MQzXAsPJSrLNCh1MmGDJxpErQgBB6ykuyKZq/
+cd938+TFVGCj1dPmaO2aTll6x2IcPPVu2aKArtNvKWg2OJLpVlz5JhhLIvCNxgJr
+DFwhIdq1KtQiocePUsSgk3zFdRMcvFLT+a+PCJ3d18vnTpV/fwb8FbGsJqpJO5Ad
+9ftdUA4D0jLPXfKLArib5DTUqqVZGdmlOj1b1iNHCh63Kes6cRPK3P4/xFxXklFe
+Rg5wNfzgV0Gg2SVxei7fOZ7w0YHkkryjqzZj3qxnLuzVKLbPMYSkDrqc7pYdpLJb
+lFdiecCGCkCK5PhrbWHLPPmZszt9midlmiHJ5drdfkfze7HgdkDwnGPeha0hnUh/
+sNkV7YFBI7zAXg6rGFc5D/wf2NaIJ5aDj57ial90u6oH4JYxdp8eimGz2Rysk4N/
+BNBlBYYuJ9P6qJcVIL8gdzwym+fnw/aPktOYFTXFRgBP6++zf8QVXoa5lN0MCSvf
+/wOGKiJ1hDvQSdb4IWpD3eKnjOuWmi7F7Kau1u4drnp6BYVkXM2uJUafKlunvpbr
+MhKq7f/8Bc5HRu+PBvGDmTatax82681JXK7cOrfDGONbPBvmwp2sLGFCgk251w1c
+VamitlHMQ08Tp2b0rqagIsljcGfsndKLlg0owy8YQzDl3cibMPfs6oXUreKdMdWu
+haqt8KITi5uQFzA/fiWs1O+EJ+A+Sllk40m/I/7RA4qFiCgMHyXiF7i2AyRqG3Rd
+YOuFiXg5UGndvvZSBrJb4e3BpLGpv9MaT2bKY9pDXnWK02Cp69vrxtzqAzD75u1P
+ZGoaMnAHhVtcAnHAqv2sUEzNRYatL2rGlj6dJul/FiBe4i/KewAz0hjyAxP/SosL
+AqEnfmcjLk7ucQlZ9Wk7i1UmTSC/3lsqbVlQRmRkNwqTMPoHZsX2X28+IraGtyZq
+lmbDFjrhEdkXr8i+ixs3GSgCfn+qe+S0/WY1CcvLDsCPKxrf35/OtT2uD76GjlPJ
+AxCRIMi0p2Tzw7fgv4h9ROS92/HHA3LIhXhWb7hPGdgbNaXUh8ONuNMRtKPbhL3A
+I1upNFfRL/n08BuMeAgfRd31DFgOedyYtZOThTY6/dxHcWi30D2MJBTwj/jCVF62
+fTyvPT3X6PnYcsx68PxkI8BjrNz8nd68D8ijRZgnho8qUTUAJh2/XMx4s6FzcJmu
+GeG5Fjzsi7G4P4E4KUmiWqUx5twp924v1giZ3YpRrr6XGhKVaAV2Ux92flBu5sfB
+2ajcLlnKnYleRbBVYeTAJbW1fiARIrd5YIpRgw6hpvKHVDJedWmkrRJhZWAP8S/Z
+tQXNPHDc0crIrA+niNtxvYMwVU3A7Z2MXSW+JcO6Dc5NvpfxlWu+aoPn+o7qcF+O
+JmnZACyHaB+xUf/Nf+UKxZEOZ17kUPCq6WQCbh3MdTuKc9rVOUwEfz5UQSyvXFnA
+2ZrvGf0pHajJ0YSK1bb99HQBN/SM10BWW3c1nfdvoZO0+YGJq+Ali9RpczNUCdjM
+JvgjmVNRfIP2u43SSH64NK2x0KIVzlkYBTQ4KjzTr+nNVCrBn5j+DJrjngvPxg2t
+claFGRN59n4OtEYeO0AhA2wo82mXeMSfnNj5KljruifPogeHbgW1kjCLOEzz898a
+GoGmtxkYC1Wpj543GkCBfZ4nVL1CEjRxmFZQDx+JrhpzqfWUzq3KpXvVWgqPPQ0c
+eaib2Ab0duY+efV52Zdzi2Mm9KhFCXjw4iNzJbDR6vZ3rVZUVkNehKPFJlheaX8A
+xZaYs1tUV64HkZee9dnrKlckInlJEOqEwuuQVGCz1MQARiz4jy5ekKP7GLZ2F/6i
+7gSrEO0Odli+RMFZw5G1KgScbATCzyW6E2O66tj/l9VPjvTxQbRgi2n/7z8P9oc9
+bKgmP6Ugmw4Hv7JwxpId23X30pPQP0msvxDsw2n0Wxnk69oIvz/r8vwNq21FQcp+
+01h73zLtm5DsDtV5/g0L8Li3LMiih3q2u/3e8x4dZRvYX1rXu74anSGGz/iPue0E
+3YSojz4CRelzrTDSpFIuUM77jWxuqTVBrxsJjec3O5iu9zMXgtuRGyvUdBsJI2EC
+z1eqMJKuMFD/t4hLt7wEpOZ5PoggpzoY9O5Lh05mllVWj9JbaDI4ZNPf1pDfS8q/
+kfo+wLUjZ9sD9VRx9NWf5kya6yxPTbsaJthqgZqjxKW1TB27XrazF+Q8w0SRCtnM
+/5fq3IP/elr69/1h7z6gY5NHbdaOyHXOStDEx6HDMfCe5i5TsxD9fKNZB80jveB0
+W5Od32IOZHJONkZDacaOtLdsx3DPAbfmm3h0VX8kDzqtkUWoXtUIqV6/3El+oX2q
+U+EhXHMtXsQIymwdyUTniPRyYYqEjcpr57DiVw2zSwnIrxU7wSc1b1uyuxiOaegO
+9IcixDCWIm0aNBlT7jNLToKo8jbVA3TZMqfEPaVjxORduQ/UXvdWK8ulqKNcInC1
+D9/jlmzhtuhwgP0XvMzYISmoDrNdSE5IQpbp5/11s0xrqLjy8yQ+/EfJT6j+zpDJ
+zER6PWKXLKNvRFqx99eLos+DLonflEeM3MsHWq0tRjO7MnTsdB2v4Yd5Tbl15QBL
+UW2J6z6eHBU3D0cxnnfVMwaXEEiM1rQNyKlySjFXuljVgTm2nYNPeJx2qvouVVVo
+EDzT87EmvIyikvAujwcvbGG9+WyVeN/YR4Vp+aZQxL73IndC+WrjU9l1X+9crE1D
+F+AwaQ/H+zu3ENawgsUA9aG2/cPz0g/JjCNQfxCJlgeY51vMeuE/TQEkLoOW/7Jl
+bRmx20nHhLIBpa8t41XFRCXSrWD9cDsj22X0hhz6xp6S550+WccT4FH8cJZMKnby
+bu8BPVJKu/43j53uY84ahadQmFjq6Foe3tvmYMGgYxGuFH83U0+G6srJHHnIXX6K
+44m92IRMNv3lTUwRANQDLqFe1IbmEe0dBpcmmgxDGFJ84EkPApaBTqa7KTTJXfWk
+ozIYnPNrqlaVBoAx91hvr+NhE1i8UFFJB66eMeftH/Lkq1mX/GU5QaRJv674omb+
+K7DMbW+cQokj8w09p6RdL7Ro7UXenmoUE74yj9XvFoAabdzoG8Q/98FQkBst3qeA
+zf4nLt/RGA8MV/ntGOZK3FIFu/5KfhIEaLP7sVMaqbVhM3w9r2VAHZIvvEo5bRS3
+G0t19Lm+5a78eWa/bM8M6wXnbzswW4zfoQc+i299aBg1VoFc2N7ASZ/t56um8Uq0
+lym9VOpGhNnGi8ekheVZFjbil2tuAWOLxih/VLhXxKiILY5405q1UKzU5puNtDL9
+8QiFmzy99Zkcz9T+NEy7zwGSwgQpR2BtxpsOLiaNdHuS7qm/cRjSEeQuTkd6ULy0
+6LebvJiKwYh3Rpej9TsSYJv1QIEKFZvBj3fpQSOKJEbCwvEKyTqGQNKe+Omfv2Gf
+mtc+sRHNIqV3ZYXyFTEJ76LIy+rICqlA357BxgRRyObwMHSVD2ng8RtSFWXO2+EY
+2rz4wZrM0QjIvTUlO1wQOpRd2xrIuHPm/Gt8/Eg8oMg6CzDcdLZRBlDY/KFqf75G
+AOtf0pszBb4jMR0fg9z/XhAacqvJ1jn96vqt7bGRu/s/uQNN1oi4AcNc9wxF1GH9
+xcDroSVEbu6SoL0UF7sol7XdfsBF5hn0mH91vsmwH+eu/UrQEljJur/ZVagpf+N2
+1IP5T9K0RYlJO2GiY+RgGHvb5gdPHwBlJqLePLfuPQYqeQac6LHQ/3JKxKK4ym52
+XoWf8gyz7nPiUWXarhvLuMIwyK7gZUTuirtbjDVtZz/95zAs2yDQmrLtDt9KvB1X
+o345zweqouVfwiCfpGVek0pJOJ+8mmdfEkSLrPgb17VcToae7DF8Ylg8ibyr2YVJ
+hpatSw7kCWt8D4EZ0/NpZxPjvxG1x1d+r170HU3Z8lDT0ctc4NYJMJ/th5gqogPe
+dq93mhI6WnJ9Qpql7z0vOFzDfvSCjwE5bgRcCApinknsqOYLpWw1dyqsMFLieWBg
+WpKniXjRtFccdNiBujAEuUSR4RyXcWfkDvmaMy5scdCOPZbYIObZkxNuyiqacaam
+B4kymdTk4pI6hr84Ci7xkjR6I9j2EWUHWBkRM6aNsDrQpuc+CDrhQkO7eImvc68k
+zFjO/I2rUEqT8BldPuFX8arovcCEbFHK6q65V4aQFR0SruIF1HSxAV3JoGPXMV/Y
+J2vaRYWRzKQk1N/2UbPnyvENmb9eFBkOZR+T/t2yPAKXUwHlAy6SmXQUi9qydygk
+3dRBne99szMn1ZEojrXXOjBOgMSCBSY7KNx51T5MzNzLPRCf6lagYjUyAg1n9kDt
+j7E8B3p8ztV6UUYK5N9xOo/mG1sHS5P3NFLqS24LIw9rZ9b39WfcKqnPuZoPoJay
+wnHTV9r+OwPCnA4Xg2G5q8B45ZZJUpwwyjNyNN+DgK60smrY8pSn6oF8TLKVXF4z
+evVnZRp7KMkOVw+YQzTm5HHGfIfv2wpBDfx3Rgo1cCRrzIznXAAeVVSX/5gBhFQz
+XlVnBgwEm4Cm0/PsWCv6dyxaK12Fxw/K/bKbHsdvYJmiAGcI4B4olfvuJB1gitW5
+tzJB9r+8ksL+nUiDwt/GJ9xmAiS8r4uBiXn6OyUMGXS/Qk1CUqSWnaMYLw4Krc7y
+h1xcKMhCzsyW/By8Ryc6MDkzuTlIb8JjJai+EzsFShM3mQfh83e66zX4O5WZpWA5
+TU854qfuoqB6nqpm+TnLR1KfzJHqBLtiExn5VKopjSnkf6D+b5Gk+LHUJ8YWMqwa
+Y7WMgbyRETRBQknXA6295EjCUPqDQI1sO17sr1E74wGU9C98IlmuPgXF6OaxeVld
+o/oTucwPCSlgqcrcE43E+f1rCpyxPn7P8sq/p7IX7tNATSFRpoyTtwJYVmzD0cEf
+qmIOGZ5VWHGNT9bW5oCutAHeWPgJIG2O8fckX2kGUJoc1C4n8Z4PjYL1ylv7XVbl
+JYG2IxGnoe0iqKlyvrEkrTjPlX4fdyUSxk4l6Lz1/SZWiexuTyGdr9pKwfMlRnrK
+lWvMocVG75XepIs8rvqUkGc7ghbhXE3dsjkUy5KpfwdkEBmE5jkRPVEBoAZq1yKp
+s80DobtU6kuimwPr+PNn3ipnuJ00hmZeq4dChmrmHElCn5TzV5ksoxw5IGpXNf3l
+ZuIQD0HB9UKOWOrSjlTUSYn/FPoZKYFuCCHgWbT5/GQQkX7xw0pTaRc3kdahltfE
+BGPHJZpYcTDIJKx8DDp9V937yRo/9Ofcb0TF7JhSRpOhm6uxFfRgwBefYbHkZp2l
+bkDcB7PRC/zmywlIZbo6KyRJV8ed9VhxFTJ8uAY35w4FZ2Ye1xqui6YFojbr640G
+VgiIOMyYxB7HcoPUneet7g+DNvceNeGDsjesX4OIm5D+F3qZ6AqURsgyzb+D9f0l
+szbQxkYDSBFIA7Iv7N3crIQnwy+Bov770loNnDini5nTAd4cz+iE965G3YpJGRVq
+8P+QSBVDmDA7UxhYHOzmMqzFB4sK+R/ALfv3HPotwmh84d0ZZqSC0HMay32VdN6J
+7kiEA1Tuh+8QbYwgZgIx0ts+gbOvZYGYlFTYhaE3PSyPwkP99m8onIyrNK68D2vh
+sm5ezoVO3ubrAG3N0VxaR0mKCsZNrbC993GEAtc+OSLSY5NJo9LP21QNdzYPr6gD
+uIU7VestXbmXdK3vy1DLu/Nczi4GxIs2wN9Iyp20KaiTwz3KwOCwbaEHWJfnPbmB
+f9D6X7hFJfb/D14lDyOV8m6mPWGzI1/iSxmcbz/SbPbM0sZorU8W8A3CBkRA29FZ
+PLkD4XHaoPwEPT1QJqey+J+KvIXqgkeCkDywK8T3QFtsKGXJjc/JnFmqBp06i4Pt
+G0HGpE1TqfrRu5IZ1wgmwEg1Ibh7HeAZ4wPBJpzZSPz0sYH1vuiz+Y0DzcPW2jdA
+8AQVk3MXH2iI6+uq2GM1X9YWuwOqwa9sBBT6O8NC8hyilUE4eIDucFZzqXTf7tOl
+s5etBgrvK0VnTprPgPIMtDuo+Gp3rrhw8zPLPc0ZYvIxSdDBwLzLz42ouR6mGyJe
+wgGTV7nFQHWVFS1cwP9BtpFJgApbc4DsJDKNNxC8frD0AbRF5nrSOUZ6ke5rBPLm
+4VOA6Kj3tTxS8uBKH63P94gAv6VT5977Zdnqc4mADn/kOyV8nHV7CLQwogIrM+ae
+VArgjKMuzTKgCREI6SD55WsZm9zaWtJJaOOd2B+SO23+aMrRNC7UEqlCQUlw6bwi
+RuqSiwy9Te/xFo2TdWvS0UmYE95kPV/+PsXuFxO53lHHnLh7j4ppMcQDkfGxX429
+LgHfmJpPmmKyW/5pcvdg2GDDhANp7iGX7eDZzHnBjb8fFxAHo+aEq9Vhmrl4uduQ
+DPtZ0LXUKghycob0EuH6IY4luzNe73JNcIeGftqM13tw+2BcjbHa/8B4bEkKwygB
+lE/Fk2u5M6tR0h3Kt6m9XTo5Qv8NVsTSlN9J6wzn16dHl3LpjKn+OCSxS/PuRVja
+9GOgM2LY3Qbdp9wxqnK9G6XyBKezikEeovoMXbvYzpzBRWodyNboraAwB1f78xyi
+zECf+njq1NLm9rGjpeNON64wz7CaEXP12VW3vE3xBNkJ3TeYYxsgQwy7UAwnK4lQ
+I956HNV+vL6v3+ExZtC8Hao/QmuMsbI5jy6X1M4n5Pc49dXbcP5qJLOuNw63Wdpp
+TuTW1wlDKL6m8uH50kiuL1ZH1HOlYsaPb0BiZ//dTd6DXFWimH2MnTe2S6wBbLJp
+9Uo3hbRuGzlLPnc6cqEUnxyf9dLAng/M9CPDYEdRr0kFdWxkeNBnlyZAAILJzy31
+NZx0vlYk6oCXdJ7AVKzQwVej5d3HjHBwGNqRMAbFQOg/C5XhNO21o/A/O0NZS/wH
+8fbLSdsLyV2jcvN+FEqsm7X0Scp1uhItVaCYa35nm+HAD5OlOKZYmjNEhnBhn+Gp
+sHh7rGEajFpeXURM/5PwXEszWVyPKQ+NpPqI9dUotR1YMkPpkcqzzpdAGZOoWDDm
+U9u6R0YkrEv+yJqea9R0WyiJqMNf7YP/ggvfr6/B+T4s+SQSGwcXCkCNmyvBPWd3
+UbvcQAhhRWP1HfYVAUH86iJ+UEIn2ntiUi7aY+6pjEa+HdXGlAGdFX0OTaMTcTZ1
+0u/grWQE0QPvAZP7J9YGqqqR40sJfc4/bEYaIPlwgda5WZq+eFb2x9dwJl5/NRJH
+O3p9UmektcSPfg2eCVUtVk5ltnwKWsGIHPCP1GYtkeGnifc674tJ3wMRb+wA5cuO
+76NORFLm+qTwme0Rgjilr2FiOUEtBmwvWTm8FVbwx+MW6Jhq89mMmDy1TziERS97
+pf3DhfH19O3mFOdGwSLM0cYBNL8aInXTDlUJm5/ORa19lG24yQ7NoUTPOh9xEVS4
+zGjavIqTuncS9oWFFFImFoqrmBfQBYRPPnu0bEiK5WDAmhx/TnMGwS6aAr7ApU6P
+N9WA3zbTxt75Jlv5jVCjAd+plzAz5M1G6YIrgCkVq9jjBCDBqOr34xmQ9LxJAnY8
+r14SpLvxAxF3zwGpZey98zxOAQOA/AIxm/+vR3tEzSBEHdo8NDehVxRunFDHQAxY
+F6aYa9YPu5GXoWnxhg7OZKzLAcMMPt3n8zz4cyrJ9mE9UARC5ifnjLr1eyRuPWZT
+/3VbCiSd2114pxUaC3395T86GISUXdaxDZuo8L5Do43v1mcAKZUfDQrcTGhaA6Yv
+QhtST6OMZ9ACHdkwbuM8dXKxGS5V/mPNhKJ8kK3M50XjPzyE8MeeTkVG+N9kSP94
+o/Sgj7tK1JhMjr/aHARDzsHIq9olmXIpg6eaz9iSI9a4hg2POtKBN6XI9fNVUdv+
+csdvnke3WA4vd+XbzI6j3hn1BrbGFr2xrR5MwQZ99jxtuZ3PhG81jHb24eqZ3WrX
+vLRsGy581wA9bW1ojNbtrIt4z/MsgxWZNfa2THIworxOkGycgb2zdXNWUMkl0S43
+fYKpOEeZze0wjJwHcMHc3Zs/ET2x5oVX2UNboOmEnYMQzaYCV4AhN3Q7Dxm9RwEq
+7CW8X2cKS44W5PzOJYUUypyoFkkx6chJcQzvPkAjkwhVxKf0JaE6zWM2f5G9csB6
+aZBtwsUGuVoZuVqt0G+S/sPOjLo7epdHgZNIpDyiZxY9enmYjs6s6D68PC1WCLOO
++FVIZIsjTAnEHHCBASS5sRkKTvGbzDHJv7vWfcjn05r0Ps6GvThpg4NDyhG4Z7b6
+k0Wv1JsySFBQfVzPRc2AlZPUhez7gNIKUWZM1TDXLW2ctOcDO8em1XatYwKWmEFj
+1RNHgrfofPkxr8y7m/rFdOHAvpvNwjop+fJPryzP5LrA66jyNKLkp1bnZXgQQIle
+gfJ2DNfnL0PMXGZbBlXVHvEKk67Lt9/EIoH1oNlnHa/1OUhBpU0facOSz6V9+RzS
+XCEBw89+Re2pm57fDy1U3yyKYwnT88ZvBcldTA5szBRGG2TMew2FhPp4a/WAO40z
+F8iqxZdg5LBGDB1uqxI/TyhcqMTT3+jTQsHiRT/BQ1aBarOOetcSf8b4jNGoQJil
+wN0TYNYh3TBQYbewHunDhq4U1Nc3YOgbi0IppEfXMJwytDZUAk81fOBMuyr8dR1+
+JRTqy1JwWTaz9cL5Th9VATfwJGQUSLHCILDZ5ulWn/x/dT8B1qJJfIfABRmmi9bs
+zBiS5Qp8aCztFMe87sUKY9RLUGqxXYs/tqr320nJj6kgHhGDaHnfNWtLp3lgPsWr
+Qxme2Et/SA0428TzVzLL7E0rDWAY/DSZEqVQUpqmdzelhzaZZqvJq73h29l1LRhV
+9ekSkJGi9TZstMcNh5h03iU8p2pCgfxc7LPJwvin7qWPfcBDd7MYzWrysvGOIdbM
+Ji7dd0xHMQ+3+QRBsrGqFHRcEa6BxsDj8IekszE+cqjZF89a/WUzrVZEwmZofRtw
+0Oyrl9cZYzx7gwOJJwswaCLYR4HEnBjVjZTuMhcGUzWdP1QGM0C1EGy7nOzFgzBS
+h31dtjJd4+sFD3dK8/L7ES+U68bOputGnLpLmstFnzpt69b2HV1S3YuZN/X4BJML
+eJ5tYIUvsZ8lh4eCKphtc+bNPW1xI0hmPX2QIHZR3qPm1Qy2okfz/8jtHipVKN9O
+hGnZmRwLQuZ/OIvCzfURattiINwRLADDin44py/LhHKjEek7O1sacCLINT89J6ks
+Tr0oQ+EJCZEsU8uxHGsA9Hocum+496mPJ4DT29bN0EWcgv6Nj2gziroRWUZbjV8S
+BIUjgik8g56Kb3qMvyD4sWTzb2n+VLyZsZvVZRw4G8+FZX3OFCNDcsZrvFALUN05
+nQ5RSFT5QZR37ygGcXrDE/zPeqiOXONOnTnp6KtMWPqMy9bvM7n3L4t9R9XnIKPu
+FzdEL+EIREiqbMwHnItd7NUiS+J8KIF89IzagVlMMRI92pW5ZKRDvF7vVcqPRdKH
+hKYUEczcHAROv1SMj4iyX9v+4OQmSwpNd8s3n+Ah4dtMSWVgZCE4RNwX5TyUnc9p
+OTiNA3fJecpE4pj7ISQVQe7rqNC/tVYw409E/HiowYpsarUReWpASBo7GCtpZyVZ
+fZe/h3UWQ71+A9JamCneQ5vsMoa7DPz2pdp4V+Zq3cBOjeZCRtg63L2YQ/wifGZN
+U10xLguDzTtGCXtlnx2U3YR5HwsY55KIrEF8p2eHlproe1jMNZPJdhj4FqwoEGcg
+9PxJycBJ7JQieAG/9efjMm7J+l1fKv9udnJKCHMzLtmOuv6M/Xx7NGYt4NaD97lu
+nbWB5IXeI1P3R8bi30aOZioOqMOWBsJFYKqgrqut6z+RwQL9HokNo7WxX8Z9cJ7v
+HnNLaJNlRTf07mTaswVqFwfdJEGtPHo7JP1Hedn+9ODbtqKdrY+1CHi+4jDExAZH
+j5LBFUiCwxLXB9PIVfxBMKSumweSa21T0mPKoYcZojB7T9DCh+r6oUQxEUnbu1wB
+si91TFqF9/OO4tFFW3rgYUnXkuj815hTBFxnUfI8ql1fXMw4YUwpcAT/2yWdP7RZ
+WkULY0r9HHynEPqF+95JmbTLq1aMDfvMxoGYsWLZ9H2ar4FzoNSa/psiRAkHbcry
+LMCRp5B/orSpZpNRV7OrDjbyjPfqNd4i/wrgfrecNvyfub4RUzJ8EaDFT1P+x1c6
+zc6wrMFwLC5l2XSsVOtial5P3EGEHZSnIo0SdRke8ARtVH6bP0xC+Ft/eu8i302B
+YG7I4Cjl92WLuAYvXd+EsYRzTG2WyzXuy/HeNiIICStqqWFbSOJYfI8wm6XFflxn
+pZkAvZ7BPPaDi4k4lyIAXea1zplMtdo6ZZa7vHWdDcRBe0gms7TpiHS0cbbK3zcU
+8rK8m1RhhLiAsyBf0lK9Qm74EflTT83+XYx0kAUV9aGUwEYCVHg+Yh//q1vdKFOs
+CdCS9xVjtxzZk0hluAr9Vom8A3FrPlBHBbR+nzxpL50PKf6lmMQ6DSkzdNym4iG6
+KH+58Wbk/gRkPI7bQ2XS4Bem8wPPcAcEioj+otWmQlyJB28CiRGQeux93p0vfMzg
+TxkrHa+42weY1mTgyUz2HMJtIZLV4WNXe/r5dhsw5BNf/vzKszUCsczFmYQaZ/Jn
+PpJk6j0J25Y7on3qaUoudbZLM+4KNlaMws0/Rohc7WmFbFP0Hy+TdhTv8N+k6UrP
+iUErRwQiUywLAL8bJ4e/cppJtMMWH0W8c3j96n2M3JZwsHKTgj1THr87jwvYi709
+8NIeTLlsy0G/iE5EfJp6doqSVNAQikDbVjCvBfVttdLh5dfjePeWJL4jgm4xegOX
+qZClmVMqyFE+403L6DNTmm+R4yXQvbaZrcBwt3IZerTx6+6zaUPW9wAJsZN7KmM5
+OoN9x9Wjvo/1Nw9i3RdUZ52pRWKEKtWGqHKshTkh8uE4S4j0+DyaD1EN2KevA/Oc
+sIVQgEBjtElgCjn6ixyHiPjt8hiw0xXFgPcsVU2CE3DQuGP8hlF3pWG9py1McGiK
+MOhnJW+X3zMawhkmw8GX9AHyDbIB4aCj3kbI24UeEaCXW7AzcTMnjh+0a6azsUIt
+eIEBwPdnZW/u8HolR5zs5QbOjHyNnJ9QAikmFFVybRdsGndJ1lH72pAHG4i4aTUE
+sZK34wnotggZijufyWlcjtumiAozA2Hkt+irrq6rcD4anOudlqcdD0dezcwOPysI
+zd4TZfp30ajfgGneJR02lecwXST8v8qNoXARF3Z0ZVE7cp17mjsfOwU6HDlpqb39
+Z7GdkB4dATB7+BEYftwZltznn1Gws6+1Sijm83R3sXnvWPhR9xYKCYwaHjGTr7zg
+6xkeO84IJY/VG55UEkDo343aS0dq3luEJg05rFXZBT3gDC40hgNJsuqt3LIaT53i
+5Vb30dAFUi/4+zB6EKyJ3zHRcW8YoMyztY3Rql1rOb+wsl+sL3Vu/hWVrvjNMo4o
+BOz19OQvsfCMJeEFjdgyMupF1VM9PVer7BfwpY50X2xOktpI1Pw0LOL6VsZUahrg
+ZmkXVotd+h89NZm50f/BbO2qXVK6BZQzdMWR/fp5uxwIkHlv5xRBdBW+42h0F3Uk
+OLzCruXRxK6F1fxC76W358XeZ1I8+MwaeqH23uYl74DgjjawxdeewinRNHlGdKql
+8xT9n+U+GQjG257D6aXks49tuItVSKFvENz7rwW1NZA7QI+rihIz7uVDihZSIxqs
+gMk3KwKKYRLhfCKkq5QXNW2eu+8WGDqVYzPOpH5uZBD76lqb3JEHC/Hjj4jhacad
+H5N9yjCzsm5M8ln6aAms0B/h5MZIuXecUTAhYabNZCjvboECKZYCOihyoQ2A6zTE
+qaeF8s0UpBJgtRxAlIekecnoUSB3JArakkr3qIFjDoZmyZ6OMzD5MCzAYazcDKw1
+KhYdial8jzbJz3psJ8DvXehKdrScMdtryJIlqFBtYsJpAgYD8hfE5n8x7ehTLTrP
+hglV2Ax9MimbM7JgKQzRoXL4C8Qu2dLthAy3dD1SznZRPggrjnex5bG2YqehERuT
+SAAxyh3TU94MWOHWAQNoly2hgJfPa/iFYcaClt56RhT3n49bbb1qGu1l8zCgFSEx
+bt5Gwr6P6bG9MqLrPecWgW9cnLEkP70WVsSBegyK9kF+ukhaRH2tz9yUejPc+IqW
+vr2h2uVl4pCokSNNWp+6LMxoHtbvJgPzLX3QPN+gOuUoMonb3IP90ERfS8t6dOS7
+qJzt99I0/UCaci4lBS8LXw8vPeLjg0mH2IhexJ6yCQ7RN0hI9A/ozL42Vrq72OVO
+1Cf19veFMS7RuXW7kC6KSoohLiU1NiTsgFcIxDm/ysAKxw4bAALAllqn2YqPsw2T
+Ac8ptaFu0+xuCVKdzWH+/LbMWxCnz5Z2sRpAodHZGdfd2oO8evkHtBzXCud3rOv7
+wx8BzpClgNN1cE63TqQLlbxPlxJD4goN2Hix6crOpIvncB5NDBH61dqc7TfbvRar
+o0YsaLQKzkPBj+xSsaO9/Qeq24lXOmRO0Dlu42I80uA6OMfs6qUndRoaJDV017iu
+ibm/yMY8zePw+HW0wR+Mgg0Mz+JfsjhGKd7lzv7FJdwUllC7vIaH8HhSVcirUG4F
+IXkmdFTgPwfV75Sb18HEhFnDuN1Vm4M9ySHkmNeVF7WqDKu/hlE9ufNhcGl2Bmog
+/tdxkuKoK0tXHScE8LgmGPQx2KjrXlbajBetG0qSt8rvM6kYVN7eJphDpIO72BGi
+cuzsv3pMiTGliM7/LZYP2096kgp914LTJySXNLPL6xWZaOQUyYsrlAkQ66FWe9Sa
+kiI9CN0NzqwuTFy6e1gqAF+41E3U8IM5eD3A3LS/HOaF+R8iYQ+8Xk/SR1X0e7GF
+YMUsLR/P8EzxHLGf0g6nutf1x33oEBofCijdFfVuhsUMxUlCFeJn3mpHcadk0Kt2
+wb90ZrUAcfSt7g15EXo+O3s3Qy1WWWT76esGkrbp2f3Zvk+jDaDkcbURRLZ1obi1
+LVtuSHIsAjksIRMT5r08ei7sCvw+Z2grlLZC2EV18JVJyIEq7c78SxvtsBrBNG3N
+5JbnE7QZQP8hOUYMwRh6ncGsV7ar9IMoyjpdU1ORpHGeO80jznkuGqyHONpzaBzI
+aew5vs7ZPGkwrLGq11NthX/TQ7yoAyupmDnAJn/iu5SSXSD+W4lijqDntnFXRZRf
+DaBOvTOwWNY5ejDge+h3/nObM8yRc8LoPjotFRseuA1p3093MXZeaDNbO2bt9B7A
+wOoI0porbNmkw2ZoqnjLlF5gWNJMvFjNQb2Xzserou8lfY9zETizgOrDtIHxtVdT
+KZfOVg9/GpEakAdOSjIbv1djnBd4lTqP5i/Q1d6mKUS1XNL4dvQaUBNfLJsrRbrL
+VJLt5SFYUbefIgDyVjmp5jykVF87qFWFS7zvBQJUPRRypu9rGmg7phNoeZBNQ8Lm
+3xOeTqIUOMZcq6J8Z4PnD5GAQYqLp7WWr58f5FdPtMGTAieB+/o7CWWtVVsaIaxo
++QB5ZtrxmrV9Bq0AYHNwOTzuUUNV8C4PwTf/Ba+7yW7NJeva9MPCAG9wGU+EqczN
+2DujIcOeoSjzZWs57LM3QdhKemVSQwDtKp/Ldl4nItJqP4ucJYwGdNEYdKm4ocTr
+xIOQ+5RQGhlHW71R38umOdurWi0BPBBYRnVV0ipMJabAOOTcS/TxhJW4Q0FNdKa2
+LsLHWrMGolTJ2CEqC6iUtrG3uqrYNpcTXOcHDWE4RGgN+MkctwdvhRM4wj/KYVu7
+ZOoSy3H4m4rLhDormt3iBqEGCqz0fwVTyX93W41BfLZ7y8D6L3RRqqzY19j6NSDd
+fQ+jS66UZW1Cb/DxYEchgfcma3b9BTHYcXS14z7oR2ePCOXU+CFhrfOdJfSdQEiM
+MetS/JA4QPxM2UcICce/rambrOHv9a43MVikjpx0MRAf/bjPLi7EB2wxofrrw64V
+NSXn/EyJ9DDxNowP40rg7gWLAz4M3ayCJblBDISNuJaqCUGKQXFD9hCtRhYDzPGG
+sGeQ47FL0HiYIcVi7+pT3qtUrWhYVeWzPDFq2gkODOKMFK2VNoDGSD56+iSRjMQT
+5+nUgf1sPBkYSblNjqm1Fab0FcPT5m4bdurdilMc997QJjop2hFNheAtgLl8qpM4
+BFurC06bNgaiQHT4Ne5DLStWoon0lX6aS9kOAQR7I0QkySZC6fBK8Wmf/mCXFT/s
+/ykLX25QPfftf3oFLuSmfp3hV7fgAL83mN2wmuX6rZhdpNKb0plxSVBz3wf2G3pL
+hvJBKINeewtgO0xZkAO3wPCimmcpXZ1lnyl3O1KJaqtoqmXyKQyg3oAmvLr22oBc
+8CgKds2OIWBTTSq6wonId0xhoo3Cjdv9sbIDzBftgwb3k1gWTjRRUV1RFDk8nfz+
+e29q6zqv2b1U9InniN6ofeC7jbRBSAcamkNkC/uxDrVsF29e4k8hYWpppgTCBvxR
++2t+wubK/+973bwD0WPqCb8y2nPwPNPJMsEiyuYBp+pSb2BjUZuOeuPOLKHPcq3m
+E3GKGIVYohPJ8BJBoNwnebBbIzBxyNZl6CcPvdRy1LW1LemR7CYxn/6g4ZMgvZrS
+lnlZRr8sQNCjZ7CUkOZWgmypdcLjMg0FauuqCrXUUXCC/jzkRrmF+tHhXWvxDMpq
+LsHN05dv7WTy5seKjSzIVsIsVf5zw/SWnEba7aDrqIGypErc4b6l9gCLe18S4JpO
+B+BMCOFA0vSAEfHXDt7y5nu1+Wck6G8/LiYgqtY654g4Ogx0saD4TBTqvlLt4tHE
+/zi5VWo2sizRRfYk9I7lFzLd/duoo2+2qqorDxtaq4ISuJL47N+V4Ur4JZitSxPj
+koz7U8ex1RB6IJzUU51qcYrBI2vjxQ0JVWA4wuvH850FiTjD2hEG5JyvxSvFJRu5
+OUxvpI3fypPhwDSkvHs8riaSfCkWepSIRuNO1lT3b8PQKoMgX7d3ZPsaWvtEfyz8
+dX6gOnzlTZ+/yNWy0Ns6ciQQzlFBv4wy3gO/nt3d7AHn1t9r0OPJzA43909VArh1
+amJ1LDDLzRqPzdTjTbAyY1W7rxSHWuy/HzYxFsySlStGxM53wKzvNjWdceIxx8LQ
+hV1e6NpgdP45uja/LKZH+V85JhJnzPTp6SAg7y5f1cYj/p8ypATY36Mp2f1Z+yjS
+2ufj5kyeu80la0/JaFdOcgSPeDeZiFDN5rww9XCcllS/HA633Y5ghLtXuM8I0aM5
+v4Nb1yQp0lwmH8wcsJEx2kEDDauUBlVoNpRMdvkPk/DtKg0y25MCTcGDxrQbrFSG
+PCfFpzI3DjS6sRo0WDLM4TVOMZ+xgrTykKHQjkyGTiIgVMpTdNrekc+9Md7wGBLi
+F8QB/rgWDAfY5mpJJ2j6ojf0RBXwLhQj4YZUlfMX3pP5haM2XRAVtWKYpCRTW5N0
+xHTFWwYtOiEPCSY0vytD2G9+X7L7FUu7p4Wwg2hAynNrVwgcKOsjnkS4xHJPaYGL
+Oyhbj3znjp5xVEhP/qYrkYZCvewScPVJZVbgQc30IHh5tbmPSkD2iA4RVWj1oh4s
+Yvj+Os3rfk7Bl/sGpH/qoHjJ4Lup7CbEhriFLSo9dpagTFtxThToUFZC0VW9vPw8
+Dh0MhJXkBakZL6ZPGyIlDRtU5BnJCg4vTsWw/T6l6kT/i31MtG33Y5lQej8UeCM2
+A1RcAjW0nGLYG4Mznza1k0IZXOU9l5ipRmDl84U5ZLBOxdlcdyz34zTWoohqL77s
+C1VnSFLiuRCH/LqdaFOetenEJBTNTXu8Sro+gFBQJn5MFyq/gkEWCCwMeAox1uPR
+1bGXmUxgt6x+RsjIJLSUC/wL/PJqTmuZ6D0u8WgsbIZ519nKxnb0yK4KgK/vyHm6
+hhix6c8C7Y/1nCmqCZleCw754oRPJdYFvAh+4e4qIcQUdX2c6T0zU6Y8agnLC6nh
+CduWi72IednJ5lAOObMejrL9icm61aeNedudINteX4lpZa3+PHlvB00YJ7l/VH/E
+GN5vGtDofi43cfeZjgrTugJwf0WomCSGw2LRanaaYDJERJZtpxjJxtfaDljaJRkH
+RxM2TyR4qB4i1TUK6ufwyxNMBndJWyqt2QOLdr/7BRezMHwLSpVDvk3PTN/UyXsc
+miv7VedwIdicFNChxvY9DC7TuLVHUI9s2T18PXPPBw0a7kweCX8zx65AKVt+V7iO
+9uQGB+Zkg2aMzYjMuUs2FnlvFDisXg3MbQs7qhacymwVnPH9Z+dSS/95wBHG9i5N
+psVJb5cIIAiowIQcsHy70MdL4A1YrWAw2CtVL2HsgLxEOddf+790bvX72u/Ab+nr
+vWR9NQgQ69Vvx4Ojjr/scGg5DbFVvG1NuaNqf5tTVp7lINLmYcf6hYh+0A/iljpV
+oPJKvjcDGufCCgk+uv41owOGvrLMxY1PCkmNO/T0XUwPqDZWnAu2gp+UWqVXOvkT
+sF8HlPXXuZdHvQ/nmRwljR+vnrSZLtqefbz2oW7cDs2DKWP5avj5jMBgy2/P/0Lc
+7y52/B4qvKYiasI2Sf+MyuAelHW2t0hyskyaRKZk1Ief2d2BfmpNUi7WDTcMJsyd
+1hiEIEGN9UaxvVu8TYgF+XTpvMKCzD7Ijwdw4rvfxV8S9YxDn+l9ZMCqfsCr2M94
+MvkIOlei+9VzApTm/ZFQW/eIRWjo6xYxVRHFpbPrteZJS+zDkp7xsN3LoCKdCwly
+wISQti4b9PYPn5yp4yMvIa2NeFveQq5hSYPZfzMDiw6zPV3rsZDcopITL4sVF546
+DSWnbLlTuDENcEJGHSuKyBlFodB6XcJOTr7mHwDxhaGh5PwMTADLDIV6nNIJgPVu
+UNwEDunbBmt3KdkXqnM6SDXPMWmaOzLfBDY2nnfrEFG3yXPl1a11/bNbulbualPq
+rZuh36tRgu1hoLMoEjG//U5poNRleYBAdS1qsuMziiQOPMG0PhQp6dAqtPWqf6jE
+j1Onz981MQa2P3uyAN4o/oFlWVkCWWqoemHzm7lX7M97Wno1HIXQ98c0z0NXyATn
+bnWXTJi7HMFwRVHBs9n9HvZ5HcXg/254zzP6mHEbAj+UUQl8PJyyqi0qrpZZD7Np
+h0l32o2efV3a1Hvqh6wIH3miRY82RObF8KIHNzniHRe6R38je1MybTX5SDo3K5aj
+22MkMseiYXmaIQkj9yFJEP6dyhAUF53/Cwz9YEp/EFu7wQQIBxjF3ZNgr0k9trWQ
+MnX8/5O5d+NkJE54iM/b5TJwrgzxqtMotg4tTX1/PAsbm83GXMBS29vzDklUMexS
+tQgazGzyHJOfXWW1lWKgJ3NTKQPzXF1xRJtfuHtbzNfV1QZ95VbHBwbSaTdD174k
+s3KlGSy1QTIz+N5bKH0ur/f4SAStTCPHI5s/0EU8zCNAOqEWnkmyeK4KMoBDJ/79
+XXIeE5amzEgGOE0pMRb/W/BnefzUG+ezwnaw8VWhXKvLM0TeINnazuTBKTNhS7lN
+Z0EOj92l68M2CxD7Wju6UMdNVMVibJGq4g9fy8zpvMAdAD9w+IJ/IOllya2zUkTN
+CJVwWj9qR2kcBRCF6+esFnAuUuOOM3UiaZpZrswVRtK0qjUxEVXSEAYtkiMt5y7W
+WxWGNdLDwN2vhNw74eatjkLscZqAnKVx6uDjQj46H8u8Rpldogo29VMz3WjAIrvJ
+nXN8T7MXGD+rU6m+C6Uj/bfQgI7u6BBGqMKIrmYh8HvAj0F+KFvmnV43laSvaAzj
+I+O77BFfYjTwoHRpwgc35lTqv7yyWCqIX10VTlGddbBRRJOOlo71mbdX0iB2K7rr
+349lQGp7JBTnDhzKmYqkwVGhxQ8CFVoqRdeDiql+hYPg9lfgE0ZeTu+XKbgSs/3Y
+jBu+m1IVb2R9k1NAZ2DQAq0jZebLZ4QQVi1c/gQNv91PkIcZ7JjxWNrOV6UGAiJs
+VxfG2N4Hho/jPdw1AkBAS30KQ3n9y6yMi/r2HDHhXvbl7YlSc9nrcEhOwMHtv0x7
+h21cmYQNqjSz8XFoudF8Iu75YC+cRYJVYpRcn3JO9v4DZeV/PYZXfB0w/Cg73HFu
+5NeUvbr1eji4n2ElYqYEc5Lwup7oX2pwfQur+NElB4W0B221PYZJH+I7Xyl92Rnz
+q0NJmJ9XGe3GN2Gx5DVE4vhLWvDppG2yg4UaDkWYkb9UILOdSFXkD1eFRNl3uMme
+r6eL0vqg2xiBAbMwAoCt7BU5AS+qyc0fd22VhfrsjCSel1DrhdqUnZquMK4y4CbU
+NPMSn8x+8LVzk4jHC+Px6JfjaomRrnS53FHUpJ33Ly2espWJWIuNfIxMePJ4XsRi
+9NIvVI7bMRM6si+iD4xHyCNhxzMvakao7qaGJi3pO5Jd+TVU83X1yxmJCYATAq7g
+VALsDxIIkBddIBHrOs70Q9f+mWwoqxj4Hxv0eceu470yIDPdiwOUSCqqFKHPxPbq
+e4lg70C28ucvBzkCoU17V5sNytKyK2UMNJHiGM6R2YBfps52tDMc1Y2gYNw86PUu
+q8XlIFeKE5FdbB6v5OkLP9o2YBLcmoa+1/IF0sfUEHG/T+4mAx8xhMgqcH0ueGk0
+ZHNrqRHu/4UCLbzUynxkzdaxAl8IoV2fenvw6hie7hmYsVZBVBFS10j6ylyAYmZV
+9jJe4LzIgV6G1/c08eRZi7SbIOGI6VVxMz21TOxZl6Bk0r8NSV4xOroSe4Q0/UWt
+xohz4XHcOEto2rBeeE7ukeUh1uZkcDIenY5tRt3ygLgH6tMS6F+cDPXCQlPvyfP7
+ROf4kaQM9YopQlofbJAUPqxPVhjnsxJ2aMYQ/eq/2JEdC0CsttFSGs8fydGsoDUQ
+2L/ptxGlLCrjb/IekWhz76Fe8Cahuww9ks0fxyFulsEBgwpiOo3ASDRH/pUNDm6Q
+nDQT0IcCkofN7ar5x5XyNUya66MACw3qCEzK91ECNtkDUbEZ3F8ODbCMhBDps1yG
+gCBF+KsaL9MSVRVDyjwCR+RhdOofaIEh4/DXOPfqvpcm+zWp6ZARw0NjKOI4EV5b
+QkznaE9VC6NJQw4OFxOYHGHkDWcjxh/TQZ2YnV9Ee0egGbH8CI0fYOgDUfz0AHWD
+sGJ4M5PpTZvXhHE0rpDmpDFSBjd8sImha76SsZF9is4q9lN0hkuYMAXtL9C4QxOM
+fMGG4fLFDOf1Y6WkGV2VrFoebq1Bbqud5rhJMyHvYyFIJ7Rf1zqW58N66jur2OiX
+tzGOttEn7SlSD5B+2J0wNa/kHMSc5O3dyhccL9zAuqQy8SQHrp3da/LQuYCQb8yt
+RwhFbr+UmOQEYMiI/G6wl3zsnkzLEGQH56DmQzFNHzKmG09ynr6HOXroHxr9tow7
+tluTooX87buLZXc7JGUnFrG4nvcmYpwbi3MkCkj/uTJoxjkiB1EX9oLmsl0RqlX4
+2gce8KFFFuJZfcWvhWTC8TqeOr++chsaINMSZGIsgJMVIHC+qNIZX19Jwuf32fTA
+FYSbuQ3GEYbvE+oWkgnxWR1XiO6be4JVTUvJeACRC7CTPUqHBONjCWh7xPSY+IFW
+sFi5DZxp1SyeAz//UGkqFxSkiLjUFp87XQV65Oy1Xn/UfKhebN1xg3DEqBnZEZWa
++YCGHnSbmbW/nHggED5BMaj/CLqo14jU710QQGNFuBDLIi6wfTDXRlM3+Fg4zUWh
+4xrW6nE+IyT+9Wi4hN39ngwOgf2XL90he/t2C2vn0ZVnJ+w8K8CWNvRMCs6vyKdW
+RodF1rQKhIlKfUW/tzBLMlJKiTcL3vcA1Xk2E0eZkXX8GpOshOn4fAYFDgrawCT3
+JII+YzGyFvMZmYD97J4ulvniq8QeMInMAl+c/JK7D/3IVBM249O9y1rH0oRfuC5d
+o4lwA4R8kOnP54AgtqzHN+w6ugmIOwzDgKpz1VzJ4ok0A7BxCikeIED9llxYGvf3
+mPcqsgS5dOrY1zKYrb2g+Zfh85O+KTzH4+bPOKJallgNW8DTLbIxEFVAJHle2mQD
+KyaNokfWt37PuuoCecCUMS+IsChrMm3S001woTad0EqY4rt15vBcVMjg/pp7uZY6
+RZyDatjoM/0oYfdHr1MwZTWL+TrkyMYyXMZaxu32zNpsnYt9O8LkN0NoH/RaoFtK
+1FIyRpPEm/KB07uMUWUyDQXz0ycG4AAq/xIbvElAGPp9CoZRx89I/DU53koTIHCF
++QEheGIxcncKFcPDyNQXuWKWVfE9RAFOFGKZ09jpF0F7ZBP9etVzuE/ZGVMEHKEY
+4Zr8Qa92O7nFUVU1MGQlRw5HmwL/vCjqz2DkqKjr0t5eHXnLzdp1FeBVkd5/479J
+tkNroO9MfQeJwy6jhKtovDr56tS/mUyp/hQi4QkKqN9v8HsB6+iJ0SmrSVWjrUlF
+zlAzJYUYjoFEzut0/KQTgRDg15Wavi4c2DIPfOWjD/6ZsghGMUkjtV9uFTXKmUIk
+Jss8FilaDOYqkWGCMGg/2k3fN3D7uMNd3f3TJ9te4cYAb7E9qeM5/vKV1V/4xxvS
+Q3jTO4T2Sm7eeI+mSn+2lcXSEKKEB+z3s5DE7QLXzZyyCqxaYmA3IUtjeQ5aM7WL
+/eJ/+h0O+3LEoWdVIphZNVTXMCoaBqJBPkoP+bJnyaxGSnnIuMwRov8/9D/+n49T
+ZaHY65IHS9Bs8daURWU5RlYq0h2UtQq3Svv6O6d0mCpATTo8FqldYza0L/WeTAqI
+8+pcScFJc6bURm2Z1BmoA0donUbqioIf3b5QXi9qfv86Vph4dU6jdLJ+5EFsUzhh
+4j7kZP7+G3PTVP621WPdl7H/I+iQsuyP758ZWBF/k6+FdDT9czWtdgAGG+1jQg4l
+ETSoz6YLyCz46M5umu4lG0T6Qv6J2xvx9++/8dDx3RLcTi2+AzoUuFLZjjbQejH3
+560VC6pFqF5HEoCv5NvP7eYDDFyZi7recj68VbwB7tQLpGsIQjk+kG1UWvhigIe5
+629SSO3H4uy3SJf11xMneJXUD5URbl7pOyR+yRHuDvaMyJ19iDvTdMpsyY/n9Z0k
+bd+y+TcvkI3GFA0j/EfcdGyjf2EoPYEtn2kXK9FbSYw3jACLDOZw4sF8Z1n17vrR
+Tm8CWzjQoJ1GabR9PnJeqPROcSClfGJeqxH/z1gQ8sBnfcgm45rKmGtzLpxrbA+n
+sQii4/kOhEY9bAHHc+YNpE5p2GTNQEPvWkffv3jOkiSTsk548T+IZ0pN0xfpl1eG
+NFbAz2MP7N8wpcAuCH3GhE+idvhhT5uiXwCr797dcj05NsmNIrwQl7T6TvtkrJPA
+ZQ9dPVn99D74ZqpgLzLz+ppiKI3WO4SzlL7pyVhbPghERHnG8/BZvn7pQNy+2/it
+dAMUYsroQRqzIqHo7V2oyS4HccjSvbIQyS2aJBAdJWYScl1OjHfzyueeEo76E2si
+JSqZpuoX+pTi8iWNL0pSwGQqs2HpE6Jel2t0fjFm0lFe+BcqiqnCMl34AkComCCx
+tgLquf9UPEYc9gL/AwNCAWF7iG7VYqFha0ndfHW4cIJrQDobUDdhyXok7EWOU1GQ
+NNA+GkXNIf68ddSe4iXolNXL8fKWXefLn0HZg5NZ1bemak6IgKtPGrC+8gQcx59/
+cTTf0TH0YCEDoCm5ZminjRbC33cta4seDO4LlmxHyle0dpv8ykP6k8I91w+zNrGS
+Em9LK+rnV+ePSh3trU9Og3aLJfa89oAxPB6XJds/Xd5aD3FKkA0zb4+2qPUUqfLF
+6NZmuWhqA/IyRC7fw6Fr0o5WfdfIA4LRAOhMPF4CJVPp8yiSqkutEj5UXTTW45Jz
+qCMmGn95rZpv2r1tQG9/6XTXe5Id2PkwO7HRt/k9/hg5A0xRZAYnkogO8An1dPTe
+p6Q9TAWdV41XRTcKGmOAnoXvIDsnkH8S+6bBRhuKWMUq2udlpZTI4CExsVSQT76I
+/JGIlVbsmr3eNJDxERP8xr7nhrnNeQ6288L78u8XYx4KjePppv3GSwzCUcmEGiOn
+WS7gERUwAQz01rC4r1S9yoIsMkhADHfPus2DDUZ4pNyGU7gWmHtNbvntuQf+pm+H
+K8AaAvSOIHPO+P0n7sZ7qW5pimf/K/MmNeaY7qv4BAuIEdic1UUkS+HcicABvn/u
+I5DA2jTclIc5H7FjVXojIsdFTyXIL6jG6trgX4iyLJE8xgt8+f51FcNhVp9GANpd
+M8jCc9UYcca+Ir1WWs6/Ej++cawgIERWTJVzHN+UoE4UI6+dIkLtv8lMv5KRHqsX
+8zedZ8g5M8r38dV8/XEXwpmJGZZCWoTbs2I6Af0iBgFYWJCdG6/NpolTRCAGSmFv
+qfRSeMdHrhANePAX8bYXLvKlfTKt2BtSJhvPLtCD5dldvnBvPnA9pN9Lq3kmiiCO
+yGtGM3MeBmOwGqPwRZ7x98ukCN0y8MYSz/1BdkBbYOm8I9H0aDFvi1ilsR0uxuHc
+e4VPSCmAZWJTWx7a6y69dlJbVkeDitwWuiXeR1D2UuLQ0ycoWv/CSHIYLcg6IQik
+JGDa8LgQ/bzgPDSyZkVyH5qbS6ZoiSzIHQ7W1U0e6bZZ7voa3EWyIcjPxKM14iNx
+s4GWf1LQCQi6TJNfv26IkYifMS1jH5yTrEChlmO+EjCcVP1cXK6Vzfi9mFKhc9R1
+mfRm6pAyGOiowf1jmDHXsxDaUYiS4Y9z1R9rDAyizj/dvt1Hqc4mCCbYjhts8K1d
+d4WlqP8T/ILWJQ4d9pbh559R2SBAQQdZ4A7dne1QkTZkea9Dc/I4VEe/Yfvu7jHc
+puhFzmYJm8NdXInBSYlJ6hWlXsmIaUPkzCYQBMdDRefBJqsaQtsyozddUdrI9d+Y
+xPmiFVYgl+YeQj92Le3CVfOMrli7MWP2ui08O5opWP+74PlGqD9kxG/9AewfyNyE
+uXdZ+mOGfVKiXv6QiRdrISTOrI1a+FXaLzL+CizgxDPaA8ejQ+XoNGV04M/UOQMI
+rL1X25t+TwMdybuSBKm8du6t11lFu3J6tfuRG+fYs2CfUZNI1BSrdJLi1nM7itga
+mlaiB+KMAosDSBZJunYuH1NB3zy/ChUrwP4QzjY3mwonRcp9xOiLudNyy/pN26vN
+dhL903aVA795XAGzUVcnHRQRMjHG9PjJQKpknlF3V6HV/R3y+qoCL1/Z2yzjhB2w
+IF61ClRyyLykXBeSejtXyTfVNFsaek0NVzOErAT/9ZOt10NPQqtX99LDmfOAAlf8
+Q8pFQ0kYqXy/avtZ//A3iwauMNZY7qvnTObvcB8IPQqtOJsVgtQ88R8nRPAn5FFl
+9GK2YmqfTtq4qK8z8LOrLlnSM10nNjOU48CRODeRxz/LrNv+qKaCnHFMM0IaGej3
+Evggwup9ZkdHvuhI1z9VE2ahq80O1KENwvKjwomUwbZSx0QmP5Kmjp787rEPC7Nk
+Co1xEheOufp48y2ze320B5/SP1+hTeJzFnkS6O8fq301k5RxLFLRbIfAlaOPI5/f
++XnGsiLYw/0tlf6dxxZ1KJiV2eEfA8gFjsy2XHsAeXHf4xq1LSqVIdEcGcbbJXT/
+AHWqW6ZBrNYtoZxmoeuIzSgOvNMx7L3YWiLbavKUwM1sD4lFpC14VP4lj2X4eW39
+MfC5zAyPUt62jLQM8SVXnuu1VUUYbdMPClarkjAztLINVsOUiJMiGhkb5h/vuLg2
+hFtV4GTfz4xwA+ioGmJ/f5DeCU7BCDP2HzPPbcYpNv12XgTxyRzGngvGzRUincym
+f+/wEkl1JvZPPDA31piTZzLA4ACnpScEfg20OOluBocF5N04BTpzlvp4zRAiMWrW
+o+lhMkUcNeO/P9CVkoFkHloEMcBXby6jDwRkBP0Z754KLfKkWip5kqRgUrmaEyS2
+jAi8FUNfM2/jXB+NgWGNuNSXQQPEufIGvzbKpfPxQlGF/EQco1vJ0L78BW96cH4W
+InGyVNwLdeII6Cnw/N2o57mOSykz3A8CJybyhm/IRpCiq3PWF+dfbMl4yfS5zy9o
+KRWzQFUmznN3FDvpyI/UGtvib6HREdWL5uwm+CTgV2raNV0LawsEzGbYrYm7EFPT
+AINpCSukYmUrtLbSstOaXTqZGHJETEHsvN1wAvvSbaHGtrpIJq3OSTv+rrFmmbNm
+rMehdtnfalwzoMWggH0jJuPhGYJtUZSYQn+0c1WcfqTop8xDac8L6h4nU4JO+pEn
+42if04+npeLQjZcr09PUjtVM/Qwcce8K1wpyGSo1lN4WWn3UmEjFmsTGWkYekpkj
+UOYWnnLAjwlgKdTjPvzuLfmYaPkYPEzPFIw9mWN4xzrGWEVTOrjvoPRzC2nT4S+d
+pZk43W8DeHm5sCrgxOD7P54ZBJTkfPrn2V65IoSTiAJyvYNV8f0Fk8Vdeq+iBoE+
+LLZ/OWKj7hlNXMv9MHO4O/ZHyUXY7eDsOLVAsjIupwQ8JzmTmo/WEO3dnAj31OK1
+K4fbSoNKkY1Eknh7ksdloV19POAYwCYyxwVa0Ljkp8301eNfEFZFJUg1Dy+y4ajJ
+bL+uEMbl0LOcG4z7fvsOSoCVDk/mfsyZ/BwfHbqVZ81HbgKd5xCQa7zbg4zLFw7Z
+4y7bw56Kl8c78He59PajXj5EPubc+pab9Ki7pkcWOxVIEI2UZfxzin0HBUXZlsXo
+f/KVts/mIzK8f94svB1W9AF16zADMQIfQKFvmwElOYWDkVkMwza7UVaQUwvf3I57
+uSCXFVFfVRMXWcr9vFkC3robtCevPGPR1SoGgBzDB+2bLsjau+/ydBS+Kl/cE+uv
+WKkf6J3xe9TiRhXhCiOfmulieN8aXR71GSLKg+iWzNB+lhlw/UQECC1tgpXn2wQ/
+wCfkmuKQ8I/7O0rlapFXlxSQw1ESsE8Sjg3J717GbyU9znXckop/OufWitphQ8Dw
+ea8owuLCO22ViDOwrb4htLJaPZuMBYTY/uLoG9QouJ446ALlaA1n0aFiJ7zjvb69
+9Rj/SI5BKvAULmuzo+Mfp799GyLX3sqmJKIhbMzE03Pg1zBJ9ysd+OpCJDHA1SY1
+1eS+yS/JpwOxMixkHPR0rtw1pFNiQd/ENIKzG7EI8SJUGyGFtiw/cJ5QzOnPw+ji
+cPR0oBNuZ13QNBvVTr3gh2n0J95HcVN1NdhzYokY69a5/evrYfnG06fR2UCvhfVA
+s5j45hbeICuSNBagBGq9rGQzdvhUsK4lV0AkYU0TX/Wb0zkzjxnonlH0CiLOA8bX
+Brajl5/oRPpeMkr2xDNKKGYajtR3iPfay9crq8fn/ci2LrIWx+pDOhlOXG1IgKCp
+TyUpAifdcGcTMV+843wjxjp989hFrYqE6zekgmTuzYvQBUlV5+i59EiIsXQDa1FS
+muxeI/ROC4zbj/EhSOepUTrv2Dys7kRS1/XzNyTPlWqoFTFWowTp4fhdKWkZEaQY
+nbCkv9eviT+jhGudHS/pwTjvoAxfzGmrDhV2NtncHjquqySP952efmIdTCSBMyun
+aTxazU8WTxmFum6kRQrmxSNj/QRGgrtfo1DLJrfLd1WcYq4xPn2TJkyrsi7Ej7iV
+UUOb4b3rOJ3PtmUbrDeV/K3xuxQdHLT2IfNhCPE2LnZMG9NlQe9gwg3UTf11Z5Vc
+bXQbYNjwB5hBrSrhYqi/d0JwXjzak114B54zhTRPomrNkN//D2Fy37h7xL4BdLOa
+wc+0vCa/ipAdfC0pdrHtZME1kAzA9lE/CJE8MS0bh77TljBnp9pbabGJJhuph1pT
+QdAWmkXZ34CS8KiP/CeSV3VTIinzHvCV/7IkTOQwGLeGMbp7cL5VZf+BGIqFHSJI
+rKP2DP6R2ihUsap0oUT/rPObNCJz2NYHMQHvQtlWZ8OnhGY95GRZzHz577NTtnVm
+Gv416dzXrVWZpVuQlEgXhp+i61Bv+3pjr4RCe3JsFaakpAJGFszfpMIl7XhB/RpM
+4eHSTH6MYvtbnkf5uThdiEzNhZi68wQnRHB1OjKYNjkwhTDFvSWRWv4KbfdwW1lR
+njQxoGXgdFENRJmrMCG15EW6wCx/qYEs2IC436/jzYh6SQ9pUpk5T3Tko4sNqBDw
+qiIxB2QFWL6LEdn7oXHeWPwlo9DGzmog9TEyrSgv9S327CMQBgSsK86353pfvQ2Z
+VVDaDm2Jh3qoj2mQTrTnf0plRkTwnoZr4N193ej7OKrVGcogPF69lp9gRgR0WiFC
+ESzcs4OmgPOp7BOpdp7eya028oKyr9oiAmKaBJ43HFkIs3rTCAF7B6h30DZNYrQM
+PRWPeO7a5cFAyTChQQ5QI9hSxZsaSvbSqtqzXIZeTUhpeL+r9CuH1nM7t7j8oS13
+0dVPDNIQZ7mZvgPZPjlRCTel5+BrrSv/JoGPFuN7K+HJvpz/sKcdIW0IHb28dKp3
+Irsnuk2CUh/8T+sIAFVXLdiyahMcsRC828yKDFSwt0KHlZJ1Rf1vVehhvRC0HUXh
+T1Irdz55ovKIhWZYqIFk9l5tlnWtiiCBZhSJs0sgOxX0D6v+0JTlzw6nmOahdyeF
+6j/o+GLpnwJtRPGu7Nl0ZIJu16j21ueLtZ43V8b0gFziHPOIx3+Gm9KceQzhs1Pn
+6pwlVYhPhOT/vxtPgpfuvbDnuV1xmrc5rQ3b0Sa6RzFObe/P+kjkrdeu5Pw01KSx
+J7UfYFAsLT1tXxkI/naSA0OlRtdVkBEagyPjQ0eDKlATSy0aSF1gZvZsQrJuP+/V
+K+xU3V/idfJrSaSOH7TrTn8ShPcS3ajt0E95gKuq8R6hNRcba0p8IXKPnhErjO8l
+/4Z48glG6mwcSNi4w+ok/HO5Hls3ITqy509VMHJbi62bSvuaDGX7R+1ehI63GBlM
+Qd7fQLdWSFENPaAsooBnpMysf/1mOoZKE9qISuH8ps3RPS6EcUaoEVY/8Gd8C0rP
+0O8a2wJQ+abZBWFIxdtFSblxBDFeIbEEm/Lvd3JHsG5/J8y9HkcveOC0OwcgjnmC
+7bS90NKOBbGFFNXKo0amP7mBcc9AldjR+cStSmKf+2RATt5aXIESbGM175xU2qvw
+el+c6hbq6mfLjWqhDdDvZ0vlo3Ck6VJxTqbqy5SA5Eq5o0/GrXdzQKPeOR4oLkqp
+EiXdChules0BgD7lwxzme8zCyV2JI3KpZxrN5V42qGAu7sZDf+I303AzUwrbioW5
+8v/Q8X840YWKLD6fWy72QmEJOtocOhK70oQ3TR19ELrnUctU+mzcX4/hxqPai9Ae
+a4IBTX4iIHUhfEL6nVQL0BeURLzap2l0aaFda3tVhVv+0mZ/azqkuMQ4fZsLyEhq
+oo1izDMQ8RmFf+URbAEw5KBpruM6/1or7zb6NrzvSEhPapekJOVtYkyVAjfmxhK9
+svx/uFEZJBukEQ2/CIKUNc2UZonh29RijisB1v0f/yRGnmat5REMFspcMRchJ7N5
+U8gFQpFKQoeF+Zi8gS4HfI5YtBfVgajiNFI1Qnoz6mdqhFlkyIj6R5FMf1NkgdL/
+kddqhOai1sx5kdSfGb9US1yrFJp1cgFdhPXjY0LeZi+YB5ZMOjmmvdfYy0sg9JLS
+yLUtiuAiBqO78rxMU2CNmWccBj/x2x6lDUl3XPhRnJGjmZJPAvDc2/uuDjc1/r1i
+zwFAzLsD/12pXmh2K/GJ6FdN1LEj+y1zvm9s/WarNfeLmzYI9+TVxRtEbi8lnnZ5
+ep6Il7HLdXBKMb5mDUkqYBMUJawzJX6V+dbHvDYqIcyuPgVOIaO/bO3T0EhO4f65
+7UNLRdkkHtnoqqe/mwoJ85q6oFHD69JAz7M5fcVzZz05InFcHNJghCB/DoJwnYCr
+BEvNnsG0XQ3oEJDq5XdOx6boJsGK914QvrKNDA71Nyxs7vijCbsgy0yzj23ZDQMu
+U1MvP7LJ0yDeymVW+vra+nLyLUBCwyviAkJXt1bvtibSqk1S2FqusFeBrg1FhP2E
+Ch1wvxpEDBZJ3s77EKKfy8+q9IcRTfimqeyXunbTVOFdkQ+LBLYyr5asvwPtePu1
+6g67xEd+qgMAq4VU7lbgAeSg+qoWOqMXo3uaOqJFVKmOmMj5tYopx7oH2tSpPG9f
+TUx0RB4zSk5OuQr/e3I79VcsS6P4Rtb1zYh61MqOli3rVLgw/F/mJoMkkuBS00Ws
+oZx/21Pod+vJHPEM6ZThWVO2VFLztKW5zkq81t3m4BvGVPTcaGnMrVriHHJY8AFe
+OsUpH3swGoM/lXNXCKk2X4AiEUuYCcLpkDTzI1VTFM19QVzcG59RMHroCjncJEbT
+g4V/yh85oo/D71i5vxWCaRIDgY4ESTW5g0SFY4C+0UnJqKuzfoFFNEN2BsPuOx7g
+N1eFmyrz5sz9NQKaUNYwNXjcwrE+baUtjbwEbiWMMGd+myBXdxVv1BYuCgYsc761
+6mm4jPB6p8pgUrKhPmy95KoWBJIrsX5sKs2g4w4z1MstTP2zKwOhlImkHSPh1dUi
+x6jWyVPTvrZyAcFvHiJ1mRnE1HEeJ+rAhwJdb9Dx75HDVMqY4YWbhPCoXaEuYUjn
+z+SpDQRKc9jajweXLSnv4BcZ1vOwFX8JPXrT92vS629m6iLONOjJFKpT1cMW5S8c
+Cy/JkOCyUcGzgk7BYodfpYRw+RCC255x0U/cmwQ4ihMsFKZFsHxrpkKSDVDztBkf
+/eilG9Mc1WLDQ56sOCrHEmU1c4UvHDy1dVXJety5yoZWNn5u9NckzWJLvWCQxH2Z
+Y9l6jBHFHZS+eF7BSs+03wx90BcatyZ1LZiwDeRfeD6c9No/A9b77VGecKBJfzqO
+blbVV+7DpnZN8eiMxdJtqCvKh7HahomWWEW5VYaGOv4eD7C7Ow0j2Qt8TfIlmM0c
+hmrCWNVfUL0t+trASBrmvLpZgIhxGDon8YMS//iJ4KhUaCDNsMm97N+I8Bj+1xNo
+qVH1X+phrAqsH+du5c97HtiyeMKBcqEnJ0hiFrdBk2amVXMGI/faiF7VHfLVZkqg
+oinwqMBCaCVnfDpY1EAT1KJ/R/KS375kq8tKKTPL6T8MFkHDUdMAin2CEIgK2Auu
+V9Ieol2U3cbZq/ZHgu7lNJy2yWyY9dKHgvNo1VP8YO/xMw4J4WbUwoCLLD34mxqz
+GwLiZ6AYihVG78rbcj4gqCDLaE0yyWLxr8vI1GF7II1JFbOdX+HkMYkcL6fm8ipe
+KRhFS9SF8tb+TG11yYgYKBsHBquAMGDd3sDyY/gYwUSRliTzDkBX8Jcvf2nctIx4
+AFN9KsKwYScsRHQvLh5/CM3WmxH83JZPMMSuKP4hjhQ7oBqvBGvoG8V2BY740Vs5
+mep2DBDb6s0RI2FWEzoTTrJlUF6tVWgJ3SNIdmBBE0OoxahW4xrH5pjaH0HLek/I
+nJ6oLQNNJkl4NU/PkZKP+jC1dLSvJmu2XxiNCDsvcjiiQDqIByp7Fo/iRaVOPzYy
+aXU/qxaeP/XjEKk6WlvRoUOrf3SWHZ41Tyo+XtieSbi1oE+tMIZQGm3NXVi6OgFk
+GiHTwEpgyI1QSgNeFRwlftOby9YEqMDTw4zI5E1/2u3yMGB+QM3tZfVH94CcJsat
+mR5FxpKRVOrkR21JK3s9/owSmAB8BL9ZOLpvPhzJrhP36dHQXrMu6LTaE8Pk5BUt
+6oD4FR7ommT4Wkz/XUydM7cJHHP6OURcu00akJ6ud0y8533qXmX9TDprJFPeH7lL
+CrnX+fF+hDNB1/taHWm/a7AW77qjQF0GPFmqujQFtz9z84iCJonuU2xhpkVBWATo
+3DzOqN/PeZut9NXjg/r1EDyMMw//x0EikSR4u6brOVbmt5ReO267ECbOlbT1hraG
+6EPd3znwQ8HV/cnVP1EK/IyusIyd/ej4+oA2HLhbAWGYa+bscZsp9lhTI4UVKXfI
+DOnr8Xke33QeajmdA/H8QOYI+jgoZ9S8wXaXi2vO5ajjHZZ9h7KSS2gXvMRG0dor
+Dyz3AfJergnCwpmMnoGdvfIU9AqTdEyV8Mfwczs9jHmoSA8EegjiGTxOgpN3wNmR
+ytKr1NcOsjqalkMRf6OM445mgoS+nyHOjfT6ohry+kDrQzfJxFn71T+AP61gSgd9
+T6W27rEW0JlSOEDtgZ4a46AjNLFF2/QQTxqGlcCDA/H9wPIKzqKaTeZbywFf6Ezt
+Js5k9jgdu70DoZ0NPB6ydLxZtlQbkPPQblQ1LSGMN1C1okxGgnXYMmMVqrxTSwVb
+qluOfwq9ZrVAGRPMEt/c4uYqrHfFynYkMC7Pi894BDG07tEc23g3ZGaXhKM0b1bb
+UthsD0VO7EmyENemBnMdMJt1wK3RQEY6ImlQiBE3Cc0hUqDomFYC5yxyagd+cQxB
+ocIeCCUVrsiipUYCGm3HSaPuMbmkPVPEp40iDIOmOJWYXCD8igxgaVgf692Dd/J3
+O8cdgou+cIx8PnCnMe78u5+HIMfi6IWrGm+jRB+iwMFZl8ZnpdMn7llP4XQWjs7O
+FBOE7E3jfckr40G12rxwmM3AHtCvTuX9+tOzZqTbXV46uH34xy6ucvHKva4ssADM
+VisV9XLZi5LmPlhgA7ujGLTTI0scuZ1dW7NTUFtGIA+hzN/HGAL/6aqBsqBefVD9
+eqHMEE5GweMYx78qIs7Jhs9yqpaWvLMiek5fb302uMbXwrHIY8D7SvJf2/rm0/EK
+WSlT0ujBIHxyTii1Cwcch6j8qeVdw3UI5jm9PueXH4xFKYz0nv6tSeojerAGK6zF
+gH4fFwSKoUz1b1EotwpHs8Gqdv1B/6YNPoIfNVgg/f8OGHfw7JN29ecwxrfMxYWA
+KBeQYOD81JmH/DPb3ignzS5CSY1iUQ0II17M4hdVv3IAM9bI/OX51YIEXjIWFyaj
+fC21dwvB5A/frL2e+sGBB26x88Vw60eYmVkI8tWT8rjdkxE/P+OCwMJXQz2GvLgW
+jBC5hzOFHoWi0fsET9B+Cu5uDWuw8vDHbc1iEsahoawDCDk5V+v0nRH8W45r9zXN
+MAj8EdctSig5xF3nFi0hP5KUUWern+zE9UhBgDeF92TE9XzVqWf0WRu4+nHdGdNC
+7tVY7R8WJyQkgdenvrjP752txN2kvpXwe/WvvTPc/11PEXV8o7F2SRxCgDmX/HgD
+0V7aWn+4ou9cfGMNlbKo1iD4NrTnyUbjr3gDUGwXXjKr5vtpU06REpyF/Nk36a8H
+Xl7aaB+k+6hkj+zinbGcFfaKUHc81zhtOBgsQ3zObVCZKDzLE/ElU2puGrXdOYuR
+wyvXEHiuZ3kzPasn+vLI2QKjDHmJAWVqZEV7RDd4kxWb8Hc/vJjQuziKhOGbk/TI
+4bZecCvVXGIvA4g7hM/f0wVB8DGMBBko3hhfdszHCdx+QOEqfcDh9A8i2Cwj3vu4
+foQhPOt9QvcZInTnvE/FrAuwKQ/+BKwb6X4/7gWYqxvcItwjr9jpbvwFzmBh+fWG
+tb4m04H5m8Wssp+aecWIZKO5pMH8oASxUd9WhSoRfiG5ejbyGuBDomXGF3sONaOV
+e6FUz9vW1YWn4Em03BlamHIr7wmUJ6IKXgf8Ef1YxQQnmxQ1/7uDb9KNy4YS37TR
+e3AXL8cJPlcS0lBLEv52AAXytFnl5VlBCWQixE3okBGEpy1sPZSrX3UTzgBgmTOb
+1x9zCC4xkP1RppvwAsIGQwOFb+eJQgedlgPhesmf4zQMuM+tfqfMICzYOLVrSs9K
+CLGOArpIou+7DOaZwzXiGMZG5K7KBmQBky6LKFs4A9HOtgVm/YB++Pea8bVvLLkn
+1Axycymmfz9/P0yUqq9eHjnTTBF/s0mLplc0WFkkdm2AKhzxc93APyJD9WJx9J1L
+XUXKwFqLPc+rI7zDujR+RrpRJWPWXMMqWZ9eDvBfOYzLiOm0Z4UNrixg+6vVKLQ8
+O6cW2VaE8CMvzcQC7fFE2y1p97KHHwxKaHAKuef2SO9sz7I5o96G0cZZbZ98cyFs
+sF0pnOH5QcwAz7wH0/q5s7xh21QUXva1ZJ2jlr2KDVd6BVS81nNuGG0WnGiBpHqg
+THBuRBM8IBoH/i1JrSUDmjYZpZcPYSSvz3Nv2ZPiLMARfSTHSqOnKrSa+Jg92v9l
+RO4DN/LfTS18nuxdTyf900L/hxupcK+nt+4rUxbM86cabGmqqUoPYxGnvQVrpwSQ
+7lFJ1z+WISMaPrs+pZm1qPfJV45P021zd/Rs4PbAB+DJeSlGqoY7mlgfIGcl6cCN
+DebKXrgY7iCm9BuEs3ygEYsDBZ55DdOaNGJ2xUfUo41V3C++jUYNoYiH3p8fgdvw
+rj+Km0ofqhkdDB21LBL4m4livnmChwfTNmH/oKaqukW5WW35ydFkXxWLX7sEbiir
+RDkYrMkLzV0WUtbNlHtO4OyCjuoMn+G6Ymawhw1YvfraDoshKt3V0LwLvUNW39NQ
+PqNo6IQ4Z3Lu3UYyKDKbFnqKOArg2BpQ9POeonF2adr+sjCbx6SoqCUUF7/BLQ4l
+5X5oT2OMOckUXV30Rj0mrcWjs1X7sIvgeM8/Zz4fHcr/ht3jUImdhkMA2mQ9Mc2b
+YdOjCgy2GzHMlHTqEgr8Hzdu2JjURiaDi/caRRdQ58isej1d0vzodiHEaNX7Z3G0
+9e+TpUmfTeVOZ3gOgWldGpt8IvZQOGrfuZ5R1TBuPWlosYMI3+Q0elPQsG3acadW
+Kf9J7hK08DkEHZJHQUM9V9oWSvlY7c1tAuMUjDA4/nFFAM5AMl9cq227vUWvanNc
+2TEM4C3lUSEAbf0CtQe2ThtumBlwbxwZykJVC1UeC91YfbstlHZOgM74G1nX7/cJ
+Mwe/ymqHAe8/NHfY6hxv38+AjL+O3VHsha9Bv0VHSC9iIXczAVGc0grFTzPaUV18
+bji5J2g4uB51oM8Jx011X2nSt0/EAM9lzMwFa2/SlZN8wzGSLgifTumcAugflkKt
+b3mCjceukAlTTrGP4nw32aea3VyNWZ2KRNad7sjf9SioiZO0aGip8ueBaPTLxjpQ
+LmeDrACf9Q2PceHdaYsCV/reLrZlkYvpJpLQ6tu/bW9sBrYtqCUAeuYpDvxrv6Ll
+HU0UjPssLrP8NXrzvgvL6yPyGhgqhhwTc2oTlMoM6r8LYy9gFAEFJvxFSwmeH8kP
++Y59kUbU9lF+x7vQiY6HgMSKfh5MCPZ1OfTi+Vm4BdAtK4ZpK8tPDVrRZNOiUkMK
+XomPgmq10doKKimD3GiSTjzlWhwC1k6smMngSMIKiAGmZ2mJfIDRk37xKvbdxkLZ
+I26WkqLZP1YWOSthQ6cblfpV4yARpwUwG2TThwDDEoXJdlu/sq3Ec8UP24McA8Kz
+QXNaTUVDTMlwT9n+j0mHm3ZazUUEcAwPtePcQ0w3p+Ag+nq2XmesJEqx30Thsqs+
+CxqXdp4JTMHFAah5ILurO4aJK1klyiMCLEfGB4no2dCMpZLGRWRpptMURZzLQhj8
+xczbxNWBLiO/C7tJQFmcdgkA/VCuWltBbIG31rXfkR5PTR5szlRaysA4s2g+KeYi
+RcP0Y2Yxs94ZbHnJqXzitoAX0/cBotg4zgRW33UGks/iLYNOOIunmOh2atDrSgLa
+k+8YhGtlHhKWdpQLpLIsgh9VPec1G1GnLwgAWbolUciOivC+rmzcTMzxGs4ZXWys
+nqITIvvZcXqosio0IkZJ4cCFAQtolJYVxNVmvr/YHYrW7vStvUDl3bGPIJyz1RKm
+6OCSSEYheKSQy+COBoB1RfNu/oyH0EMOF61aKiuw9YaBVAoE+SNvu60766J/V0iA
+T1ZlDMc8hezRpv3XIoBRjQPbeuCYb8bdm7TVNA/JL7y9VET2tlDEDpA49rSpH7er
+GL3B7GDDFppNodJjnFKy2gDlFAEnrHJlMWJ6RoKpOYA9DGeBTEhvYF9/Sv2yf5fd
+57JZX+oVwY5GgGkEw57fEw6c3CHruL8F4p0ibkLdeIds4xdJ9lYaMGfABk9kX2zR
+UFOKLXUYLkEsQKIacPOUZ4j3/qe+/QrtuGYVsXUweH06517vbUK/QrwOvMLeJ0YW
+i6Fwk59sMOwcEjolQiIngwjA3UtyukBVZCpmppPR/iVlSUwPa1QfxzMeqCzMx8og
+dy6PF+Z7VUB7U6T9rYLJ4+m/95BaHu8knhzKV3fW3naAjAlKBkQDKL/adFpIy/Zu
+Qi8UljZ1LLF9AhaXpFkv8+XKd+jUpI7yzs9xXNstdWC6nKCVGfz2IvRT9k7hM9fv
+H3sTyJwMPxHHXsCV3Qyksu4/2xBd9OULeVQRrpm+Ksfz790a287smbjG+Dzya1vF
+jV8FoPVplhN7Y3wHJmKyeeRvLJcwO+lowC+EJoKJz53C16HUskvNhVntHf0qTD+s
+EJZErWjpa8M4XdXz2j7M2hMNL+j4gxzZ6P0RLPNTIMEU+yR/5iz1snTIhbSh69Lo
+fif+Xk+TR2hnl1Z0NhVRZsZRQLpYP3ck1/PnGQYNX42Kn1nNg59JJ/HP4WM/ZoQ0
+rqWHEiviLBhCV3kEbiQWXqk5Vyrsrjspm2K33rIcXpW88uGnG4ZxKvwLiws4Zyfe
+faiO1mkoZ36G658yUsui6WRwX5VjGhXl73tp/Qnkp//g6TJrjXSk8Bmcnk9egMHP
+MCXuN5FnfMFbR0BSkc8D4LK1wxJ1Ktb5iu5GSM6O6lF0UKpUVbPawhKgGXfdkUy6
+8OEu7K5pDfDBYcOV80fFhwzseIwIAzyvXz738jhic2KJOTp75FWTCE2hvsA59FFB
+o4HBrXG8quTS7I0E9EjpR+VlePGtThunphrjiaRp/mxJo7yrgZQSTTnm6byEgzMU
+neBSaqT5uawio5l1rn8T2i4Be5NZ6T7pdqdDn3iT53042h3TKse2+jXUmebKLBCk
+pOImOnSsYJaxCfHCx2BWHkIWSmcwAtWtptkImeC4FlrZAQ8ZzzxO9/p0SvRfl76E
+xl04LSor3gxwUdcHiZyAZJBTzPByAtd/QJNphhTYV5xw9ZvY3W+WyQgmXk1c0UeG
+yjsU0NrZeSi3SxhSugIyUzFWHk+H+4wdxcZh4sZbWQww0N3ursveFFiVS9hB1Xnk
+z1VwXA0TpILPVJKFe2tFWpOStR8hMEVn/RBHiInnGKflthzX2GOMBTJYKmoKjKS8
+rFC5tpd0A26v9JLIQRJS2K+G+RQz2XlLyI08hnImvOzuiGJonZkcuCtqe8H8f1BC
+eFkRoyQVfub9Mj8pQEkTF7jd2f3hkcxeK3QoX2CgakRYoa04j7wb2ojZbjV61UUh
+X3XSDv3Pqi8sl0ZJhADTVLOsI65k2LFcWyDaKKaheaDFnV1svHc0lCDc1eyRfVeJ
+rci6+tmj01pI4LdRl/fU9jVfzQ6y+hZE3cGcF+S4VIAbMpsbZ9U5ZLvsX2In4gwT
+8e3nj9HLJ8zdsxaXLSBMW4JYJlJk0XJz+GIUTE3I3u4TJc5X39j+j957Vvdnjr9m
+RLbWcYKfHQojRDd2CpfopAoUjGFJMbYQzXptY1lWvv0Dh0NWoP5JVLOniwmq7hP6
++ldVT3DhMR8gY7eQqW5B30cUN29viswD0KJNTSt1yNInaS2IdctvPuhEsX9vbF/x
+9pNr5y7Ll4WRVpfuCP5YmQY2uMOTJbG7kFBqKdlQWmEumPxdTrvOultNVU80hJpN
+oShUzCGs/v5iqVEPs2u0TUI8WeZz8x7Lk9ZR0TEpotf6trEGtmOyOiTlJZsmkChL
+y6CvpIVPZJY2qQ0OM/Adv9m61/jesbWVi0imcxeyIgnN7oM+5kt5i5jnE07R75su
+GqltoWTI+RJ1SLtVJEQQWcrJM0Y/xC0FnM6cxgkAePC1rD0sXeHaSsJLQ1w+H0Cq
+fe6Q7uBgiQZc7PsvAZb7Qyx3mODpJ1tAWpg+AWGeAsx/NNBsCNIYkpX4H0zVUyBN
+r90WIMS6nUMtPrM0s//vDM755jc/7q5B8D1os5zPRcl41Ar7IHLTa3t/+y93esfq
+nmWsCuS6DwJDW/V3EQ0eL6nJ1TiX/8EnLeDoeAbAdQKafp4jPUloBl1qnlPwuC9p
+YVVDqJDhp+y37Mg5bdPHD0GC5zlbj7bQdBbs1gSbQaQpXhNfDb6Ba413rPk3VNvI
+`pragma protect end_protected
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_eth_address_inserter/mentor/altera_eth_address_inserter.v b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_eth_address_inserter/mentor/altera_eth_address_inserter.v
new file mode 100644
index 0000000000..8fe52cc5da
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_eth_address_inserter/mentor/altera_eth_address_inserter.v
@@ -0,0 +1,572 @@
+// Copyright (C) Altera Corporation. All rights reserved.
+// This simulation model contains highly confidential and
+// proprietary information of Altera and is being provided
+// in accordance with and subject to the protections of the
+// applicable Altera Program License Subscription Agreement
+// which governs its use and disclosure. Your use of Altera
+// Corporation's design tools, logic functions and other
+// software and tools, and its AMPP partner logic functions,
+// and any output files any of the foregoing (including device
+// programming or simulation files), and any associated
+// documentation or information are expressly subject to the
+// terms and conditions of the Altera Program License Subscription
+// Agreement, Altera MegaCore Function License Agreement, or other
+// applicable license agreement, including, without limitation,
+// that your use is for the sole purpose of simulating designs
+// for use exclusively in logic devices manufactured by Altera and sold
+// by Altera or its authorized distributors. Please refer to the
+// applicable agreement for further details. Altera products and
+// services are protected under numerous U.S. and foreign patents,
+// maskwork rights, copyrights and other intellectual property laws.
+// Altera assumes no responsibility or liability arising out of the
+// application or use of this simulation model.
+// ACDS 11.1sp2 linux32 Build 259 01/26/2012
+// encrypted_file_type : mentor_tagged
+`pragma protect begin_protected
+`pragma protect version = 1
+`pragma protect encrypt_agent = "Model Technology", encrypt_agent_info = "6.6c"
+`pragma protect author = "Altera"
+`pragma protect data_method = "aes128-cbc"
+`pragma protect key_keyowner = "MTI" , key_keyname = "MGC-DVT-MTI" , key_method = "rsa"
+`pragma protect key_block encoding = (enctype = "base64", line_length = 64, bytes = 128)
+mw4Vpnd0xxlZFq7SRzciDnR/XEI9pAPCP60CwQiUP2VlTA3LwQytSsq7n+M48Jzo
+kP2Nl1TBhIZmGUzfSNs0ayrgnB3mDUSObo1xK5fb0ZI8ZtuelHxlR1lOm8fqTSCI
+Pu5pvpb202Vp8171lRowYDRJHaay5M+7Ou3/jkXYTyE=
+`pragma protect data_block encoding = (enctype = "base64", line_length = 64, bytes = 25696)
+QqSTyvzLhFHsBaNjW6P7c82O5ZbZ4RhWaIUwSWFssaGqAZJ9+UqgP0V+b/BqCrvH
+KIzXBU1UXVjoR9nLmipl/podLb92hjdLTihFdjO9I/pzU0I6fUeeMhSEtcE/xOHH
+xwq73525EtQ6uWA2iphytI1EAENDjbx9xJCvsjzpB+i7XFqBfJdvXyCjWntEMsGi
+Pi9PnK99+kvZuwlxTbNv49aeDBJH+ICFuAsF2tWZfL+U5MFdAM2hUMLg82CojgGo
+qwGxdynnUb/Fx43yhkpB2kgCkOXo9mOOhp+ItiNe0zq0OJnpNlc8Qs6PO0lsJwl/
+ltdPzMJ/LDixWDSvQoBW9SuagI0geRSsBZAOTRSzdT3b+qpaHJFxSw+p/1wX040e
+yAZiTJEhVs/DYrqsjnunhCk2QA4kqIizM3UuTi3bXrlN9EGRMe2KfOr02+EQqmpN
+PziLR6CmV5RmPyeTEJNdYp5LR0EUyoCOoN0Y27Z3Ymnxn2Jq8GuNb+D+iDftdZLM
+SlcX1rt5fULUWBcheKzwC2YY5rZo16X3Bnx8rwvIWDuC7twVUOKxh2GcszL6YGjA
+Y7zq2qZ/qMgLGp0Bg06qNkBJEZ9S9dfOk4pnAO3GWk69lUoQoMhs3Y/tIwL4KAQ1
+mlotKIn5jv1vyNK+dstmfmZXuljF9GPtXsOVsjQxaJg6Jtazoigz1JEDkjg1HBwl
+T9Prm2kc05FJMqrdlKErqmJ94fNk3TIT7f6toKiX7Krj5pPDjR86vqob8722RLqB
+TXlK91gMU+usp/bNQNp5KXCL59wB0cIrHGOePpORHtXKM0WFzk/7c8qC+5cjKT7d
+0MwiJz1Z4d/ARxkDsGMhDhbSvJ9m9+ZdSgOPvvp3ZkMQqMWTUyT8mUZnNtplgjTd
+2JwmfcdYwDXIR2nXF65GEeDznq0OTIScjC6jDEwVHdPgusvkt6+CJZV/45TIDSTZ
+A/vLZsx/plh2ri2unvka8GaUoxP1bn2za8NnEpTf7UPmG44Ge2NoNCxrOTtrQ9qt
+UbH7gMCfHLqVSknSC0qvQKYwy+hE3syud5qppYnw1IERTTpo1pAMQroQBca9NfGE
+0oUygd0a59cfOQyboeJ9DcRE9sgVms3ZtT6pOLHBzgsB7afC2c8UINynpJImI5JH
+eotCfqHMGWFKGGTHbXQRedNmih+hUhyKfyF1E8zweTIPqxuJGPthLf2yjXjT9KRb
+0aR56IrtBotrPS39vtO9L5Zhk2+j1CiShLoowmZPYIutLVLeZotTtnfNEgrJYMXM
+lPAt39FmTnHC2aY1Uqc4DCdaFepD+qfYlIy42GhNi9i/91FIjIG50VUVKoA3EI3a
+TdDcfy8ltSWV51nr6QpGiBnGnZwEFJas80iSb8UiTYWXtsFRLJabj2pv8egGpJmM
+1woxnED5uvTyIJFd2e87QdQfyJ1okfEm3q23pai8plemhABSNHplIB72vvZpgmBH
+ioA7k6ztYTkPWG0dy8KhSdZkdfAa92cpBsR0Wgv1m0sOAOk11SirKx3xjrsStZIj
+MYbNVR/7UhOmojf/CBVlqIUNjJTE+gW7BgjTwHtXse0TaR+AQ0YVbf6EgOwvHfqH
+VL+tnp9yNg0p8lRDIPB6nuTAt6RRfRsIaVk8hgoNkaaMvpXSvRAZdEnBi1vktNek
+y5N/y6HGr6QBuZqFMJ56KcRKwcU3VANlgP1oRSH8w7CxzFs3Ea/vuFrn08qFqP7T
+PqekQqQUO1iRTR3/57dvXSMIkGpzwtvDy4jV0C9STIrDUhlgIHKLAhCiCthFZhh6
+6XUUSNHsG1Tw55Sha+ba9CD5Y7QhpIcyBqNVmX9ygv95Sh6ascOejIZZHJVv9KH9
+kdldGajzyqpWH90e3VHG4gLwQXlZKe4jgG3P/GHFHsXiY8/MUmgIpPgGKmClInAx
+mG3R6BU/uZpiYscK85jpGT2dIzNz06p2LjRuYdFyY1aCO4da44aN9LYnS3wCyFyL
+De7VJaKLPwiilYD9K4fbGMbSZCt5DqeZvBtMOAEHHl8/7vBujFoe34OVZhvPbbAf
+PBy7t+oQyHceO8EzVfIAPh113hrPu8N3a3bA/Fiz3h1LE4TDssz0Bmi8m2vm7NkM
+Y5epdzeE5koOippc1XvI9XKGomaVfZ5TFbgPT1vG95QPq7MtgVa/I2LOPpJTb2ni
+FWOA9A69Iu8G8bvYuh3/CD6vCJPazBeUiJtmvaTx1GaArNznYWYzh0JclJTb8D7Z
+PJBqcrL5TZHqMmOjM5auOAMPwbRA2Ywcjc7Z2TW34NEbaIJL/lxCv7CrpIBDPBb6
+I1Fd0QLq/KFPLfbtwYPSYo7VaFHzMclbCk4uAbt8hTR20fy4D6eRJSGuLa91Ytdb
+TmRZSV6tfu3j1ObVzxvblo2AYZtqMCWVRhKwUK9Zo8vqUCuMKwYSrHpgEB9lKUUJ
+NGJcgtc7C4/mJBpbR2NkhNlrrz0f4w2HxO9w8Z9iHFvxOypq3KLkrbye8N0zWfc4
+HmUSsBJpSJGfMXh2jHSGkVVduhEptUsLtWlXXd0WHGNRSYcb5jOM/UgWAl8ipgEp
+W3Oahm1L18OAgKbfeJ60DD6bsBS7u1gJ4YM8Cyt/lGOU4xQUqMbH6smEm/LXCGtd
+D3f/JiYXGtN1PxLryXZ+tdOZrvixbO5uxw5FF7pRibN/RacxUa9IAo7t51Cs93r/
+BZGBZI12HWRLvBvrGDw3m2rVq7kdGWLXr4pZOf/OlW2X897+d/nh6bk6a8GpR4tj
+9cTD1Q6v268wU0g0izwjv9IPTsv0mkuBs85Qm3Sg3g3YsU0ntfDCrAI4hyI4aDbX
+Sv5d7L+VIaUP7zZ7Zru8xLNU6DzVX5ij2G5LpUF7Ztkh64dTO9T3VSzbCW4QmDon
+m7LtSFDC3EFMRG/y/KLUB/HITCqn/a2NRGTEbFj/OIh8VLQFSZOgPNbcwAj5IuV1
+oThoQN/a3DMx4gS7eFzdpT1XS+gFwgyyD3/qxKcC5nmSCd1ZR3gSSqH29CVrkZXZ
+dueYhB7zUToJzHiaWtJlt9IOf2AjZkyla4Z5zpJ83pEGQ6AuxmXEFITW1qNpZCsj
+vgsjZ58E86V58YG0/cJE8r9+npLbA/LNrD0xZjyj4SysMGDT0BVPpTqRdANp+GyD
+RKVTn62JDxgqWbJSYaEnbA9kza9+HxsiGhlaAFG+UI6GaZxNKJ4N4xjx6fxdX8HX
+B5+AMzRPFocssVQWrc1BnF9TmQ/5KkhUyFAmoSynIWrLGm5UToiRJJSZtxmcoKR6
+X50iDF6DzyYX2ZrgFDdUFQfwPQqNqmwwRjjSK8mZ4Lc35l+3fUI3+1OmS1TOMotq
+nvJVA+rNi2y/Xp5Mhyq16QHPa3HAyzNZTLnofo9T6cV2J1+ih7CMD8LSu9so7Wj+
++kEplo3pEvMISbKlYBd18TB76djsllJwhlNQff4tZRsxw4k3VLiceEgSH7BFJBdD
+QEDV9tk223tQW75LDQ9SHhxQiAdK9TB1GfiyaEHvTq4gzL3LE8le4fEHclww9Fvg
+LhDGdmHJp4S9IEMFjRoFw/wf+vjXmaPa1V0G8tieEQO5LOFepVPO5faPhft5ZPIG
+JSlKv7zpyOQH43LepZVwmFOH2GxcSIKHiWRbyiOA2HjyYCkYKto+w+cTIf1XmfQ5
+Jbwd31rdAC4C43FlaGUoTl+8xh4vm9evSoo8H98aqA4HZdUwK74TISX6io20J8Vf
+1fCL1ci6dFnXZupuEXw3UbE3hK8/FmKLr/JnQ7BGD9cYdBXHnzEGSkskpDa2ClTi
++/FFibzuh2hfmoCZSZs/fq0Sivz0SAMfqQ3FnP1FoxIpvLh/Gfbtdt+np4IX8jMr
+izWGs7c4y/qrrSyDsiVXhXQHGO5uJrK4/Lrxx3ktXkpBElvpk40Q/EoZdIh/8yDt
+X6DUrPgpyAxN/6KmlHOr+vtatkF9nxV3Ty2NH+gj2ErbitDyaaAy1AFNubYof4kJ
+P76Zrhws82XAQNPYYovhI5Oz0syfLqfM3QWG5boffjxt4K1dsxuphfzwhZNb5+Ad
+MWFfjndJkILKE0kr6rCzjrBFIkIQsvWNo3KcaopGRgXSfy6cInBE1Nr0KHChOp06
+ePY1SwCV3puZw3ItU7bGyfLxwW7w1bvBTZi0wmQeAqNLlJ2UeXBQ+VLHhxcKDIoG
+wqIDudkytgXtRiFELpUD5Gg4/xYO2778IGHSBy27k1GKeJkS6JyWqrb4C5nkOK+R
+mjqfyur5hJrXeFsnVjNi77NNuykukfD1LcLT77BNN4t9ZkBt6yp405TFcHDBgHHV
+JGGv2O4ZJM/Anio/XEfHgFAyJ055FBKGdvnd8CNH55YQ04seq7vtcC3DLPdKbRCx
+i/A4IVBxwFyRnni44vPD2VjK3becaoOsCxSn3r6uUel+5uIzRjbXNRiONtzZo/H/
+/QNLOWTeCr4hCPnwH4KOCi/R9RByxPAagK06xVcuO0LmTsSHAhiqERa/4q0jYm9G
+Rfqk80VKo5uwnLvx0FqTfSsMhlpYMESnFfBbO0pRln7FvCUD4nVVvhuSqu49/EjP
+s0gTcefb0jF4MFjVHJt1xQRyOPtAtPl7gBfb0XBAzs7p3PPO9LEq2G5JbTKtd5Tz
+BeaJKQPUXOU2IofxSD7g5acliPkzT004KaPtX9h4afhjAtqS0bifbL3QwSXviQRM
+kpfFBrg/rS6v2o1dw1mMz/A9Wb9gZcya+fl5vs1De9XGpTsfxL7P3NEBR9Ny5HDA
+NmKn5NZMTjFcHZB/FDMEKu5TBEQJiqTnmPjdl9I2rIt/ArFMndH4RbN8kjT8UOht
+dpWaRge5u6Dh8N8xA0Sqp9Oe3mThgq7s66fZjirS9BV7uMOiKPk+S5BWCD/dMPtm
+xNAu6n/lZ9irCY3Rqewe+tPML+CvU3FX1UVPwchtGv+lllrLCSzpeNO31qE+/uTb
+S0L8VVJPSPkvoeamzmvKvwtt/b9apC3Y49gBX0gfaa6OLFq+x2q3S+l/s5DWMKhC
+h9YluFXrM0HR1xUyoqHS9U1zDQPG54vPpfGPwEyYEisNJQ4AtM7eClOvJTpwSpF+
+5fByVXVZGTz+w9nu4KHC5v5WNWkJ2rYe0hnPgq9tx8R9XplDYFppSJpl1zfuQORW
+mtQ40zY0knj+80PuS9GSXIqiqUsgREu11bDX7rJpCheQTwt+Q2LbW1a7fyjC8sOO
+g+8uSEwYy115DgFJdhW88mZtzJKubTJ1QkCnh/LwRGTAU6xWqMqs6BbO1cc1B071
+lZ7VToAiK2WfgaXWFx1u8tRT+uWaerbnL7L511to2HFlajFnG/13MlpoQ0YoJF/Y
+EXFmW1MyR/Gg+v97+5T5TCPbIlqM4AWVlzZuWusBoJSTIioZkOoUzIwEej9x5NNb
+u7FG4nBTzoJySv1dm5Y4a1HgQkDfdBQYMTTorbqVts98mRiifrnmJmTkGdPfMNEQ
+xlvv98M9wAFtOoUaPmw8sNx3LZ6nZr+Nv+i6PwP12j8j96vunCYjwkWDFedxyj62
+vQ3EvS8JZG6n2k+8Kl9BDUv3DkpzsawW4l206oa1a0qALP2B8HkJkYbT4EiVa0p9
+W9ws54EqeFxJU3d80Z93jGE6MEtFrBruQ/Ki0Pn/2yb8PIl+J1HuyiIW7kSO3kfx
+dDu9IfVawq5eIIlRuHISGwpsM81c8YXYpVLJLRBGbotC1VAFlHSVnRsqsK/hx8bf
+KZ1hp4aYSuJ5VAIGp43TW5O5NfM1fu90V4ukkJUX2QwODwccTjvzdLypzg8IBYu4
+zxxe1v1w/KUUECOOjEG3l+aCemcZjjG2cSOpNYyZWMsG3lXP+PpzkT3lYQ/JJ0aO
+0Bnid7z9hVfaR6y8+hkdhcy91SXD961Rqg/Z71lSRTmafEdix/UCbhxEOLaIYGY1
+xyajAt88wzumObJfJ3nNWKSki+s0OjNfXybNLF5mudB1qAl7dDMGDUF4BEE3oOX1
+p/QCPlspRaz3kKfNzy2PXR641MHTN66vSmiNDGF35WrH1r/GE6XN1KLNENAuMXna
+2Ubzg83EKxIGRCkoEei1ENOjuWU+yUwiPUxV9uYvLtxpnZSP0ZzE7jpS2xXXpspL
+fB13Tzx2wp+gnCjRjP7rd5BE2xRBwhLgEwMCfZ7iCewaZvucDVOPR0h8hr5aEX88
+OsALUsp0SbUqQAuYCq6+inygl6OimJzD1br436bKT7VDqqLyXMC+yWWJ5oiAmlEs
+hkPt3za5fmJzfNhs+RZ+7R79n/0Yz6cdAzifCb8RXqWyFYSgT/hVMKa0hp5Wahle
+ZnPW4ALE5Qs8QVCTqx8w7rDRRVHUxqdue/XKpXXsulvsHxE/a3R+pZ65uoxIp65T
+zjdEzoZwKjlfFfy1xGyuIUMcQmLz/ZNVlFzqttXK98jtm+5KJVM1TFf4X2T+Yn76
+GvGzWnO1CGryR00EN2L8mezMkaoFXhgzqwqQjU4R576P+LEqEmJ/Z6D0iRRC/8UT
+WplYg2uwAYqWPTsyRPsvjjx8RBlfResZYYvhMIaN6HBI9XNIDII3N2HNuA5hRKJL
+fad99MgghEPsKXYnHVhOaIRXvV+luoInUWOHy5q/nPhWNAPvVwqPOVbsztJZqs4N
+vPMevsbFenbXMkWSsdyGNt+NoYkjQMJTBOp4LTk1O6sz7eGxZixYRq2ru+sC8+aw
+1g3ARx+k5K8iw73Qk4RbMXswkNiElfFGip1NAf4CRd+ZJVWSe1Ws17jo42OJv5sf
+LiVxV9b79HZTJCAXPva/zt9lxG8OPIbZMIsOXGo1QcZlwO/3ysEU4OWCzB1yjNmp
+qWMyySMjV0mtvwHm3Nmz6JYfbW2LiHri7W+CkBpAMfrmetekLlcIKnhse9Br3OTV
+eqvDj78XfSdILm0+oala4hRJobpNWbnYj6WTLCZkMnSrKn6wPK+FNbS2pKJgyGHW
+LMUsjsMR48Oef7oTQF2XJroxPjnZynofK7K+4wmXrwfWZH72BOZuNe+LQxekIhNO
+GdbWdZYP9O6gyywX0OaxwslGvrM/wDRxdWT4YPV970qVc8Sprc8fKVL9PxXPSQnE
+KZS2gH6rJauXWlWR5UBwBLygCAosBxrSoLpGYCXOsbAZkMpA15E3XljRiVPnYNNQ
+dMnsG3Y4+PcVjXvvVhjnt8lO7Vx+LfZQxaQF6MEWZy+kNCZejM6YZuYSwwibp4oM
+W3wPBTw1MUznkW0DFzM7gBXRo7oCb+iPxpMYjOpgnRM/tNNtLPqU1MvSzCBbkDDO
+Z0sRyP7UvukB3OTgKhrzRL0mBYd71t5PUo2lNS1ROhAInh52NeBhJVMoan2Od6DP
+F74m9d4Ltb/3fkT+qgz75Tc0VRvuvHt7Q4XRVTEFPp8c4aqpn9TbXsjcMvMa36OG
+kVZF9aSS2BQej5zANKKAwFtUmT/7OQY/s+jRKuhgV4eE2Oq9rW4eZdaSiXIPYgpm
+CEdjsh+NNOrn2nkEcxPQT3W3tyloiXuV+2AhHOs4pMWKILdrg/DfVUo+tqCFc3eI
+aHQKCJdlmX5nAwuxKKe+tXpeZJ6KQB56tSL+KiLcX5gTGyWJ0SvpRFqI3/jWo36h
+S9eKiZ8iwPw0VK7ud2XGKKUGBbsr2LzrObX+XmoroJggXYbtlQ/TC3RRXB/rEJbM
+60Q6v8dRhfw/A/VMyBRe/ouYC5ZbZhHy6MRu0HTBZlyQuEGZ+asSS3/Msi1iOr5Q
+KMZ6d7m3WWcMttU4acnRmEeuZ0BuQHwtl5yBuFzgiv8dv+aUDcoc9v64ag6ufDoB
+8kL2F8BAbbHHIhh3g0N2z3n/TyD/gHq1vO8TBydzirIHaCwa7z0YLwVBWuhY7dKv
+tiO17u1Ry2ItNHvktTzyVmzJ+4etN2ubQ9C53kBuxK86OsDH8ZyqqR1Bwc+M+FiG
+FnygIXaLbDJlwsCRYPjaKNp/tF4AvPXQYSsunvU+MVRFTNfYDyW2OOdM5Gt4LpPs
+x7aiZy0dw40Ar+QbilA/702mW48u6dlk3HOOWVkWt7uZPSZM2ziBZhohbQSXuccs
+ECZOEGZlc0wFTHEHCctGLoCHA6wlq49+ViKxdA9jeGKj7Ss50NPRiVS9CxqcEU3G
+IQFT5ht1wcpES+SIKdY7bxDA7PVhaZRVMPrRLNh3FjB6F2RKzRphmJiVMq99yhfv
+advX/8wKVLjaIJLf1uK4w0IPLXydg2j7qeXaZ4umpIk2aA2pGAlLqyW85+FRu0H5
+w1s3t9+4ewjTLCUDeTf5NTsufp1UsgmPXa+czDdZ2A0hU4Pc6T6qcYhFRFx4dJn2
+rb1/7tl0t2HF3r4GGK1F7wU5XUAL7NF4dJrroZo1MgPNgmBBIgkiQpeRcIJdeqAQ
+kjjXz+rAp9pgRzPXVNYJtoBB7qrYt/ksLyyExQrv2WQmgfFDhoaTLjJX0OIEBRW6
+yPLQA6OUrqRbl8T2GwPvAb6fXI+bjQdp8XzuBgm2ZIr2bGWO5jNzIPg/GFZpW4cB
+EqwtHd/1AsHcLoiYG0xqvhl+tcU4mGTLHok6T++5YbJ4hGkCi91UD+T4uA0JAAS6
+HXh31SYLXp/rEMbuUF/zBDmBdL7VPfxw74tzf2huCeQr6QJ2Cq/kKsd2/M6jFe4B
+98725Lsn4uZ3SWHzXMl7+h4F/iKHI4npg7sGCblFr0ATw7wmQSwqtKfibXjeCBcE
+UqpIaI2aCY+JfhAuYKZ4u7woNGUj4bpFlbRTg2sfzuNp7mmkoMluHjarIg6surC6
+BkazPU9z/e2ODHFUQ8Dk4LNaNtoqdYOf0mnfHyhBZrTAz7khaw7vVrN1+dkFe3HT
+/iYC8XAnnpbWReK01bjsbRcxlr8xWTxyINb8Y3VWbBJnsOJylUTO7l1z4vt9qySL
+ACcdrivUzLXSOUFbCKT6lwjvqhCIrPzcbW3OqtmbUQZnnJEUes8Tp/jHgxMoPfuk
+FHGIfteSwxrBroCjpvepa+hTMtGeUUZ5FEyrvbwtYtq13/omC+KE+Q55oK8VMjQr
+eqfLJCA52Li/nBZ3GOKFNoMJIo2C8pfkZbfPmz7+Eez+dMPPmNKFgB4ale5SfbLH
+HKRRF5jDo7VHLqAGqs/vqbv9lZEexE6rwpcd4/gxx8dY35Yh0HkZJ4HV3YO4g4ER
+2dhi13vhCfFPsRJdQIQNWoDB76Qm3DfF3cKZlNI0uWasStV8Fb87c99KF0I9ytyd
+OApajgxip+gvK5tj5oKM1LYL2ZsVH54+X/paD/yX85jQY+ov10ru7j1EWaRwutRV
+l6RNiRvVvnhuChbg22/fUgH6v8PXK2mxIXDEAKoS7uOga39RxSpGZxAt424U+Fib
+LDwBkpvUez3JR+kjb4erztcmWtVSirinasAedPE2U5fQ/1AzCaICt4ZeDwkmK6C2
+8n6CTc5e70RkxV7MkC2OqVvCQh/g1LyxA2QKb85zzk96ByZEGCQTaaJ9WMEIR0Mn
+Ukplax5Gz7olrHJ+U5yYfl/LbON2YLQKGqL0WK/N1GqFR+UMlu/MF0wf0SY/cYzr
+LcjesL3Jlj/V9UyoOjVz9ulSfXTPUSoSz4tQ60wYOyiv9agiCc/m02x9YPB6AcUI
+Ps37p9B184JucbRPY23La3la8+ZB3dQWv5bs4tKgPkhU4AM6g+WCnSOgU2M2s8lh
+CSVxlbVuCQQ3cvxWuknUxASHO2S0gZq/wZY21WrSXDi0JMekDN0aCzzXIApnrgLr
+nenciy2ZJvMYBDEaSQJzUZD/vhQ2Zoh87NYhQUXLoWTiyXuBCM7jwZbuFf09YsKk
+D+gy8DCRUpqLTvSIwY8GG0WVBI5hGN+CCbm0lvVe+kSONUPunOM1OPLb6o/+3gzX
+tQGfzR91cuV4fdC5J/UorcPIiVKTJ7Ri6/dFg4+U2xD4sW64yJYWkQTNl480JbcM
+7Sc6m9shbdAIJbftycUjrbpWYJIFMUzpGrF5uoQ61phGPwxaof3uCvijxpLrpkXm
+cyhbtmhQ/degjL9dk/3fzoHRvbhvAI4hoHt23Qn8OyFYn5wYwRYxz9yQRrDJ2Yan
+kiS9SHZL/S6KcsvcxK9PWuXbAbXJbroKOE2GOahr5G71BbrDaO6Dwqsebszs+1Wl
+CpkCvVt7+JHHI8AaN0mmpxA9TdwT3FofHnjiFpUxIaa4fF2bkPDqlUHZQ9GvRSi3
+Ay713qfVo+SG/u7fgxxbn01FJd+2oG57XTLEvtxxWm38c9IcsYtvkMjJ5aSqsDmx
+7ZMTIqTL/Vw81Onry3x5gEio+NLD3GasTjLj2WaQmzztjQJlCF5smaui2yqcJph4
+gtPoLgHYTX6T16KnY2hg9Z61lNhEuUG+QgebfoP7IAFO6/XQSfuogYH75zlNrYgJ
+ER/ok5XsMXxAiw7a6hLwDZfHhVUDq8LaI6e63uYCpIyWDobrgi0EyenS2PjeypUU
+tXhutwXz8SWPwL/qSYGhf45yhd/DYh0wGeIVQrkt2El0At7Ur+qMpwne0MW4cIP6
+V+sHB2zhrtg3ORdnmttkQv/pukpHvkKQ/9j+yKUXsSJiVe4M4uLkfglS5St7xFzn
+GTgwIOwWn0R+hgjASC92a5XiXEGekHj0C5mWVFVRa2SMHDCompUOUomu9Y4yw5hy
+SAQ8PD0MwBtRuz1sMN3N6A79mC9C95yhRqQ15YQNiIpjVe88ZJ/5H592VdPsBDjd
+uoiwXCJYKa+QhRQdX8Bv4tp4k68Ld7P077axBgZ9CXz5J5ylWzlqmGHmtAL37nhN
+NH1sWQSmm29QD+kqWK0AOlCP0sHCgK7MNGIaOlW9YlOaUanIMVsR/y4d05ko8kxv
+u19ldSAHMfhZLflh6LcPcC/4BrD7wPTpznEhX4x0QI2UuK3fU7QuTY3SPK0YJZVg
+tEQo8mKzjOreWI1XGQrT/ni43TrKydTNziZieR0w+YUmFqqdNxCpMEEDRAb12T+z
+Nod7+7rn1bvrr8zHyzPR7svQ3Ftll7LepTcHJ+Iv9lNN1xZVlDf23f1abnEqiM4K
+Qpc2jzMYQT5KgRgtXQmhhs53VfJ9jKZvookL+MIM1axKlu86JOvQKHodQkX3khIw
+rlJ0pwsth6GNvQvNn4po+SJepemtl1sLdjPXjUjFVzdDl7m1rvPkc1rdOnzTPP34
+MgNWeE0ce5ZwFDHaeudNc6VR3fX6+mX5txSoROh/1foHT9l0SE1mrTlPM/yrBiX0
+Z2sXRAxAmgk/ivd08/iUwCrrQ5WwzhcYWlXSaPBr4pKoWSVmXZ/rgWdrpyyWIkep
+jfp3EDuXaen5vgROAs1F9gEEOQyw9JAZkdPw1UK2DkVTJ2GjCU2RYgcgFd+b2vz7
+rJgOSBtHtzari6YPaVTiynBmlhs8aU9itomEGl2VN02WF1jGmOTqenQGfH/VBvVg
+Xx5ba/zYZfiJ9jBtKQYB3BahFbQpGzNozxxhWwN6U+5gqtPLguRZRu/UciV1bV05
+06s2k8o181ZKjUyZakq6o9LqHpiZ3oInXgS3CncLLGcuI85YLOdKJ9zQujwlIB11
+7p87NHOyzHdWt+wE4dZya/CVuTX6aQOnTcc7brIN+uqHPnl6gCBlTIAFPW9/KDTP
+citgseKrOB3NPyoY11Vz4JyMDOZUPNKDUP1dbv6qhjGQkt+ehivqNNkfBRn2d5AB
+WADS/JgKg++3FqP/H3PF5vi6SoYVhbFukps20U2pUlhSacU9+bIcE/aFp0oVCPgp
+ArCJO/Un76GixPgSIPLPnAm+q/tD35GdbN5yidnep7BlzOAaJ3l7sGRzBohEzBrp
+10sOM9URg0cY0QTsjyw/4BocpxDwUr0/FQTSI+p5W1jfZp2jaSaCxeQxui07SVAP
+h2ExkXH2/bJel2P6vUo7LxAvhz7qnmFqGK5Z7lxZjwuVDt0V7VHY0g0YGOFNxCbP
+lN/+b01P92lGBfrP/eAP21pfWnQ3N+9sheN80exlx2a3LiSueEmeWUXXaJzeyg84
+j3pXsp7VwpeqF0GsngEaE6AVSAD30GGOVN7Zm0hcz8sO70+GRsAFr872uwCLJQ7i
+LFF4W9RP1O9kO8bDVwG8F+L2ldjuXYDs5wDRi5XifwCoGm7u6Tqv4oT6njldhm1T
+uCFZvLofCH+qCxKFbc+jAbtyNL1QmJkBA8tLDc+m6KPrnTLUSqPdLrYiC0/1QwjV
+uKW6vhTM9RqYsFdnV1x//IwIppuMlRtdSUHZkvm0fthIfxe2KTtW/5kNHHyuziqO
+ZqWB8j08Yfpq9kIoyjMUmwzuGeL7AWcDcivfdueUNUeY6fTzRz2+SWsjTlr2SLvD
+4DMh0SxqUZqJHPnaxS4SbugxiJwVNOvQe+ceKf5VsFrH4AgYRN+INxwgExIhhHSM
+NhtASScYsVcoUheC6QNWHsA3EgmFNPCXBDJtQUz3l4vKXeLdFUPco3fqgP8/WVoW
+AJgFn8X5pRLoEUm92CwuInbIkeX8IlEVNm74Zsyo7JMJVRayIjvvCNXvX0kl3koo
+nOmZqNWSQvTGmXQVvkFOD5DJAqsWwkpO94pkSivZwjN69C6XuBqoI8RdTu63xJRr
+l2ZI99Ak5tpP5LIfoq4+iIdIZpk6Qo4GhFYo9+UgR97IhqiO4zLBEjQEOr8YkyXg
+Qsi5N+paUgbkqUQPix1/iL6ndwHIU4ZvZ+gE8TrLKLMmV5lHqIDPqPXjt/vZO7Yc
+NqVN1UOf3mcazR5dGiAsbuEcAsIi7Sq85czRN32MmQ8nxBGmsnK5HTQM2naEXSN1
+RSRs202iP5rOimDW6Xf9zDZcy9RmJi0YKK71xdP3k+PUiPCFszgcxnnHsLTUvWv+
+z9IVfEhrmSki9UkoJj91rUmrMAm1unAlNz3waWiv+dSsqrvEAOfhY3yraL2SouOg
+0aOTDxE9YD2Tq9KSy3TP5d6Y4TDvJO9bQBhgNh0uhYkkbtGIrfMX3EYS3DBBwtew
+Z88gL85lhBNJ6vYiEsKIjTkwJrfQvpculkpVJK6gD4C+/BmrZpoXmdx9j9XAN6eP
++mghCQf7p8rkRU+oQMayIMXWMayNszb9pHc+OpGu77PwUSgh1ZezRuF0B9hyNGL8
+t1UwRX0cH0ezohEh9jpU9So9OKuvp2VXHeUeBazL+xMg0Lm2PhL3KPz8M1f3I97W
+1ubJI3mEoXFpbMCJD9sOSsW68lIr9AZr39KU+Ym8iEfMSCZd0dDVNoxW0Nl7pCaA
+vJPhyDuGLg0SoizrDBG2YGGqZS3kyg/TnZd5AQEo9HLjnd0dq/SFY0mtfg5cM5gZ
+NKlHxarHdirZOWdvcsMqws7wGxBUdaCPDJuWmZqYWCvtr6iwICMj/ROpoiRJx7+k
+Rv52IOuHOpjzsOxt6AaV6d8jZ8TrYennbO9jKaOb2MaOtqWSA5fbclgVbZBiA+gi
+QY8VWHdcC4qucobSBcuJFWO6WlbuxwKFGwU+BGudrtC4yfqKGCC2Sw126gDhGGQd
+voIHua6m0B9K3sWjWTWCNJCimeX+7TFg6Ny4QMKhA/yVlVWpYpcibhZDP/EpHRqV
+8NVVGCHNkWRLZltrTQ2Gdsu6Ms3VPoakhIxJw4wlMnnglyOV3pontmvc/4w8UxNV
+UGpSuLHd8qHy0LDPoTQGXHwUdJfbUu7WLAuI8JbA7Xxe3RIAA6aD0iBfi5clQNq2
+G0IKYY2XUCayTQ6iamIuoWZ3i9h4rDj//bM81qU5ucrYCVkvQFgLu2yVB0J25W/z
+04g7ywyFAxUPfjSGaMhQgJ7uQ+mkzFKUbY2Ev5CXJ9uEfo5yvtMtUBX3lWILRjTe
+DhOCHmgJV570IC8/VGho9TxixVKlDP7p+25b1qrI5qv7tUxeiF56t4wICz7bob8D
+6TROJGkmQJszq+CSQCbeGxSIp93/3RAYoVk7YliA7NB4BfR6gcNiPVvJeiKwKAKp
+JguHxMQSrGhTA94Pj0lC9PKvVmCFBYq+HF7/cW9as4fjLSlRi9oTTQsQlrE3aPBG
+Dl6zRVdiNARYxB3GmT3Nffr8LunU/DBcpqHmmrzyUTAHK+Yh0u4xeH7lGMu9BtmW
+pmF1cTc8wl6NcNrf0r2KppJCrl+rlx1vhJfinwEP8fiR0MU6WEDkDZYnU20yMUsV
+Y+xogd+h1g4ppYI8YHo8176A3VdmTTzEPR8eEWBDYGNs8zY695u6qYoYO6Rj2FJQ
+N4CrDSXYsHKVq2Vj3LII7piSC1nWYYOGcWFcxhcNNHqSJdEHvn+YyHz8ghrvURkX
+JLedkKKh4XnNE7iUXvkVG8V3G4o+3nixAf8we0O1MFm9Vi+/DzprzU1iXhz5qy+b
+2axTi9DC8d/iKSPBqlqTQjuF2VBV4HjxYqEql1AaCSdSuP5lnouKVB6M3CZ/6BS0
+mHqZN6CYUAmt+oZSwZ8AmrvNlEFuT8OKhXUqCYDJmJr3yfH0rDYUPhOsOKiv4+DK
+WQMgMJXK8mBzeaYbMH+ZcySHBU3r0w8Wgx87v+F7J/609C+EK4O2+KM6KjRpESwc
+Y5xRTQ5o6U0h36I0vHlT1XiRnWG2LDeSIRsg7EJUp+2UmbZ77qrZm+97FANGZ661
+tXr5SVQuqgawVTR80ntD2PVM02L3QSeK1kbnPUZAV1ng6NxSlsyeui/9nFraULOX
+AJNCye2sFkIvYVTBZ+rjs20RdWrvn2w9n/3PkuTI76MvyKPZ3gXypAOvcDO1/qH4
+CaWRCauKbVggo83ABh8utpVMwn8y9in1623aKoL3RWISNkR48Vsv6YbsfSnpnXRs
+pnH/twhradtTR2vKG79/EfhMJLoaa+kzUBvfzYXMFncMIJkbQlrFzr87uL+5gnG1
+HgUDCdo9PsHMX81It1tMvkVQiqayVUfCHAVpKu1xLe5SGTmmN9hv+QYzGR/8ZYhp
+pIw8PBfKJ4F68aj4iVQWQQuXQHuRgK1xULy4rZvAMtqEIwMzUZeVhQZ821tiCHOd
+T8hkl4saEN4KJ55FTD6S2MaypyGjncEVKRMc0ZLOhOEaQJgDJyClW9JD2XaRla2N
+XAW35EgoJ7NRCtmL5glsYApTEhdxwDesFJ96gUUWAIsTQt2BePmytvBuJqNo1o4F
+4cRkThak2eojsAEVPlPJkLyQwYbd1I15vjx/7VPmVnPGADvueggMlI2FUiUI2EQY
+CdcS2dp05M/+QMjibgbG1wVsGILfIsaGWyL9OYXBQA2kD4Gi3VzM/EjobfIVnDS/
+6CHg/mmQELCA636GYnBzEzkcCe+0GjzF6comfKS3dN5gy20Y6MMWjXdC8TYH46ol
+I/2Vtm8cVZ0O2DyMnv6FPt8gWsgcYfXdpUQPDyFH7qvuZdJ7HXUY6N65tL3wolpU
+mia96gA7UoQDOlXWlbxB71W7vLh7n0caIKzyS3FLxJR2axIGrOlqu6Mbid1mHFB0
+9MB+tFVMrJ2XIRBpE5nK3LG+Qd1urlJsNPJg2YNz6zdMbqt3gNJZ1zCMs0hfUGBA
+ShGIVK5ywLFQoeDz76GkTYuTMrc89yuiLBeQ3JV2p+CARH+ltzAuUUaOYjcBUBuB
+7b3zxkMhW2Odtvm6Zu/y7MRFKee9hDPfaTYxIwlgSq/bhorsn8kr+gQO4pPnYI8g
+9VzK8vT5pdTmIpdKRskbCxSYYp9WI6jDcDOzR9KpwmZRX1bikd30ZBHNi+dZmEA7
+eHQ/VrEu5xrmaVGyXmPari7sMvWKnWff7QclqvlBp3+D5j0RSdYdb8w90PpgniyK
+n/3pv+n5dIRpbxKq/e35RrSwoSmH39sy6JzuwY+nP9WhKFmxt/lUjvWrLWxvfPtA
+7KruDu6DnMrUagesE8WLGLJT1WqkK5IhDXtqidia0vEQeDa4B+S1/doKTyjLRbER
+UDZnBKz+izCrMqTwqzQRpcqkoRRm5AkodMZPLX5HVmKrWrA4lLB1wNzg0AnEpjfq
+JyFapyu8Wpv39KLSuwGXmvDQtZvLjLoT1oNvw73MrchUUSsPGUyOtM/D3pos3P4U
+bS5REZPo3YM9Agb9m01O1HPAKFjmh5yzxpxdLD1BxUWi5/45AU5wYW4i5ZlrM9M3
+LZjm6Zpq3w85oKoPKmpQFima+vDWaNA6Bk7SAr/csoovgXNodnhxvZj7HsRO3qgL
+Q9+WHjs6aHUMmK6WzRV/pDGE7dHzplBHcjVhIPlw6WJsMRZH0+F749on9L1lxzcR
+gwKer/8l//YdOtE01jpF3EdcgIWIrAGshFsPInIJBF1EfBqXDcL5D5cGe1bnRR5p
+XqzOKfQZmZYSqe5ygMDn0hGAjmY0qcp/lwpa0APUMCQGp0lJ3mt1E+2auiJqbz7B
+bgfzF6PALknMFYpK/ATdaDotDqRRcL6UjWMiic0GCiHw3opjoDm8IfEaY1b+DOr+
+pwSc1+61RHQDCQ7HM6oia4563bMUx0mogfpd5OVRw6pXe4/eYzUbxI+AMfxyP7ab
+77mHFIQ9f0NNU8HhLulfkeJCTRcbzSOTdQ1qK5W3emtygfeuj3MRdH2yrUqa5ix0
+eIYfTerTBsFzZIFPO8ox1Y8aUa4xd5qghIyywoGOLA089BQiLiXTcaq0Yykj9rfZ
+6RpyB6ndsvlqkUnKqiRJmBw3SMUybhUh2pcy/TiA2nLbTEQo0UUzYNe778cp+FNP
+bOuJ62g6cJJjZUqq6HKuZH+ZtrLYym3SkAJGF0bQRfZz34q1Qasqzac1Q40D7Fmt
+wo1Lg9GNL3TzanAeUFANWzEuNVJxZ1Fr0tddDpUZ9cZwAsR3BwBoY9E7Z5Rerqnn
+bdEXI98O9ihax0kdTRAq1zqmjBScKJNzV9sWiyMYyIi/o/0E2cXEEeAz0FK4fFxF
+pRKeu0k4iHyxk8vGryfio2zIhudtum+nii2bhMAimfjno0thl8w+3ylW7ElSAw4z
+p/M1MuFuhzhAmGAvtdcSH4s0uNWtWD2cABKWGyrCwlczdmFQIaORNS9c2Hiii+DE
+VqAtCyuKZfBj4z/IAoF48ZAxqZB+uzdYuTLl1wG1HzTZz5+15iZWp01kGZj1boJH
+UuNQQO8SAKenJJFzfWHU+dgRMjZkQmk2eLx1Uf/c8fqTt9yOa+E8M0HTd1Rg49+P
+ZORhbCrM6NAqadi/QAifR60xX3NnsYoQFvRKoIYJeufEqi+F96cvHmH5l+nEXfvE
+HfB+EYvkKzffsrmDj4BTi+sf0zX3vYrmYZJdHzAcCFz1cVE0qlv5TQCYzxF45PLr
+7PUZZ2HwdajKdH4tQc7Owz3p7QWfB4Jcn5CF1k8n3XyWoBEXnsNM+g/J/eUjmY1v
+oueD15bQTvy58tZYlQszjcBLjtvF/dzKq0Dlo418PkyjI+gXP/NMmMWS/14JG0pC
+evg5QJ8rnQPrN8HvfVIFJcfX6eYucwT2+0Kl4MK17Fk2NyUc/6BdQomR9rK/DJuD
+z75BpQhBnNansx8K6A50mTO60eEBqlWlazYFlmdXMLx6UY1cvjI0emYcqJ4ooirz
+iVss62YugBR3dEIRvKtcwuMqoa6+w6QyLX+bTy/UH2sCxenf+/qVeKueUpdMBpZP
+EXRLEPfoXkvWty4um49Sf89/UlcQzr9deyl0u+lNXg8Jcw+FFQF6ZzkfeovC5jDU
+Eo/6CfoJTRpZM6CylgmvLydTWGOTUh10y0pIcNy6lq9/HTepOem6ssRNeiRqAoEW
+l7G43ABsD1OZHADCHUBJg631c+HRUvKZROPgt7KZn6Zs/xXYGLnK6jo1Id5CUmId
+DTLbUoiSaE/RUKv09sZ+3Ny38OAfQ4ysp6N0YwSlXbPp9JYRZ4rBxHPfle02ZvTh
+v8HQ7p2rSLsMJeZzODO0Dl8OhF5Ju/pTM0fV5MBgRB4xJHHdttrmy0OlFSTW/E7Y
+b0qZc6hC9zR8KSc9X1CTdtsfHH+jWFpIJriuweS7/GcqMu6hfznblG1B84RneJcn
+sxOpumoSDnqeyh+vMDSxECZRsCY859FFhNKF9GLPaO4lZFUoZ6MwDYT4/I1/4cXf
+fzh6k2lqJ97m7wrbCFda5BQYqUQvz6PCAUx94CsWFEw7MRyhreS4aOZ9lLz7TVQL
+muViYRwQ+Iz3j8d2S8seaoxKYwPKLrltFIylbDzVjO3DQJwe6H/V/gwgLszG5J/3
+7uCm+qzHWXR5dU97NwjvLY1E74EJqy1wuqxRnIH0F2KmNUNBzgtKfq2d8RoCKkt1
+L58T0Ay+AvR4C0I+6FBSjeVs6YvT2IbqpFPKwcCSnkWONj2Kev048vZAwon1qC1b
+jpYC2q7eMsBh4b0KK2TjkLq4vTxVapoVeckSeE87yIuVuO+hHScv86fNZtP6sgZv
+ofXk9GifBDbSxBKfHIxbAAb/G4Q5GnYQQsY4z19V62Jvr0l9lH3S4I07u3N89cOO
+HfgnSciprQfmOpQXeYUgGQIxgZWjd9I/urVNfFI3FsUJW+6q3DnX+AXe6ogqA3wA
++l3lory2vTtBqYZ9kHqCzRJCPm30zJo8OPLOWIBOFlwJS8pSRa3w7NP7kbrmDoZD
+PlK3xQ4F0Y1aUwXaFkBEdp3Iew3tLoRcRnEMSGXgo44x/vdlMi3nOb/qUPuJrhjn
+12afDEMI1fCyyhVBl+Kpsx50+Qk1qnjRf38soC38O1KlLXxC7x/ZR/XZ8rUHnYOG
+Wyv+4uxN3VSmOPh+dHNG5c/jUMLJ0T1Bw6HxBZQmQc77n0/E24UW9RQ+jnNDzY9Q
+Em2NiIyHjmNG9atIv3B//XzAB8uvT7AM1Aqi1ozMOx3/+Mmj5+E8vJH7fnC0dqCX
+cM0531LToxcwAm71gz4RL9wSh7awnWr5DGL2au+p0KDQDXB+kfdUJDtO1IpgCgnw
+FIRcHv2OBKBmUHFbE2npJdEG37JgWXp2sasR9xcrXgl9brApZ1QrshI1czZDKqXW
+OGw6wakYebtNnoZMu8x5HZ9x4lV+fYl+7cPcJi6HTQnNZiSB5wMHH4YLM22VPJRb
+0C9+8W1t+9db3EsT6MXMjZb+2WM5rPlSEUaKjnoScHOZrO5os9sM9ERkPW7Kp/G0
+z5agNb/3q2o6ylT+HVchYOpeaxbYS/tbN7R7atmMUz6+1zagmc9ISOX8Bol/dhiz
+cHfQ7tAYgEw3hWqLKff9njeFK+9w3Ak4XZxFXA5oEubJCBnxQlvUqoro2BoRB7Yl
+hk12l5mcyOW8/FYrcyODw1x05rkMlNvdfzSGL763t9s6xpIhwg0Thtlnht1CZNxs
+d75NyzXV9VihFT/Cp6JZnVKO5NNwfJpF/+JhquRr1zDAubsber7Z3Kckrtas8cSp
+yg2lrA0k2vVMrvoHphlMF6n6ChdpTzPnjHf4/0zoqGOxXvPhbpdLX4DILTQVPqSA
+wWwj2KJp8D6UgzO1gJpFKgFqDS051hL3cXHvWvkdi/PliZN9oz9M2rrhAaysf194
+RA+tbqa9wrjqQm2j9gHe858YHpvkbaQYJixLKdliEjS0W+IwvO5T4T9iZCeZu4Ae
+8h4QIqR/0D8/Mu8cKVcLQpHE1Hl42Vex8jdtdQw8p4ZDLv0UOTeZ7OrZ9GIToTLz
+kud8Sdl2nVEl9SJxIEQPZCPMvL0rzplxVqqcwA2eXWI4yRQ1AICL5DEWNkrnj6zB
+KOWge+9XZYMeDlVcFA/tjRARA/tbKi+w2kB2P11m2m8a2G160uRMuZEkJl0Mi0Li
+8in1yuHAd4C4qSLsRoOfvqmYLtIfUSEwAbdiuE9Sv+EbUMLTfK5wSmwbg7tU2QF0
+enlY4LrZ24Pd7DVOErEMAsj6u+S7PX5cRe527mfqe0DC2qmzoHFI7ZbbMYh9+YaB
+auHqYDM+JdycNbgJGCEhV9FlEJ8SzD8tgEwtQq3Jp7FNnvDYDGJpsciJn6Gv+m0W
+YVAZjD1gTuuvZNgNyXqL+od2IMwEy4fmKSp4YKIwolHt4q1En5w+yRLe9A+ir/76
+H/Iq3XJ4Gdm+2kmiBPAsB34HVK1eEMqCOoXCypUO/iU4K2JLG3pkCUSkkzWcbJpy
+76M+3n+P9F3WDcArP+e084tzjpXSn0pHYHWH1BsqYrwll2kq7/Wq1L0sQqt7PRRz
+gX9Ci9/qbWa7JBrK/MfG2YWuN59VuABUMU4OxtT6n+vZ6eNwhyoZVq8+pD5u0tAD
+TMgSQcsYCp5sZh7uxHcLTKaf8H3b5s+JiSktCRukir1e6C10896uE4b46GoEXe6z
+F49ov4RpXxdDKa8p5/rbd/L9UOGonhE0fIXMEKrZA/eVT7tN+VXtZLA2iCYSYU5d
+e5nb5FvNgeYLsA4LRAUzVb4slbg5+fU/+NaN1tfI6eqZd8tMpeAvcavYfxHMi9iB
+pfnHWMyINvadO0tv1Jbzy1QdPDWG8ClevNIBTYfmYkh+ooaI9CSTjTzQsAiSk+eG
+fxkoTT+y8k0URnz+QL8NbHHnqJKcdTQBA6Tm9E85peU1hlzgWE4PxRj/vKZg5tBs
+cD/l96kXFdmZT0DL8lGPmkUl3H0lGY53t7I1Qg+i9RqceH8o1mM/BvsvcKR4c1Wd
+f4j3O5sAsrWlNFs3duPMDQegjXunabqT8QpaLDjkGExWVdiqdaxx3jKRiu+5q82c
+XJL2sxf8kfiOa8yUQlyC0TTbWarEQNCDoF73N9nMRunlrVRc4d3RywsAMdC0/Uil
+Q+/RWgkrbuu3Rvbv238VpPnNnxQ4R89Y1wYdMHDQHpQkh5GhTOOMNqEGLxCrSd6g
+zxO9UHvLhyFz7nlPt8D3z3Wr6ttmQeY6p6xynz74lvNnHKllBTnH0l/m0Va5j+XS
+DFB6HKCAshSyjw8FQ0zgqY6KAQ9D/zbPfF522fHYFkqtp7FJ7ATDAzT7nqlVqD7a
+D79Ag7/znWKQ2UegAy03zG8zz7n+Bcqrfm99Sn35XKR6QphxkU4B6R56DdemNL3b
+4JVjU2rbo1ZNcdvAank6Oi3706O5Ev35mlxbl0UMxI+IVIK8pvVT5w3uLOpiTFDX
+eMQ4l8SfhNr6xg2OUf/CVtyTktNS/ZLtlBHyBcUkhT6b4hNkG5yRL0z/1PifKmqE
+7z2RwrdU0/sRH1I46VAKyuh3weiPm0B6CMg+qTAQ5ywgnzQLdks15hvASbQIin8i
+GEmCGGFQ5jL9FGw9BlME4qsqaGEYKB8CRWHHoryZuM7p9oiHM38r939HyNLspvXH
+kFga4VwziHSbN9BVMT+4XGRIcM8UPhRLz945RI4Tr1tKTJGF3GtnQPBB2ogCvO1z
+x+JqPL1BGoupSd43KK0phKT1tdI9AA5539EHjrXeyWanwUr5Erpo4E5FXTpzknbO
+sCkrPLceK9xf3DRy2bv8aUZtvs4CGpmaUPBuTOcuEF8RdB6ZuLp20PBlnM+vXJPh
+ztyomgN64V5K3FAyezCQm5G8BwtjeKHiGSOwl/tqhfQLfLSTjibRD/UWig22R+cV
+fFE6oRAc6THZKlNiWSuO2eGizhqMaYQ/gqiVPkWxgEoJjF0576W9GxjA9L6PG6Ew
+GAWuGYd2r13ch0VuGUI2bcuwWM3IF6AdHG7HlW3FmSjM+6jUUAqvFh614DqvjQD0
+TzE8TKmg9mdj/JP/DOns8rAMQj6I0D+eT3/pVdcsEsvGd2Rs6RZcPE1snOV4jjhF
+MssXSonfkftFmcGeWTZMklMi04rERnYtMMcwrf9oRj19DW2mKeu0JM28+FoPpHc0
+FrSIi4Idm5oNh1Cij8dW2nc5b85AY6+shcIpJBuvzMYygJXOF+xqTMjfvxJMO+bA
+V8VHNccRQY/S5uNrYHpNxAySuL4t/JUY9OEVcdQnuNZsLf462Zf219GJwxludpHH
+WgwXNpTOWVJMBjJHPkOLAJIRPfBgzEFu/yCJQ2XGanbXwpNZutQpLmAwWAJx9iOf
+XyOJ/RFYjVLiK5N6bo2SsSONOwlVKP7nGtaHkrGa6IveUrGT45XdGYaEUzWjceBe
+iCn0QSm64iINa8hUpuvCUHC3muQl9u9/02fsqry43qRPdb/NfdTbaD2J53+a0oop
+hvl1OHcyYasA2CqrGB1Y/Y45oL4LgSaLvDGzAeVn8M5WKB8Af2Ha69Ii5TxkoUmg
+VGNBOrH5RH5kKkM/WvTtA+/fvIjAbNa07W2kkfMBoP0XRdtXM9G098+HggM4pCZC
+7WLJ1A7ejfxVfO3MQvKq4UfZ/YFqkmM/CH7msYkzwtTPqgZBh3xG00m8cem/LkD1
+4fnbtKsCEg+nrNmJhqXxAuWBVPO4qm4LPrvjuEd27Uc9hZppt2E82PHedUFnFWA9
+Enxjz7th5PKPtPRyGtAy4zhi+V2906rXOTyj347qUUnEwZe3LZ55+kY7YSBaRMp9
+2w86jSKY1AZ1ERAIKNHV94dQD/Wjacw7yZUl2ssrcwDjoGmQUhZIorqZ10vad9Yy
+vXByTCob6kT7rADRvyG6SonA/QgK4jBsq4oW7jJAFk8fApE7X63z6zYhE2jCpAhs
+ORkVpkmsveBUid+VgX8elcx7it95QAAnQh+Rs8TGdQJTwap2wB4EhXGZIZqGosS2
+VgTyW/fpacFLGCkHw/CQGnH2w42KYpR11O9VhlfqWDNdbcf/U1gtS48o+IYAxNDu
+goeqK1IW02oU+tVjK7svEW8+BM7ALLRljOuI9v+/1PNmSDeU0GJv+QAeH2h5oCvP
+SPSi7mBx4nd6AzvEckI4M8c6JPFFl9++88hNLhh7dtFPhLqk3j2XCJwfxrB2Q5L3
+cY0glukBBEXXlWUc2AA3Am6JsFHJiT02UZvRXuxYGvgncgfflEr30SJ8sH/LBdOk
+VSErWGVDxDmxeCUMiXUuGg4g0YtA07CVZWjuxwTe1WIfHXLSrfDPoejM9kECMPso
+3uTIi58F2+UxA6CYIc97oU3f7ZzhO5wNyWfbIyiVDfQmbg9BF1WahzTxTsuTNxRX
+45MzQSS/gUQlm3JIiDgSrvO86Iy6vmvIBoeWEtswwUL9BdXUG8n/wsqDbicrTwiQ
+T0lRCeRW5c06VJk+OGz5C2ADog28VHv+rcz1DsDPmnAEx7rpKCpH8ihOogrXls+O
+0ExhEmkdfrbQUt1i0epgVtVc+gBDiJ2WR8EMYKIo8Whzpg7HrlGxzbcg+VkwWEMn
+AeDt/tqlzgL6KZndDmif5DRMjEEZi1k7zsqOkYUw2YZM4M30vBz/CtLStpdubsjM
+kK2KLYevCD7ZcLH9xJI+VWoMvExGoa8dyNhawmmJXNBO8h66eC1ny7O+8gYDtBvz
+nCPH0ZBseEhf3ncDhdCvddXlRDawAO0k/XGG7VyjnuPu9Jc3qCYxw6xtL/bNCtRe
+wbCd4VyrY91cVir9iJQ3mbMC8ygu+fx/kI5fgWoom82WIT4iMDTCHf7thETMvFrP
+MPR9jeIENtSHUkXuPOVh3DhNfqlGRSfaKxylt0vG/5/vetj5uvhyMLkwvt0W85q9
+DYjYsQ+//jlwiAmQ0BWL/szwKoYh9OpuJAWUXwhLmfpm1xWd0jBLkq20Zj7qMmEX
+FX1hGPMFKPKj+Tp99HAo1I7YlnjpsnJJ3Wx0BfsBZYEdk0dMR/U7Xzb7rjpkB6Ck
+AhjzmHSb/Snf6+N/D2Jqo3hOyweKD/NU5UGZCNYvzKH1eFKaKFURkwGwUwr35r5F
+QAu6RF2A7yidMESqt52hdS4FIRIZsfDQcTWKNaMcr4d1gish1V3V/oszpD1SwzJL
+EZa0rHehgo+RMw68nr73go9akHGZBAwAJj2ex/m4YjERV7C4kJnmjAssgcAl9+89
+yS2VS6Kzfux5X6sNxtIApyTbZvl6UCLsBiO3QXOPk7cmkqJl/e5a2t6B5mtYYmlQ
+L1hQwOl4MjntM4II+AbKfS8qGP+h3BIefRf/DSPvuy8rzWFdV+0/SUdZjrPM2jOH
+p/iWqSeioePJ70RPMXQA2TbUMwsP/rLssLJxZuUEWMi6l40lC8pDpFHKQtSuKQnl
+/6kBIT42soP3SAMODqpBt6hqEBV+dO/cftssfQStJzVkftk//7iekPn6iGLDEsuA
+CsHoT5T7i1nkk3dKXvQxiv3DZbcB+9pT5SSCOHTK+LohXwc1HH5H9V9hx5mfWQ0H
+PTSE2FjOsRqD1lZrvhHPvVHDQ2nQWD8AatL5FDqTxbGvtU+3SC/Mxxb5gwWAQNN4
+5GtG7qqazZfm9/yPsYjEL/+QgppBkToRyGFoijLljW8xsdrh6T6RAoTebMRq8DEl
+IYgnXcPT+qXv4qeK9hkLTqTn8WN6Ilt+PnhhFfufhJ5zA9JNBMBkt2hjpNeQMcGa
+ZRsqCZZquBtresc+BgZsIvRrwuSs370b57Jn8i4rjFjSn5Ta8xweUKsrizj1gMvY
+tqb1Emg3gNJVcaEZw2fMMdX1RWJJGuUSBJr6QQLHvHAdbj62rsrlCbwR+75+mZfo
+WIOy2MHq2nWy/qnNN/0d9BOLVDaPDesAwN2pZiKytDGBj4TbAcggbM0t4l4um7Pi
+w5UhFKsGWPAlusGs/GscffULVQtO3TCW7iCE4yjkxO3bF8o6JCJjCiFvtjueE+Jb
+YnG8wkBJemIirwCXiT8D2DoKrmRuS/fxBws3xaWT4i6tjAKBlVMXunfIPKwi79hw
+REMpbcDoSkBFFPePPEHpuEXRKnVgibUWjdyupmJQF0ic33YBZe7cuBUUSbGFtC5S
+H3T8nq/CMXVBUkgoqc/ZLbZqu/GAZZmJs8GZS6D683KMoFQTMQdSxnsE/HJ3tiVr
++zFGEgaqTHxgp/Xn4XOj6osIzhfui2L8eZkHmsL20IqzK06y5Uqf6T3M+TGjNg6T
+6p6Xi/jSsK4ylSxqPNjpF+a1qcg/xur/PW0z91PEtZQBgyRFwC4dIQiiGgZ3RKn3
+FyMS9feH4ZHZMannT8R8mYPE4fzC06GIKqQIUTKFklAw3jwhPSA46vNc4ovBAhnh
+fDQWnZ2hq4kPX6bp5bNivijvELVt3T63wZGs1FP/xIMngOnycPr7iUJAmRvdChOb
+KEavk3keRJL+QO8PUD2c1pb7u2MzE5JpsL+Lb6AAVhR+/HUJITiPtJ1FSx4ATs0j
+KN4a2vNyAquSVlT7pxJdc3LHg2ELwUIDJd3TZOvdVgNqbUU9lAjhzoEjUXL9Of7A
+SaDQ5mNXBm9AznstuTK0lPlYwC739yLC6qKYtPzd6q3AEp3gidvc7FdTIkDni6ej
+ZMSZWP/hRlwJXjc2oz9F2xnDAebKA87bpWL+ne67bP+KoSeME6i+v4+Zr/7e1+/+
+jhHrUK/9QJC4PaWn3aZXCvUh1LJnOq8lYShLYpPovnOdz8bhO5uoXBk6Npt+YsJo
+qBkd4zuZFcj++PUbhUp9dzhuRZwqGW29/7xdYVjQoWOBfvqRHGTN5t/ib3nrqt7M
+t98Z1S6g2ZPpf5CuXM/se81zs/YS45kf6auMIrTYxIhu7D5tkkLBYBUEiysi4T5p
+H/KhJxoFqcIBSwWZ18TzzJ4UBAAGY2FKJWd6tndoRByaTiomLz1AL7/KQZQVS9ZQ
+OPzqZuBMMpvBRnMFl6LSkP9slgi3h6QT41MbIjWalaHxn/5vRLuRzLk1Isy9+7tx
+AXo8OVwvu+ZisNs2oVhUewoIQQ8pnsne7T1NDwkvT4wvTjdCZXdWK71FV9lwVAQZ
+ODZc7k3EO16qtm9oxYfyUF8AVdE8bnJ0Bo/IaBqW6Jc7wH3+fRWrbJ2km9lSaNax
+PNpYg4dzP/an+30eB1e08yq3ouLQwc29U2rh554+5nggAcNi7+43/avsCLXPN76m
+sEzwIyMeiceAgbrZI5Dca6RgtuEIqeHlkXziwty9yqbe5Q142KbKXBamyEldaISq
+woa9yLskk2MKDi6QyVTVPJ8oZ1rqJwJe+wBViOM1N8Lq8gR1Vf7xQq+eVM8Ng2Ki
+lYjfjaDDkceoYgswkccqXPKk80gbkAetxe+R0umMfly4iZVtDsewOHcWTSrj0Xc1
+ZcSzwaG9YgsojJg1Ie1a8bcBJ4jjSgA8rU/rcUqpc42SZ9paSkt+dOLZBAvj9Dto
+CfAI5pwkBIw/dTxVQLfZeYsEaoysVQ+yGhwZ77KYnSjIFomDWDE4cw/0VZXmPP7b
+cR3x0dAN4YaAjVtyrDZCfUPqXWxeM6Df5oTPDQ/cGrz1K/wRKI3wPvsdS2A2zbTU
+BRp6ZcSPnx0M8x6XODUqgl+RBPjsIxXtubDYq05HUm/9AMA7N8SK8j1UAAsNuUuR
+kPt7WWWlPcfaNYK2CAPOcuH6Img/RUo2pi4FoLN0IUyF6jTpLq16YMj150ylfdC+
+VMYj39SaaJ4h9UZ8e2PCWZB0yT9WMGoVk08r3EhrfQ27fhxDptKcKXC2AQufOYyf
+1+vwPWM1PViDCsn9UrCoZlDoVywSzEtIKPOqQMCeH0wPIOcUwgncPbBg9ubIzhdk
+QG4bJNLRUz/hW+X3iysWwHF44FGeymBcGdqycsuENkrEDlXzBOayXNbuY2ZyxhQJ
+GCM+47rRO08YfeLDoDnUwPd62zbqhGXHLr4yuaE7sXxqpJrSQpFWV7Xz9VbSRN69
+ibiLFclTWDbcI+bATi+4FnhVZASRWi/oS/LDJEei3aQzGt3rGTpuSIoVl0xquKp4
+SN0rUXzb+6M6AKGDEYYf6mJ1+yUldaJcLoV4Ue9v9bjX31GHxS7bkbjAj1vIsx92
+MlocYNESbDykGbvrlxYhn39Vg4UrGEanP7yJbzXY1rOwBFRaxrZRrQf/7XKfc+wB
+Bqzyenaa3sstRG1gTuIMAV1sKWyRAha7De2tfVOYg0Px+xp9Li6+HgMKIzqvBpx0
+KuajphdEWdI77Cu62j8kDCh7a5NlJfDrhZyn6A7Il3OK0aqjATEHlRWQtOfcGMJQ
+uxwbxT0JqmQ8/8/x8LQ4Lix3Z0gcE6f+29p8rjrnmcBkexG3Xskotz8et/qnmxqb
+lsQOcO29RB/63p+h/sbxTXhQDZ/JQniQHp+9YxTgBb3ZNa8ly58x04Dau4Ku9aCK
+Zs+5sLChqv+oMrVCMa9h/4N7XL74ni0KKz+mdhYEKIfUDAXK9t9+T9h2Y5od8WSq
+Xi6WWWrOLoV5vEQ9FhKVIpToS6LowsBKGSawB8TPfn0ShxDMo/6rS88faPIolvxd
+9LkP0uHNitW1DrVG+C1vtOdv0xZXBVocupoUhW6987JPeHi1UW0I9XPOr8g1noeg
+f97EnGr6qccfPU7u3wZ6rlNn80CxjMPk6NYGsk5zrHq9cMdSa4zhwBkwBlOjlag4
+IP9az7g9mtC5kiT+q20E10i4zc75Xtj7mNncFM33XHsQjpyoEPVzBtFoTA/SrXFF
+lMXszHzPrpvI2QZoUzvCbf11DxllwJwo3lMaJcGF57JQ5nBZO9mECETvDP35b/yM
+EvXoZHHkMhdsGXsWFGWAO5b/O4+jRGQpZNJrF9k9IybywfzAEyl7sDgLQfIZqDH7
+ZUk0XezHTr6Wg/QJgGmskPBIU3TLl5nzQOUTs1oJ22gTgWWLS3VbmTmLAiu7gVMN
+3IXTUVPPY02Q9uJKuyHbrLsEkaG5lRxQKiPNCLXydEMjg8mmrlXSJrM0FHy+XhCC
+UrV8IMuQljzNAmlrJ+08gDL1UCVnIPm7m9m9IW0EY09NPoUy82C7v4M6vU0o68Zu
+m1ewXwC8oBVNdf47jkV+rZoKyvQWRsacnzzGqCrkWkOWh33rhFxZc3tFQMFvAbmy
+e5osvrC6wK81nrzp/O2D2BlvFtmj4FxqhME6ERohvRTyoH+zUxDCRq1cll/4Z8Or
+0BowXhACgWuETWXTKWnIEW3cmJMWkXwo4D/0rPNc4rcCn+cZlZzXoQOOF+H0p1dc
+81gLEdRHx1vFc+EYz3rxFgtMClenLaCbIgFTAarLQarSulaFe0G+KUsWE44LdiHk
+82tmWNnw72Ss0Lvq33Z4JZ9Hzb9iYLgMXoCwTY6zbxLjB0L1SyamF8b+Ey8ghx5/
+oSRYkXp42Bzy4yGwByKWChACXjp5+952KamIng9FLNMyN73RMHcI2VWfZdXVEoUh
+VQTTZ/zMTlOCbNAPePUrBWRZVkKgXsOL1qYxRaGmamPTYeBXdwDSozyu8k1CgXgu
+2KJgxOLknksi1tAWDtV16ZDsEAzCvitGGBYMTRmXJBtwEdDo+NJFUFfT0dWdgJNG
+1RREzh8IXCREFQBqrgUoS7YcqGeO9jec5U3nEf8Wi+W/JpSo5a7lxxs13vZVnMy1
+XJjBmKym3H5Lgbq5VfkTmXBsfbihFONUY2sch5Cagvsla4ChcMNsq6AP5kcX2++8
+W7aWUqhYe0eFcR/bOBTeyJdNtqfegfej6M7cWHrzgzNfdCFLm1EJ2hEucSLi6Rd3
+jW6UeW7bHIWfuByAdtpGVeqyxQyN6A756gvi0bc8deAyiMlwCh4X2J6vrjb9rti9
+eWK465KVZSZgR9qEDu6HPDuoe35uETZFKE04DMi+jz1kcPxRgk8amB4ExUPy7Do/
+MrCRU/T7iTpxofeQS+ZeBmpU01ZqZkO0QBeRHhYl/g4B1bcBCTglmhmh/vngSv33
+VYMZfpwiIFQrWCFcqimzOLluqDLnuCJl1vKQRSzF1CJmctTPNgShWiDxGt4S1LsC
+iU3MmWiovwTlHGQNKJdusTbhnMA17oz+67U6hiiZOjrmt16uyvqjhujzt5nWFsOc
+U5BGHNMc8u5MxRLsgnQN8UEDk68sjjdJhOGBFMd/46JkV6y5tQDVUIuUn7FOsDTD
+hCwxhIdaYGtVvETG/R+RKrYJ1Icd3QIPsHzFpIIn6Z7X86Z3xujNPBBqyfeQ8cXM
+hpcIHrZZFTHZSYSRTbVlxka1Y92CN7AYNJyXW+lINk4037RTufPmk8L4c/h2AezA
+3d+FH87hmu3wml9arUp47D/DJ+lmNRJy11GDfIfrLGTM4sZQ6fVMFajOkOkeo5Nq
+LE3v7uN2WhG5YYgkXK88BIKqg6i4ROFNh65PUQy34QCdfIoZbVCpPjAv36WvH0sw
+MCgHhoxtv7I0vJjJBs/55Zl0fafSHG2MoxVmasqB2WOcqGclnBq88TNr23Bn/Lj+
+cVX1q8WXcWXI75ya0tonyESpuEGnCWnZb3tkrgHUTD1IJq78bmJbEHJ9NhPG6NmH
+u1aXk7JdFhArSk4avrxb1eKHwpB5aoS5QHk1fzzvrE14DJNkVTmQP6OMaOv5TwY3
+fwOf8acHIQGG/tXrgIAEijbwVCNlKOPzMTjN2OI/g3XVfZQAe5mIX6ki7Y+yKudh
+hffj1+1lfFnpXcG2GDmwkD8LL5Nyh9H7Z+RRvC/Bgvdqz2jPVcFrCPh4/4AEhb+t
+TnS8Ovd1cNcrCH2o9o3CX9iGWUdXT0rXaTjg/2rMhYIqYTbdPfxymfPxdK/TlfOA
+Uv17tOlukvfLFtP4wXxQGuzz+Niitx0LEiSc5uKCtF7LKW9NXEYC+CGVAvWHDmXb
+EjBmdVdROdaHrQsWQCLBUktVflZQ5WrsOGR3FW6+1f4mIImoqGl2RDTwtUAt7XdQ
+E8BX3MFLg6VClMVGLT7zKNtAwJzXqf/qkwQYLU9wOKQ1RlVQH6Xkl9qO2pigyOHl
+U+bR5xf/69/0yi8VyI4gjafirdWzy0U+KzbR540hWuAfiUcb4Lp9kKLGz2vjReeW
+Up2WJTFJ99gUKBOfMG3TwF3lX1yWjNnvIgHCK7YY8u20kwco4vtd688TN0G8VRwq
+dte7JsvH8/EJ/bk+DcoePvI/viUczthtCSbnUfsUMAWghKZOptu/BVMxcyNkx+oL
+UDVUMihGFJyudXIwvcpfNzdc4ojs9VxWrwchsDP3ZwtYaYDfiDMqnw24w2vYQaHC
+Bj6uQKS7armbASuX8/i3EdkK2olN/l5UdeP/Zh+VWyyI42T7gV0MHlne+MFiFRjo
+bzn83wuXQnDqkRYj0nD4C38BG1xohGXYHv/KpH9hPVVwnAMkafJH5uVB3DvKf5aV
+KCnKmh3gMXbEd1nywLE7yz18pxJ9oNZ75GwvpzTZY6wMDuFHExjSkOjJ54GZDmRq
+ipOM6uBYywYZntUreUDUMVX3I5jRxGT02SpfXVkqro6n7ubGXy+EPyOIhRWibUr5
+dpKyDBtJ/yFc9kVcBYCvNn719CNbrh3laQdKU4BTRyU7dfls/j6nm/Ly9yC/JE10
+21PVE+RQTcnWx8InmsZkEO8a7dc6HeZyWxm5CXLKDFj+wMi4dAUG2bg7A2P4uBg4
+WT8b8BSy2C1dG0OEf2/j7CUdwLUYNQVQaEYr3NXtQ4Jpr7O/G94Ka8SveNRfbiZq
+A8mgqlR7FC3KKNyJNXqg6+DqBcdOlY4mAgUAFL/EKHk5WZfdMOyGid3afHG3AKJv
+UGnI/+Qrg89db2bLlbmNSot/LcitBB3uqISo6IWBgh4xda7e0aRpyCUjDZ64ejfZ
+y3Gy/+IyQswwj7pKSAmlTCz/+sb/gwvqN4OMccnp++TizkzXWls1ouMNG/glbOlj
+eSMXNwknvqh1pMqWDo36AIHuouM26l8rQyYqbAQECFmYrHNE1nAJFcgDCSQHiAiG
++gStfmmZCQoXZyP9ITovIPuJjDVs8MFwo1J/l1wNDffAnTGw36Xl4mO13RCv359Z
+4xD6Q/kPzUcC9yhoaL4/mfbqb5PwOyfC3lPT+MP0MfRuRdhVQS3eStAD1zv/tevt
+mR9hSIwfwZ55VqyCcD0eOHBFb4i5D5IgVTJrMp9MPW/z/PfAV8qab6prW8pjWDzz
+GVv2sTsAszM5zQnNiIVuNPHlnpZ7wxlEvOXsm99P82iHcVj2FfkJXiSaDlqchW69
+RlGC94ea2qNSsg+pTIZKtnEmcKCIAy1LoRQmBJNVzSWg95vnHMA9NYCjqtIgNPDt
+hDwudX3jOItOOu+WMtIw/no25yhGiCOBJPPp3yOKT/NzueaaG2A/T70Myu/6fy8Q
+3nl0hAuXeLOl+tOhT3uXCHf/eVJwzVxOy2JF63GXCjXhcwvrEf3V6zuzTkRkhZDD
+CJUEPAOCQqZz/a8QuIP7mkqLcjhGzxaA/Uwh6IMnCGAmKnrJDjfoeB4QxazGbYpV
+Hw5BGFCrzUWR/lkSe+RmKSrMurg4xzRFrZge+SgDdY6EDlVU6MGWwf0OiPxqfidX
+QB7BAv5mIpgsyeSn5BDxnBMv5IlGvW599+P874wxCo+4Iluc1jaykAmlPo5CnxN5
+x+r3k36V2aumG4xK0ULktlc0YPHm4jyhpToOkOjXqDA3blyuvOJNqfkDka5e/+xo
+6eA+iRn+4p5uCf23EzOwXbkYEoet/J5iDkN+kJ4LXGEjWfQVK92DCXSQHdbGy2nh
+ox51rMPsmNyXLpUj/NjS3mRU93iNnuvb9+7IT1JJfZT8eQd2M6Fxuy914sZlMzJ0
+0hymTmEDdHf2AIxiX+XoeupwCmUT95Ne3aYvQzlow82HB0O1/NlBqcNlEnopU2Ci
+xqhfp3p5958bXb/G0NkA4lJ2IUyuWFBwTpFz/DjZxtUEdjXrdvTEmABRRg8et9bo
+Mk//At64RoAY01g6L8V2vK/KhzS738sPDEDLQ/LV2DA6AmDAUAddLyQOpn3+t3pw
+/4MoOEUAcBwMt/mGwwpVEN/+d6vyWVxJwrGLAUPS6vkMXC7c/gldS6JosRbdWI3l
+QV9ZfSoPm2pD2EHSUMAVQFclfOhZ4KtnLAwW1j1aivY2kekF9bY+xzv+ZmX91/pt
+DKtv4bKZMzurBtRHKSbnmjE2GaoZwRCZZHze2IyX9V9N8ZPcOCBK9y2R33gLWtOe
+YHeDvrl96E8OsPGpPD8uFHNvHPttVKN3RvVqoaR3bXoNtz6NyvU/+qYVdHhJcTln
+vbpXI0GbUMSEshKvY24xgsGc5ygCgb+WG5gB8QptiOlRzigFDx4L1r6B0rvBUyhA
+IvNVgund1B7DpqCeh9aycQwp2WilUrrGhPkkkxC5glhz210Anv/xcfc8VjXDezro
+tWkY7Wsf7Qxcpp+mkHFfIZvxhG7xOeOMUx4+paGf5Wkjl75P+DIqD8oivnmGvGtN
+8KWpczAKphjfYLhKNUv9IyRmTtf294I2rrKEL2/YXuSgjY4rhLJPBr9Geuip2KOq
+CjFee10ZmbW2kCUE8e6Fr0O/ECpcsNyA+B3bhBC2yp50LSULUC09TS+000T9gpAV
+I8XnAUcUSabX23M+z9FySnCvdvsMOu+HEKs26e7uIdAy93ZJwtm+mkW/3UQ9phBq
+MLCWYQwFMfEXeu5nl4TjlHUZPkAxOykdu8W+Sb3c76i2Vo0LNeMc/yOl0E8A93te
+n5MOL5txVThVQP3PYPJ6tMSHZWELu3jgMRppscnjCUUvRuIWfpltFBvTSMJbhFrF
+IQY+UWinLTZ9UAAlz7s1qrtIdfkre2V9B2jFL1jtpMnwQmyoZM0jy7xOtHFpeb/v
+fvmJRgEf+sMZEHuaCq05/z7wbQT/q6PfZACf3anUZo/njO6s5l6fVOmpcZjRp7Ak
+x1CIZmTe25PIzATc80zDgC+bEIGjPb7c0z2SCihpcTVcTSM6eAcui6oA88Oh8R2p
+m+ikaFzeWFV8GlxcqQkiOyJBK3yWD4QSc1FQTKMUiYeiypq4Kl2PiSUhfP32gd7K
+nGv96S2HWM0qTXIxdHXuDkexQ3JS9GRboMqplbUXn9P81pK3GjycGlYFF2HQylQ3
+SrejGdr3cuDxhM4ykkR4OEEsERAYrHLxWMyVYK7VTr1YQ9xCrQdWMQd+jfOUqG8z
+AgIIaGYltudrg4EPtq3W3pjeRNAeVasklzGfezb/Fqtwi7zQyQnlSIrzsaHwE5Eb
+t2Sjhb4kEL0r7yz57wTiADwqRjjOpt5+SO0HtEdkaTuLtU4gfmWL6RCRbEFWHC0f
+Lu7qIxVXHT46LzWDqdxDGI8SAP0Uv87L4pfctuf3webEg75C5weUvVD5/VKIZZOy
+ioGRjnvuXkiqXEeM36GtfcVS9x1aAwIAfv8TZdwXgJawKyPTMW4YSgBLxBcW7l7t
+fRqQ9IQ1hhh4NqE63uFJNhawz13PWA3ml1RHxTJptkeg8AWqnyI1YbzLcUwSMAXX
+14zd0JW5G+I5wXcxVpt6WqN2e3WC+Ouq3MZdSmsjhGGn/k56KazGLkm3yLyf/D6v
+LTgqTjTsWpnGENr4u1kaVEKTHbRYyhs4FkljYSU/sQkZ1FDUYbV/jHozNa7MBo0+
+m/L1AS/d0G6OqrTyjhrGOTNfTHh9GyWe+pWFV6uaTZSGg4DUhtGADGZU10Hoe3IY
+hYRAFVbg649JNbAb3xLCo3tHoHPUeZCUuQYsJAzESy5QfNHlcV02tC/eJ0hka45h
+1aPUAX1y+qSJc+OtnrHjjTS5pt2NLfZDh9B68noU4T8/x5O68stdMRDZ9GlnXs0d
+ISKU0Q1zTSaly+FUhBabF9SjhbPCW/Urj0ubqQjVl/onufgABrkyMfpzWACC688q
+3Bh5Ey8xR5fPgzKBuzXuFOWqP1K8zZrsyxSEXoTnvsT7b2/GBowBtyHEx3JUv2A4
+u2eHymHGJONH7jzwv3QN/dIiEFwmVeqYKVMsLpVObNyE0FmC2eHj4Kf9QjdPgXl2
+qp0biicofnlADm3QO45uQV80iLteTE0qmfo+Yo2OMLuDG5/msI3wTOq7Yk+rd5qF
+CAbvQMQhvRMb+PDTTepK/QIVMAUAlXz8jNok/FPRutSKuRDVptXMgLmHP1NbBeER
+WK1Ywzb5iQIQZ9Ue0T4JhC97DXivAe/AucMnMMPMRv9Ezz9+ym3Qrn4he0XMqVae
+7JZZ2vSXsyzcgZj6jnx4nCLxjPHsTtIhdrNg42nWQkCuRmtgkl/zEB8TV/bjw/Zy
+KdbirNsqhiioscLeiZn7o4oU6UxM/AjMKf4gkYasL//HDuBlOsyy2BoHhqoZq0Y1
+pYqWrcrTjBA09L5ttPDsxBbEcWWsQmPiHlJdyiHTWhM/jOuvJOSm3iheggLKvsH6
+j2nf28oycBXvW7mYumeMGRare5VdFowxelfomAlDlD934PJqTikPgK+WwsplFEbD
+//CXz4/3HBanby03Q4SaeoGVFe003J7knvIUdm8ZGT86jv2hkOAZIegaYlGUPlcX
+MJwHvE54SqtSywkYp1pKOHvNoaHBH/R0Lh7MI3Bix5fNrMVh+NZzfImsTEE3wo1C
+c5OuilY1srK6LV4fwfwnUQt5rQosYyPqhjXazcHXDXVYOsQf7MSVH/qYmauKQEgW
+VnvDPO7hDPab6rwGpTa82w1ZQ93bBzjOexo1FsEty9UMwMsga3vueXjVLQhpfaLC
+1LDcNlVqBg0egXvyZenZSpZ9PHr6N/I7LNFoR36lSlUsGt/EhrB25WPglzMPZJJj
+pEXtjK8e+YR2X2XKoqiaRSmIT5s+aHkQ/LgLVrj3lBcGyc/IZrGDYEzdA8j6NWyq
+M+FeR1W3Wm/Ud6i06lgJJ8un2WCd/HodByxCD44iYxQfZC0MpJNxvA1DnMe/hDi+
+ea8rpHa7VCQ4OMEX/0tn31yn5yD07QWfGNKjl9EuLT9oxiiirU0LxapTMQGgTBro
+uqmLQIR3c2hvkD8FDzWkgg==
+`pragma protect end_protected
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_eth_crc/mentor/altera_eth_crc.v b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_eth_crc/mentor/altera_eth_crc.v
new file mode 100644
index 0000000000..f45669611b
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_eth_crc/mentor/altera_eth_crc.v
@@ -0,0 +1,715 @@
+// Copyright (C) Altera Corporation. All rights reserved.
+// This simulation model contains highly confidential and
+// proprietary information of Altera and is being provided
+// in accordance with and subject to the protections of the
+// applicable Altera Program License Subscription Agreement
+// which governs its use and disclosure. Your use of Altera
+// Corporation's design tools, logic functions and other
+// software and tools, and its AMPP partner logic functions,
+// and any output files any of the foregoing (including device
+// programming or simulation files), and any associated
+// documentation or information are expressly subject to the
+// terms and conditions of the Altera Program License Subscription
+// Agreement, Altera MegaCore Function License Agreement, or other
+// applicable license agreement, including, without limitation,
+// that your use is for the sole purpose of simulating designs
+// for use exclusively in logic devices manufactured by Altera and sold
+// by Altera or its authorized distributors. Please refer to the
+// applicable agreement for further details. Altera products and
+// services are protected under numerous U.S. and foreign patents,
+// maskwork rights, copyrights and other intellectual property laws.
+// Altera assumes no responsibility or liability arising out of the
+// application or use of this simulation model.
+// ACDS 11.1sp2 linux32 Build 259 01/26/2012
+// encrypted_file_type : mentor_tagged
+`pragma protect begin_protected
+`pragma protect version = 1
+`pragma protect encrypt_agent = "Model Technology", encrypt_agent_info = "6.6c"
+`pragma protect author = "Altera"
+`pragma protect data_method = "aes128-cbc"
+`pragma protect key_keyowner = "MTI" , key_keyname = "MGC-DVT-MTI" , key_method = "rsa"
+`pragma protect key_block encoding = (enctype = "base64", line_length = 64, bytes = 128)
+asjskLh1QyHNFXxM9J3SQ/5QI+zH90IiyzGOmLrra58uBXKoseT9R4F1vWWTkTBO
+A+jX+cKCdn++ZYUNJrkuwP+HdXbNuVxkMK/wfWA7w+AEiySjEWYhPLaVTC4RdJ9Y
+5cvrACUmTl2EZWBry3wnZO3gbiJkbGNi+JiIJdxigus=
+`pragma protect data_block encoding = (enctype = "base64", line_length = 64, bytes = 32576)
+q+fdACVTdlknZk56nvdkPuqYfj3DbZcBaDv85ValAOF1+ojrZki6GvxM7O6BLRgV
+VdajqCydjpw+WmrXNhD/OrhhsdUQg7vFfY3AeU25qjEGhJMaW0ejZBQfQx2icqyu
+dlaPnt93VtkYI9L9t01ijBTY4dXXQ+fOVPjjSXolyQdyG3ibyCJAZcqF1Q3Q7zhp
+rVSCtvjRZTuVj6ftdruv3hgSBnuqx3JEYNnOhXqAyhXiYgcwc6Kq1MwLEIHg/5P/
+5Phne89JyM+GloIAnIShGJphbhzFXgE/xXoGXBmvSRo9aJwRXjtVEFH3Gk8RAznK
+kYcQxxmG8ShOqv3Oq24KnZ+UOTf7dJa0GsE6nbkN6q2WL4VfIUDH65qgIfStncTR
+WS8IDvMV3RHHNBTX7vBCUuG2Gv14/VbMyGa/SHBYFXej2mZT5Jyy+qLVBfV7y0Il
+vunqrIEkwk5ZGCDVo2fZUXi1Q/ZQAuVZQoWRe9HKA+bvw51qMmb09FINQU1/1DRx
+UAH1DYGP5gQ2KVqOZFWk6X+XdtKWtqasRkJasIn9RzeDlpUXeGE1GzZgGjjhuxBA
+7KvShMhkcY8WUlT0mn92pFb01DJczZ6cHHp0ErvL0q35QxAyyX01QZqjTnChTNfc
+OTykpCp/SBQZGjzO3zyIZzm38/3llK6z6LbgXTG7SGcU3uRGl8UYZAINJnESKLoQ
+HSRY9gKc430SCjlvROgAGFQ7i3Oi5m8y0Xv0WloMZ6JayM1ftKv4qQW+vPfB7e8g
+94RIwzCJX5H01KdQwj7PX3oeJhJB/Je4MrFSbzRj5d9fIZDnTaZX8EOk27PKBs0W
+WhmfNDHN0x296Ns8MszGUYr4o5R9vJjP2O0yXL0A3LZetr6ug3BjSp6Sy0VVxyfC
+2UNIwPa5dOKjeDZHWDliWmxyWH6KMXMBSRs5P+6HZZkC7HZ+R256LFrquc2rekmY
+IAKFnWzxB0oyQfQCWTrnGO9DwTafsnpMgCNQZsPUCYhG6wiFVkpv5UUE6ky0ii2A
+TcavVJMxU6QfM6kObLGnLLbpNaudjDHiZSN6Tkaf/OSYRGLn/jgpOBLBEjMc9DMH
+qIVTQsR4GcUUFLi6kJrlHQwOVbvBLw4QZPUiwnKHupo7+ckC7G/WYNTGjPaioT/Z
+IMaJniZJ8wNynGkj1om318W6GqYj/5Q5aKxh3PdSb4vvjco4/Z/L/zwzbswNcSZB
+HHUqW3gfkLVR/5SZg9915uS0sQcfZUPzmSq8qeKLkj8kPsvj+mROAZzkLYF0JBQN
+YgjBh4zk3zRaNapm95Uy85LWvvtcLZ2peezx3lgu0YeMvGAGeQWkIQ3UYqm6SEU3
+UgyYdhZ8nlY6vevkOmCJ+gvoYCRM6VIlTZhUrsMwDbbnkynuP8pbnfVwMCoqv6ni
++0ss0/Y43vsP3yfWMG8xgilMf5AF/iovBAKWjc7EJ2CTRu397ytuaFI6DowoNREm
+20lgfInaUy3+Qds0IJBpPtNqv9+EokZ/bTxQG22sFAVztmyy7mLiT3Fi2YFqBatv
+ttfVNJQouUAyZvYe8pKtN0IR8tESuIK4DWFZ1CYs/fl5aEWjygxOa7bUgAbXWHqM
+2tMXe3O3V6UhOa2H5id82J7qAHDX/JNTETNrmRtOpcmd72jSrTUfpKs3MVcKUrCF
+/PEILIrgLwZVmsgbtiaoyuL05xX+ZLGHjL29QcBapngtBLI+aIm3NgT6GD4qpLvT
+pwFFWJmYKLDwRQZoJOqIiMV3AmO7YpvtR1bFjAISOJJTTcbpXP6/6JvUD9hrIFkQ
+p/JcTPEhvLKtMajdkPH9tw66rHrM7HGwPIvBFUBFQnM8C1+Dw4Pp65PABb8I1B1z
+KBSrUy0mmLCrLwkcHX1uJTLfBKOD4zqvpaDduwwPwr7ySwP/sHIdaozHQWQO8G4E
+WG2BjOn3TWC2b3RILPIYmEXwSoAsge4xGum0qFMgvn8zPQ65R/bvewVJOBE+O/Di
+hBIfAIHxzuqZ4qwMhFexHCF9myto/xPgq4eUyFCVPzRweVEdUaPTjBRE0MeRAyu/
+Sw6WrbdB8Al1MUJjmxnW563IXZVmZd3oXm35KyHEBD8F5Z8fyNJ2st3bIR9fKLCJ
+TyQ2g/teapOZw47MDGnhdXAzLg1Gb3zrL9pWlN3bC+A99BWywlhtrz3IYhJqqGpF
+zHuKyIeok4UqmAjRPE0mxa+rEtW84zEcQLFCR6SboKgM2jmWtVirMCSK9eaSnTZ2
+/ilV2/Y+kHpiHdSujRv8VUXItTjNnblFfEOQBUYzQGPejPBoV9PY5aOqhuSxlzh0
+UDFLJ/fwE+7Kh95qrcbB+l+GKu1hTQiVIy1c96ZmqtHnaa8vRDz7QIIj6MY4biBd
+Ig2zNmdFArLcTsuzt0N3+kyAGofovIz4yL6Joux5731YFVS4APtXz7Hh/CQQlOSX
+d20pnhCxNZp3yi0GoUv0VeXGo34NiszGtXuK8hidhJ0AIvFbizmMtZF4ryrLd3C4
+kNixhfcE32MXuai16tc5wuM87VrILaV9I5hhax6UKFlxfPPOVejBxUNOmPavWJ4I
+Ue5aZOC6ww5JhCYB+qvKqcmdY8a8uJMQtMLxEMentLwdiSQo/vzNWFdGNCJ1WWXY
+tpknRUdVXXKANze9/b7T6AYrOMj1G8T2slAnXkIVSZd7CdWeipW9A1rWh39EF5Ok
+996qJjk0QLbOxteOs+Cg2ksNkNOn3iGkdeNVNJzCPvdLY+gAuZmlj/QOudEkrPYt
+fIlxJxlyupoN/HY9tQtxj6pZmrl8KG8HrnS2BUIFhH2xQEMIDo0UkhM7/qt+v8wS
+1e9Eq/tPynTzwRM+1MI6T6avhihdvjh4BYPFLKCXYMRNdQD7UUPaG4GPGPfL3neX
+YJeL4PtUaqLN9GeElZ9X5wclPgY6M7wyAJ/eMgrqtAXi7UesvtMViTuXe6zxxqDB
+3OumW66+lPMixslS7QbwLzEcCE4w9q5M25Sk6NNIOtUYJazS/BVwinkPry7/8IB/
+n9ulzliE3gPY1B6Lkxxg5vGHfBP5kqI9T59hwKStyJ14LCkUJvaefqzUCBvSYIMC
+Qb2V+f/u1LGowKafoKRf0vVNDp+o5drW+v4uxoF9HJpBJZbYPbgBBBKliM57EG6c
+d6LW2S/qyyOWUkjHXryOsjWOh97ehTCrxW7QfSCX7s6zStb619WRnP9VEx59NgLJ
+9qrcOLTwocMfTlc121o+ap16FWRjiSQH4DiG72L2jug99Aag7SnvDnvpVzhZEdRu
+sfcppmodaWYuPzvLKwswecofePF50W/OLg42DPJsyzYQ2l6nDemtQs708VolwmmJ
+yzrb1OBOSe58u/J+tSmzfsbzLi+uo8zSFJEgCKpQ95D0mzMXsWBXWafYJWMGyfbu
+qYrbPE5bUla/XzYRZ3jxDt0QOoWpgBoUVCltSPo4czS9CJ1t3hr5sAJy1EJ2OnrV
++mZLDCcbR0UancLZGjGHxeZjuuZq3OqZxDPKIlH/rDgSJJf2OAkDDGWBpK5oCyt1
+/RDffhQiS0IIcZuX0RImuj6CnM7mokJvqDQT8o75KqzftD5SypyCt46LW5rvd/CH
+5vkWzqlzbLY7fzF8BLi+DmxLddZp1pkHxABTRuYi6/9F+TRmaYek7ZppaFj1LnID
+CH1p1nOZNZTytuFuWgOs1kk+zTAK7Nz2X5x390oMjZ1Y59UmNyf2Tx6Aiw7ir5Zn
+mPWaPqxqpV8d/ow2lDtWh+fa3uVyUvh2PSNHiIhMKT2gfuazAWPtGhqx6epZsGmv
+4JbLylBBCa00dCircY8FQ1+2V8Jbpp6jBUbnC/K3htAyfegQ6n1qG1DbwjAotze1
+INgd4dcQSNYox/IkIXnqglObmhclrTkDlIoUmTlaYpo01eaAd9/JKgkweW9L4wrZ
+eRDSu9QvBAgutXqSMCXzL0YWvVPAj/J39Jl3ZSIQIiJjSTYUMTAEqpeT19IgPUsO
+L5+z0vm9OVeUN34Tf2Ze6fBAQsrtY+76/T+4HobwYzOW0sEbUwAksq1HulpwLhVG
+7k2kwNkqjasls74c3DeN9yyWP8M6rIb2ECtY8TK+Yn6MlqVvSTTt714T9A4Anj8u
+N7gISiYCmAd+7N2jPKRAddCa7PVHomz07HeCzsOn+ejIMeGWsrDvzKekVnxuVkU9
+BX6yov7rKgP1jdt+fixT5Yq7o8l0nkGgEr6MGA72qj7DmGd2fNJ2bbfh/JZIhz5f
+5k2kvFPsGwCgHeRdbspq13TWmt39XrNT6proK3+Fa8jwthSqvsmUVJsOtXdabzcs
+9lXzuOCJtGU+B0ntHxI+6aSoK0o6hMRNJGwBcU9BWdnNIBh98vl5/viUA6RIDuDu
+Y0CiY1qGP1ZycjmYVlZz5cO79sBlUUQynunZSqmagyFjbkRGLyL5UNkzNWp4oBTN
+oTngZaU0P9JZ77AfBiah9XhVxSjvw0qVnPa5uWfJRDZe+cwEQkupV+uwWTAPfhK8
+7qXySDs5CIW7jGy5hYjLcTIhxE1rIVY3EZKJO1ElxfQtLxonOgM2PPEJjz7VELDf
+umjMFOpdosy3RFahwwcOchfuWJEFXHGEwjND8h6/hpPcigv6yvAVwpZRbhK+L/jM
+4N6EDu9yjlFGZny/WKA6ZHavZCgabhjZwcZnxce6Lx44MnTBYtUvVjlo4d19Zzlm
+PqnJn7669eKorBtVvvBnOsrxW4Ti5CA2KpyyKkjkEMDiXoXv/RAVs6b5eqj1E7v4
+lfv2zQyNNBKsYYj413nzkSE30dCNpXvefMYZNZuIbNmxy7Qo3O88js/A9bev6yJa
+i8zAspucudWrtzg8OCtitIL1ckLbi/CKNtwM1S6DxkR1v15evO8DN5Y2aRgeZprE
+5b7avxq/PlXdjQii6z9qvF9si1+f/0BkSxlWnh5XDWx+AoQwcUSxyNWqi+YF4LtK
+ph2RI/rCbEeyO+j+Mlv6Ys4vMWJSbGoh9+DzyeFbPCzy7/za1gXimY9UsrNj2Shv
+lNv8YBhtV3u9CNn7NJ+YvoUOvuFi0Zi5pLF4vpT0bBBruHeMp+58oOwdR6RSRX1P
+OBOp5hSW3QbjGJow67n0xYKUtVcICWBC/xrhp2QLIMhJFuwSP+ITXwh3lhJ3XyU2
+iQDsRVXHiGEkBWsr0fTPMkD9vg5x/yimohGO+JYFtRP5ItL7mxB0VfU9/DzWGXlL
+Kj0Btzz36nY0TDo0Np77lrhsV4FN6EbydxrYntdbL2usm2zWhOPyhhTil8gRcalj
+l8wrgE66fMI3An1sHnOt40cbZhBuTddfS1m/K4RJPvIPoykIy1WrI2zP6Thvhq++
+mWrRSsiTgblKHaBU1BduKUHnfxzhTFe1gNw21lwVdWzcG468idPyadp0Iy5SWo5y
++NtlBhSYxRC034itzw3qtBp8taleyfuoDaxvSZfbYLa34zeQ2AL76sRyrSIm1SvL
++DHrsr6mhiCbydk2DJNNavXHlfdKAdR3ew8BGaMatT21/td2bTjY5c8zAUJ+3So5
+Z1Mve4YpImjr2iLBuJwHKlP6WXl9lhGuS0ftetawxPxL0BatAEAUrYZ6H85kouAY
+L+EQtt//k5PkHLQPpNzk6INEK3wZH8/6DxmVgqny+pYEug9Xa5XzXK/+6i6MN6Ze
+8Q1YG1EFa/Q4Mfr5eeqGCvcfigIKqPvQk0ejARa9yhhAubhxdxIo76gUxKYkqJp6
+K7kUWFlhgVTvcOqrHc9F36y8Xj+iZ11hOHUOwBMk4IWkXiYnE68/vZnAHlq638/K
+yXCFrcuPqeEzJryUJ/nX27OJwpU3USvDHypZlXg8FI/5JOTn24xEfOOhJ/3NpVH6
+qBtC0SFX8qrHUcqHIKAybdU48xnhUIZIwGqHunjUHQluqjYDdVTSI7Yqj7i27iRq
+b3Mt1HhwWAlf/l0aSHF0HHQU/yfixBoTWmnFKqyUygDpYqaWOxentIoMj5kbTj0r
+vtwZ5PDkFqwwh5pvUNb9CsVvOfR0qmsG7PfjSME0I/R8d2NW2xj0fXRhZ9BRj8mK
+F31m8z6/bON5ours5CTQJ8Nl7C/i4psDwMhAsYyIXXHIE0+4MmarZvC6N4GdcfJ1
+Ono/n2RfKrfxXsjl19k5OR2ofmXCTUcrjFbuyUQNEgTFsrutAmXTVP/VHbuqbxh7
+BbBGsaac3MiIIvuY7rjKdrW0mHkgUszV+ELGCclA7PmMZh0at9VQSYDwvzwg9oUJ
+KNGhtO4Qbm6Qe7UFTYPYxb6amNo8eM2IibCW+x4+JW0y5fHwj34q+kqWPaZMOMzy
+rNvl+4WnLRZ3aJnEkrd2l9oevUNq3FBbaWulh6eE+h+PPn+rnCI5JxaQdvtl/+Wm
+1m5yQ5qjMJ+MHfXgJKhOBMUkyoNHjN5FyK2yaA2mam0GetG87NHoPr8u3QRXq52b
+P69mAV1MGwkamYSWPhviE+4oTH3p1J3GruC9tEvoc5PmFjeOSVWNsyxbH/r1U7QN
+kR6alH2HnrDvotwcyIACTnq5ffKgaOAIZJFsykYMz4Qk2FNrvyVzYgSwOaf8CgEl
+nyoCYQg2E7wzg/52YiuBo0D+YOQcUbtsJz3hFHIXDcr2SU6EjOXdTQNCQRTv1h7r
+ru8hyBE2irthCwfmpAZxzBzu9yqyQW7O26cSN0lXRWH9mhWGZcBWHOUFL50VE2TH
+xQU8lYjkVKpg1WIRDpoO8qKxpKyddgdzGqvNHe6Utc/xE2K3okeqiYnuNvLPhuzd
+N5uBfT58VrCq6LyvPxCD1V5xVqQgXfvkOVN3BKX2/J7tmVxV2WUOgTMIMj4E6z/r
+FNsJhg/EasemviVtFxYxjnM4sJlKpTgUqDLmW0K6HjgxIZtKRMDiO+CjBLqpFZG0
+rMJnrZY7fRkvsnjUFCvT2hFcL2v/gbxagz3sh+qkTeWwCeVOJqb022AtxHoB8dNz
+mXEhrYPY83ZHqcFQRs5jXWm4FONSFFz3xMfuYIrz/kn8cUZ67721Dj9IJBJq/Le2
+V7i1IOMKwZNsS8Ri395Qem1c3gTMogJNHwnHH2ciChhj49vpK9hkIZ1WrWkkTf+j
+NNs2BnCePuuKerYSUU9DWgvW/zB6DPgf0VDN5kf8geZ0M8Tj70NCmqXvUg5XPWJi
+5BFM+3HCt8CxOgA38XrL2w9nZBK95eYSmeTD4OxKmh5896EkmV7QGHo07XOHukW5
+rLt2kot5+bzx/9cF603DsfpDJJtDvor6Wz5TzqtXVdCVaTrcvveV2fD//HoI21P7
+v7tV569RKnsjdllA39KSQ0mooUg7Jgig78DhlZWIEL/BeTJNZSdSFuSk8SbHzEY9
+iY5C9iecE+dnpClY1jLtITywh5bL098LWSsvL6irnN1DFHQSto8gqECW9RZAyF+/
+lMzCISEFWzezCO0BCYn2piAfLFpD+zxYtTUo7UAGlOaAsyskIZ6j6bP3p/AB5qOt
+c9Os2Vud5Ue/V6BTM1Zm8br41hAJWphcxzvt/zwbBNc8hpAKvCLYQMGCEvwW0D/x
+M0PKpJUUsGtUoRwEokgRGAMgAd5Na6+/0ZHjsbRj3WQZRoNgPcfbT5ssReEYtxrH
+RvgGKJyNOS1X7B5S2cDh5vXNOUa9pQCrwSinSr6oqC7PySjDXJ6t3Xkb05RBHr6R
+LnQrWDqhc8Mp3r8U+tM3qks2FrMKYwY20hCONW9MJ7AXq9oLMFeIjEmyVYtCxs17
+R2dt5GPbVTB6pU2u/ZrsiBbRrW/JAfbSPao+ec4lDOtCUZJtH15L0mZK4rKCnV5X
+0nSACrRuhQmtkJJC+n3i2JVrf9MQ1Exx0hf9v54kHg82B0Q0AldPdOVfE0NVaAI3
+m3+IaQ1HQWPp6joevrAZeEhHG6VPglMQRRFHB6nFDI/bF1KujN08pIDnSj7DoQlk
+of3nQilSE15NLv9eTMtbHmXdkyYX5RaQ9fL3T6bHx1HlsAPxqqJMPQKynXnqGJNP
+LjbLTZ7pO3bOuNOw3dYOfmkTxNqzGpCkoZU+sdHWpDYpyUphizpCYT9RixMbttIw
++9ga4h2wPz8tJN1LK1ux3zj2s5jyRJhSYe/zc8E0++dS/BU7eVj/LySL01NEmNuE
+bMbMSHfWIdcXHQMgs2tPZnSI/P3//Uvm4UBy2RgASQKD//R4+CdAdvBtLNhB/kjZ
+t/jM30mAYNHp2eUsb1FxkhoVzarjyGTwpsq3EEngr2pYGIqIwaTMyqU9jdGlOydv
+/DfsBCCyFq74jAFGFVt6sA+VFFWzCUUBbE/oZDuy6uC6LwHYHBHFu+GJ5XL1TRVL
+6DRL/MsQZgXR1OLBtrkBXfLyRVdaPwnIBg5Rli/FbgN9EXsgUB7iE0SkD6bVJOz2
+zcO+khbHqqLadgC0sHjjAhqiptVLvj8XvAfqxsBD4QD79a4Ww6/+YvIN2qzsHpsW
+tBiAa83XKzTne+SmMMgyjhRrGhIgCwHCWA/xKm0TpMrp4kzsMLJEiiNKJD8eIJsa
+/WpLbi7wOxqF/uVhn7WYH4bZeuLCfIcguNsr2rH67eBpBmgXE08aU1JU6IU5C6zp
+CdPrGGnx/ZpE1vv+t03Z8LcLqLVdkvg9gD+gwTvA9zdtSVlK/QgaQJz86eN69AeG
+/qmfxTu9QPetUyHy6V3RTfGCT241v5Rq4y339PBPpH8wPuuYK3GsNGdfbpxWDnJx
+UVgUt4SR9cd50n3L76bDhhQME9SYd5Rgt82aOqfM7v8AKGAmTO/lO/HRCldJF4hm
+hCRzXCO6l5mACuZ+yz+UuM64OyH6ECfyeFIZOSaHNC5gLCWlJaUjEN39br3g84Uo
+AN/u0R2hvayAF5YVe0qgg7pr7Jl/YLGIIXdYR/91IAB6s0YrmMetA2QRRif6sFT+
+Qi8kxY+JMKXgaiH6Y6KknYjk0mukmCoaQxmis2Q+mTHXuzEyfc8nF4KpX9qUwGz4
+nPJWx1MKefZnRoB8ll3Mj/SiD9Qn38AdxduBWwiZLN4QN/xej8HGpEuYBR6obB2n
+rkEVEv7mgdUqXmo43G35XEBw8OlP4mlDSfAZe/KLFY9gzc1wtKH+z2DxcScVbp7Z
+tBsTDyHJAE2PYKd4cstOMglQt8hWMc6GzpdqLjGY7OCo/ga92o5o8Gaa1GiLf1lK
+ywaSYTqv+BxOz6+IhncVosArwE7nqto/+0PurgcvQOUrJ8d9ZJInT07cmYLaeYCC
+iUpWoliJ/EYMtsZ1KxcBBwwFf/BNpGviLR5R+bSufEP0lbQmHuKpvMAhljS/w30W
+RjDeTTcgGTRtmPjaGrFMgMsmqghnTYPzssgvhJqW6HulRTvG2d6LpOAPdeyWEIOh
+RQcWVu6zpe6BIKIOleZaAQq392nm8hoqQxMuheclqN2rGeTRlgpkTH+O86uPxLKA
+97cIC4FdnbHhS/teofIif+zL6tuecbjqawGOJzDZJfG/4BCSZ+KYhV416wS2sSpT
+abp+G7Vcds7qzVd52s5+tm5l5GTjArhZWw1IbXZqrpvNXeOI9sF4hyD9TT2qxTsu
+gngzc78/Qt+4eGZL17blf/zOGOGclADsmZtl4Lh2BAIy5elRN+GEOmKyVnjFye2c
+H/N+Cwn0ozePD3JKKcMo5u3ww1djGoChhbIsXA6CxQS+8xonENWwBVlgcIF9pUUE
+/NDNWteDqN3ckn0iSEhN1NY+toAXRGZeS+1Iq7DYoxz+Wu4qpbZ3rGkBJFIR4cEk
+Upg8kK1R9dXVUJcLlBLGllUdOQPdPeDliw9F63yLU/9yJ+s48H/MEJWh2ZptwBPt
+v+Sve3L5c0qzc0A333e7kCxspJy9sNgj0HIC+8qkDITD/qGSLBLZGcRJxL5eRf+X
+aHVPfvNxLs6YcANMtl3CcTT+ceM8ztK81qJ16VRulgA+Ns//GJMxzvKMiLTz7jQJ
+V7FaCP3u9IVShrG5cbwqu+otIIGoIt/+ne4o0yoRjazB70QqxlHa+7vx6F8d3m3B
+/vQ74DOg6UWfafIFjGxyj9HaqoE7qnYwlEdsRKakaqzbGn/QyWy9wdq4cvBT82eN
+/u6bY6fwJlYGt0Ex7YF36LGzEEQd2Q6XGMh3D6SeWgGJs9WYXPrU4PEa6ShSNemZ
+3nDKgD6c8sYfLleABdfgCMSWjZbWLYWkVdZaWpdVQjBrVVTZsZMv1c9ww2P3yMDP
+7RO44CP3wteOo3cxO+csdJrSUixig+OY05TXnww8UajLgZRhTsmjvWdDJ9yppaDQ
+WXqDupC6HP+Wn3r7n5TuwxAgzHQpU+Z8VP3WLF5xrwmqrouiI3h71pi/Bt7TgYB8
+4S/kxrA9bUhwTO+jpKAdIc7pax7wqK82tNcffr9zAm11H2GgX61r83bKVnFtKpBU
+VsIFVSoHRhNScd9zZkXeAkqugoEJ+1Ucrw7I1HeRxuKEDyujVpk9ox0tgc1Qmlb/
+XAp4NBdrJc1Lxckcw8/NwtbrnWkCPBgGspLBOW02VV6JiRcikaCHnSu0xCVUlrIc
+xT8JxqoM3brjUFl545h0FplfAefia0KX7VYLbG1wqv6OJXhpI397lGQvz/nU9Jdt
+jiF4f4/bhz6I4oPr7uWrBQsfRIsPXu6ymFD6YnKr2Kbpz9yv6tqDvja3gqzGhnss
+LTiCTnRsMQ3djmWOv3hppUVIvi43Z8Vn1wFQOsd4Aq+sUhgcYD6pEULAe0CNRNM+
+CbfKzSAwZDq0JuWEgYFtu08VVwjf6bujtEQIdtKTtD1HwToA3IUyEFwCcCfMQ9O5
+UrVjC7BDDPftqQmZ24juJlhnDs6sZMSnZWhIPOx6aQF7jEgnijKGgo3OlXSNlNcQ
+LiXh9GY89dqZ7LpXLAY+Ic9PQRv7q3CJKEzJRY/xPypZ1ynJF8Kxvy6YYeath0L5
+dcA7Nd/AbNS2nD8HqTZCrzQIMKgkSYfqYTO3GSCQ4lmXT3N8En+FBzBrviW94Dmp
+KDAao9q6JCN1dcEb0dAfIRoOmkari2uyUf16gdu9yHEK6HdJ49NMplLyiXZX7l5s
+fBDV0Lhl0+UEPPgjDZRWcZ+RaatLYIOzuxO/rr5uLG5c3GFyFpPHe75ZabZ+ImzG
+rXALMytIfHD+tTNE7CxeT5JbBe+MwRNL+I5YusokhL2En3fPtIkY88/jsyGTqUFD
+WdF2kYcwhBRkgwnu+V2wg2iV9tJleQ04bvGZjJdxK6LxkhbaWOShCB1105P4Quzn
+KYH7tbcFzO3Z4mBcEd27dnkWBlEoET9lLO0pawAA87AOPmm2Xn6eGGCc9futhf6P
+QxojjKWOjtopcb0aXwCg+vZ/LvS9P5DRGxAPRgMIPHX+SVlfp3gzoQPBVUBSA+11
+S2v4V4uItBkrXTw4G2cbNftRuu6+yDAueRFzjuz/vAybrOOcj8/BvqbgTu/3XYwx
+iHhLO3vLG94qI8mPlZOqCI7dM9bzRW9j6qF+EfQc/BZVBbMBpQeeo2pAfRD67lYE
+6p48bn4Olk8gTUh4CmSI0KzAPXJUM21OQSsEqx1SX+iwxYJ90wWjdN0W/n5fNgeJ
+7rwL0AtvsIOUwXEj4QWjOZDnpLFESPayTOwHADRLE5B5TfOMpFERlpfpomzHTde3
+Hks8xbEHSs/OZNmX3VWBm2naEN/f1z7toFg+rSpFbxxUmNrCIcaJ8DXV/Bsq/B1+
+zxSeCPw8U77GgK11T9Q4iwUWXiTwkNVDc2b0LtF9zLwAHliRfE4PjKhhWugA9R6T
+6IHz881/hg7EJSCHidzub0WGI1lcUCwDLcZekDjSmVLdVrbaT3X8hRb0wxBJ4Kk7
+xnumvvDgSceT43w87wyZUJgbx++JMG15dpwUekhFFA2SIXwJtfFJ7RQmLDvO0nKe
+hyiOo0e3VUbeWixZ3ufR3A+e4b/ygq2o4Qvoc0TyidLgiJqYFWE6aIl+QOvv2Uxe
+CsAcBC+3RlGOyyvZMFMdlYzIZl/zMDLHiQTFSas4sRtz+DvthFe4CB309v8+HM0s
+HDXLBi7mNBZOnZN8hnO8fuFUz8K2xcTaGL/DGB6c8ALzXTC/aue9V4lMHDO0T9Fo
+KATva0Rd+iNJWp1+Jm7jILmX+Qz6cP1tIjpoH2feBHuLcwPWoj57Mw7j9AE/OGRj
+snxH+gyEKwXXsSzbo7fTWXJZNvSQ1fByONU8GVAbFaRWlblLGVpsTwrwO3NPfRkG
+XkWsGoOCnMluzZ5EWxUNTvxnQreot9UvUmDrHcS0+DhuiHhIDZPsDDJrHExLhLqA
+LCa7MpaDWa4cis1PAk4ZcLimRrpmfVoX+sX/ES2t+Aci6gWi9nFtTKmTfRQ5Wvj3
+Jh7bvEGoPu0Cc6W90WUlaciuRt85pR4FTunUICuimQTzWc0+Wp8/w0yAoS8vUl4X
+iZ4Zb0BOSaFck6ZnSPT0ti0GBcyJER2a9kl09olQIE2ph1JMD6irqP48w50xHYoZ
+/F5kiBFuZoypXVtRHiNvzpGunDfVKsD48HgGcgsb/xWnf2+kbHNn0ZyjgpSRusKZ
+RCSe5mGAB/B8/1SxCIOkgIcRtGwcV8cF5xMI25Md2253lznK6p7mmRLdF4LVmCrn
+cKbbhnHurxcBzIzqMiZoHXJDfYWYAnkGwDaOTKzD08dbyPxi5/9PnZLQErDtudMr
+J0IKAPIbwLedg8QCVdIq20gBW+u1vAEgNNFPnEw6nPn7BE9AMsamfe6n8h5fCcer
+So+dmRKMNdFTVkh02Tjscy6d2OxB7mB10gJV1BA+GY6yJ10EtmDGVnQb2lqcUWwN
+7veqOvfgfEDIqtPu2HSnSa4O106NYLfdfLWoBCH03zBEZOuPW9tJfsq+gBQHkywr
+iagOcUi6R7JwIC279bkURBr4z86bJ6Okj9cmnuO4JAZ6WpcMw9ACdr1jKVAltwA8
+fnenHkJNGaHW4puHocRHaTmKI+Kxs8O6qhIfXmBizeKiI1Mw4tj1CPzOWryfWVag
+t119l65FZCO9CvSE5p32au1QOaJLfSJDyKTDm9Sa7vkdtukc5/xEvxWs3S0P00nV
+5VnVsYgKAzSj2SfamDicZJUt2edkFR9Kyfr7bULaTyKeOf5eN921yangT897o+Hb
+bt2Jtnz42E3pz2B/ksU0RgCKEfAzt+RtvRtEPT96UeP+qGe2iJbqW8hdjUMdj7WY
++ygFjDXYPRK7bD9c+OoNWCyNGayu7W70ObqpwCc7wMBV5PHUqF0w0dq7sXGx+Wwk
+5sUIlzlNltAKJGWL+k4U+Rfpl2PPMa61CHFyXuI2s3UYW/n+CLRNIXMOxBrn/umN
+hCmsgxFdp+iQpL2nN3IBTAMT/Qx+nnVbcKvr6/lLCPxySbxaHnW/OlN23vB5sEFV
+0B/pkjfSbzU4rJIvZcLQNdLdKSNmXIbrCrANvu+Qsx309ml2ClEbep9J6FbMUgrk
+nVNpHCHALNqOIXuRnQ2cVLG8RjZt3iN9tYvo5Nh18OENvt+hkPjL5em5s/1i912d
+tgy4DVPnrRGu0J6FmMMENKxs9zwh2Xiz2t7+9Qp/NjL4SMjtTsxP0hBxiJ9VH71l
+QfMKv4dS5dKMLX96JoFszTGbF886I66v3ZxNGaY5c2mRa1U2R8XmBMAJO/kXxm78
+cMIur5LpGpk/RUlr4DM8xCugJmQE1y66mpuXXnlaZeBfz/Y/YyqIIHY9+0MxgTHO
+p3qGJ90y095g9R8d+rFuI+ta8jdHxUgikNzjusKffCttTN7hwJlRiYpWOs4Vhhh/
+vEFBOLB9SaKYBnqU01nYaQz1SoQEHTjJw/02ShfGn+VEMIsZNTG/o7Tir4avgcTk
+Rc/hwZ58gl+6Ok01pF0lyvRG2q4HaErqSkjet9K/qlz//Sd0oz8W2FmheRjU1qcy
+HqLyJH/3muYXg5MgL1FtNe+iszxlYw0OlpC1D2y1tb6XlJDV6aJ8RluDCmO9FxXT
+6G64xTL9X8OlHnouorXcmAgl8aM45WerINz4rT+K5RM0DOzFk44URENUFSjz2YZi
+l8LlvO/h+EiSuqcQzyYcWGwMIG1dsBczCAa3xx9LkXoOQ0ZH5cgesZhzX2fOcalM
+32BA+1aNCugxxnDklhqBXq3dz/ex5p49iNonc3KnDuspu5LJFOBDrNukA67EXUYN
+g7jwuFIRrv9DrPU1+aHoftxRv6HkuzIpLGbi/HdVjzfreLMm/sFdlJw7QdU7Z6A7
+IcYvaRwbieEJLaWYowgVv/1fhMW7l4Dk1PnnbVpqIgj6dfeDOKILUTtKVOUvPYDi
+5icWyRZpsKsNOL6xtzDidhgCxmH+yHlfyY2Ek5HT4pOvGq67Ww0JXmW6FKaDP1cc
+QJ/CGlhhN5Fn3fm1zzCXVM+oQYYrFFjYYE3PLsJ996GRe5ZnUTF5TL/x3xSROo3m
+PszigqueccgMOniB9eryjsfmau/P5uqKwGLQpXheCJt7oVTAmOTzlrI91IPCjnDA
+O/3YieK8Q1uGfxuuh3EIIQO0B4bpIzKE3D1yieO3uivIYLb4l1cIS1Xc15hlFJDO
+CYyUAfBzHyk6HWKjcj7NKCdUW/uSIYs5befuwh1qGynuJUXGG5z61vTKxJxc/w/E
+s6JWVOuOACw4sEK1l7oAWxTNtux94qgLM1Y0LWEvGpMwzy1Q+zhzwqhnrI7ELkYE
+rKo1rKU4W6+Z/yKrmacFpNGtgfz2LGU24Lo8I0H3IKNgO/vhsABGy45+8IGUmNjl
+LEJfK8jcscmXUae0nj2hHZUI4LD1OHEqtSFV+xR/z3dTDM3HIlK8RiP4o4iB74Pq
+UI6GF10mjfqNjtC4A5IriqrTRo0D+GuQw8/ASPqRJf2ZK7Eu+3ajrGF+NWpqsed7
+NnIg4D4qwy+aywtBhrL4R7lOeWmWoLTtoszRhOObzYRaNL6Tlw5ZEui05CBQZE2I
+wMkz8CzxdqlRYKCQUYS0Hoy18CaG4oSRVB+/B9RE7uVcqPPlqJjNitsilwPI5KWY
+lIYQyb3pkDpMUDaX4nEMrHJwdtc8+2Vm/fpKKteUcyBded5Ijek1+RM4Iyf4VD7r
+D3g824TptGrDgbEoW3JameW99vpo5xl3t8Z/xXSWnuITg3PBCZIrJIK+g2h69g5f
+lAfMLHEF8Cjskq1gyOccuaYQEJ1SEejx5KnknPNpS3/0ifR93BMOYg4oysTqOQIu
+lSmqt9RqaTEJVQWa9lRL2spBDi/p9Qluj/zb1IWVPl9XeKWBnST3NgxyAjkP5nSo
+YbljQxOyAHJlvTIlQrKz/oi/7V95r+Y/2/F53AXROIUzvtDNnFE39h6UJBnxlsjc
+mwOYboxgQx3C9EwE9wLJtBnVtNoy+2VeT6/KwMGYiDgLz5ZKzAqnH6LyYqtC4iVI
+lKkL38W62c5fjPll2C7VMdI4uWbPqYXG9nnPzg1Id9wTdUK/3Afx3Jc7f7b0AG+T
+Jt7gXK8P8MvTPRLojDB5crT35FKNsdzybKCXMcmtCwQhKjwTn0uTq4c/TdQSj7oD
+Aou/ZFV6CXe1j3fn/mhsgMfQLSSiFFV2JzNNu0LCHsmm5LsLXensVVRIAJNX0sux
+nZifyR6SjLgswZhoT9CTtZFanj+IzVeyHX6nWSqFkAepnOz2dbS0Wdx4bpdrf3Dh
+hk8N3GdLyMGM/MI1iaOym21hKeVpokxDPA5KS+nrW9cBtleQiCTJ98TGe/oGUal5
+EIW0QRWu6XtTEaS5xRIhub8oQ26qq+8pqFhK7neUcoVrAlGYApSKzM2XM0xQ5+IX
+UNZyw3/wjsyxaMrvTv8YQOoj2+qJJkZsQNuDl0BOkchUrUHmqvJFIweJzVIYbFir
+FRd6VDkgRAW+l7EtmXIHABKIX2+cM3QKRSMuT4WUME+Zcaf5ZYdFJxh8itCN9+b8
+C8eUhvAohojGNXKDpaCJE23T9J+SvUelgwcY74ZQs9/wo/A4luDnVGJpmhf0GitS
+xerw2lMsWZNnHiFlWWB0bS6zlzmkm3/yy4/q/+PyrhWChq8q54xkpv9qQNCyhJ1a
+eHBPpb0chbYqRdgw1qwOZBBOp/eIIZJ2SCw4YOiWoLRLJ0b54tUbDjlOrtbHkIN2
+Y+jNoXh5G2t3U8joyyAX/tx4v9DbQm4pGWNAls7hwQHyaUVfdCQU+gl9YPGq3vai
+V69lPjY9RLeondG2wYsLOCZhNiGgzc/PPt/cmwIf+7qSH5beTvcLFhHuwjSgVCmW
+P6kywUn9HYbYuYCwRnCFXn9kzjikmGWwqiiLehZFXxcIQsF0VVJx7ceB3647mdlq
+ZK6ZN8V6+50xdgexY/IGId0xgph1brLyz7JRypYi92qAT5aRGZ/NgwoWkkAiJNHI
+5GIN8ecuiK1OMZAjVERkk/SFP6tKKg9GtgJJeDCfK4eYL+zT1P/gFcdF1afeW8EQ
+2hutMaT4mI2mJH2P3DT/wAuCtTlPoNWHyPkeTO2gNwuGjiL8BlYZV7zFYmQjEb4e
+X7qm+CanlTh7ZwU6xES3yxfDNzo95uwVv2m5cuChuVhTJXzs/cy+xZGouZBTPhED
+ytYP09VQmoefYeXBzNFZx34ESOB9wiKvvFcGX0W5lZ4KOxG5j9lu2KhiiQ0CFiFE
+82hDCClBMVETWTBGAsUEncA8dWc+AesidcWT4pKuY+iYVizUjLg06qGPIQQK8ZZj
+mue8/qOeZE1vp6WkCrb5KcJrj99e6WQHghZoPOQSUrFOPfipIzCrpxBnvIwupTd0
+UY5ZfVvOxgmx6arVWg4+2gY6sFp/klLgnjgGZhJUcyzrJkyk+i4LQvO7Jk5EtsV+
+5qPZTtOBLm9n9H2j1ob4J/KoCFoBBPEVuf0EIR37rwGGmiGqbfG3HPJLNpyuKxun
+6dGsDMHBpqysLlG6DzEyxsgbXex/EygaESQsbtxBfaBQ4Tc/GFRuzrKdye7DNLa5
+VGUswCjTbnaGhDHFJvFQ7JI957BECeJmg2AAEry6U9wwoNoz7/8+q60Q3HLDRfGd
+WQMVgl9v0iBMFQCBq0M7fGY1hLRdHefqmLH3zE00W0S5ozklZy7GhgQ3qg690xH9
+N8XePHxDkJV9IYSWT1x98874nd1Rlaoxt6hd+ga2a2CeEv4rC7vp/GD7Ea1zr65K
+ghMRtCtn/IL+J0Fk0xcRqjslCbogKzppeAaz3wnyNXH8FEa2FByvGvMBFSvdxtkH
+rb28WwcYvSOPSp8MEUIHC3n3koNHvU4X+ke9ViokIl9sacEVf+xd5jJCcK02snvF
+RElgIrkXY8hyIl9F+wVWVQXdStrcDv7Jn03nPdIQBfE9oOwynzy11jCuW5IQvSWI
+LzAFmKyq1rtSoqlnjzb/PvwTDtGQFZplDQeFGtkctfg06poSxSz8QQ+Qmx12G42a
+TPp+tp42n/PqfbHD0XpuUnL7dBiMt20CH1eQEE3/gRKbLt58ntyNx62Oihp8cSjH
+JVTSvu4JdOo2p0bTFHklxbEPJTvwu0aW0kfshlg3PzpJJdjGuqUfhSM82fhG6Stf
+W+8Xkf8VwtjBRJQQDQ3G5hqFny3uiPF6A7aNJVX5MDtXXZEh3Y7dPeSFXT7TWqVL
+ASKBqBZLet/UY92vz21k7OfkdO3aVUlnXmLdFRs4kBv7kiSqjqjsYIWuM+OE6Gy9
+EcW3EGUVnUUZfSo9PvGWsFHbBIcVFrGLf5FlU+M6q3StgtaI5qG4cqbKsPP/UaT8
+B78imL2sDDzPnsmZ3ESA1TQumcST/vB0O1M0jQYlQ+ALEf4oepr9j22D6/Zs28uZ
+VqhmmK5l2iWnvpK8n0idg+q6JEflFemB50FHVSNq0VNLqK49Ua3t0F3KfKcnCWcu
+cIYQelMpt8iq+xI9phQTL0H37FZAOOsU/+BzjV86mN2jwG70zwda2znqhNRUr6ae
+FELMuP0vtEiPYuiakl5Z3Bzv8aFaBlmjWOMQ7QM9a6tN1PU88P2RaZ9Rpb7oFeaI
+eo0hD5proGd6SViMnBFLseLk1IGkzCbcayPaRMqdosGYea+vrjLyRCZd0Y1deZY7
+31OjWWlgZODbtzuJlSAWEqkHCtwq/3Gc3+oNhe80Wq9x/hXLim7T4jTMxHlBewXc
+C5MGZmM81a3s3igj+7WsXdnqO5MG9EgQWDjZJDIulOtMQRKbNaP8zxx0lxb1Fit+
+nxi/Iu4MJSB+yCIyYjAQftISatJakUeAlOgxBUrIQSk4zuwsAq/uM+Ai4sWa1N7B
+kHQlG1JbrQub9Z81RX7oHjxWIutlXVAEBOQhFHVM3W3+NTzWyin0p1g7OhUJz0AD
+cdTxetNRsncD8TeeMBcHdWXypHvYzJDoEf2uRkKT3seHvX3rcyZoEIm4o+6v9Sy3
+AcyWiK17gt2Ri0o0Hxn36vR4xw92XTMXhYe1AJHGkG76WGc3x8qVvFdKhFXj3WmD
+FOBVJhKmHq0+BTCpQaR4gS/9uVsPzoCTb6cb2FDSbHcgzNUlcSZu016DMxbdTAxb
+mfWXGU9ePH4Rhh4cdrMa1XeSGBQCoIR83v5T3JeiBwibgAxVGj/5IUFmWQRHogXj
+N8PF26ut1/CYf6krUdthkz87ZiIq/ZnIsnRrZrJLAtN9DbfPLlr9YE/YWvMQ3IJ3
+sRtVOGR81Kig/zmCF30Kw96cKLgo/xRIYVOBCe4hV95fit7T3ncn7wD/2dPxM8ue
+canCJTvSDlLdYK/AjzkA/RG9ofLKp1d2ZJ2bd2MXXumXPObICOkoytKdFgxr3TDd
+rCWB3iW96rpl5ULA9WpTCNZAJllgvkMjy4bJK/B5keQ+DYU//UqJbKbTeC/DSdBB
+a/ULVtHdFbtJRtUOPmOOCzRYRwb/eF+0lhFNsUzO2ndkn9LQC0emUVbTuIXzaC1F
+HWKBbwjhV4YIxhz3joPUYDfuEuneUXrL2+GekZWu36dkRlmuySylljiNrkOw/rvF
+rbEy41kayCzgNKmtyknmObbbn1LLQ96Icge5SKCAKHUzwHT94AGkF8pHbAII7Sax
+nBC5FWdE7Zfwo1+GVk4XHiI9y1/kd0t2B1hpBcVjg5m6hfXzKF5k9IkysS240prv
+Gul/0RERBt7zNvN7dNLOPLQ0u6lGUaZQg62VHswwHu8ceZl7JPUXg9KAM595ViLJ
+T0NN1naOcdprHU7Nt4TMOHoZDG1Hd6sjGhj3AJfXiOBFk0yfFx78GlD98OG8upyx
+05cGRKDTyJvyORxmhj3x0nR5XbE3vPEkrnwws1RGpYpgSqz99Jb+x2YOpbYzc/g+
+kn6JMWdfVEo2k3ytNuuu3qybQr6o0JdtxgwMIQMOhikDug+vxp1oN4VCnbawrmjB
+0orjH93af9Y07pSpRmy6OzmRhtz7uNKnsbgzS5w2XeDmGyy7rEwh76NFnSHfzuPW
+mnxfR7g60jQbfd0pBN7bU51iE9mfNnhaY1BqY1ZEutGQ6bT5K1YxUYXvEwIldACi
+kNMLKanONAE2FBFLM7gXqfIiUYd4hjASX06/uhcECCmEsuHbPPFpaGmSmD8IBGHr
+eHv5U/yvjW4F4nkw26A+g10Fd7XBr9FwS46lUAVaC0rBqjM3+CkrhwJ823VOjts4
+XXp4crml61rFX5l/5jVCxjtlba+6q1xwo8J3ZnPojXaq379IzrvVVru7qSfxiC9w
+UvRSfOR6OOwlH0R+MTAt5OHkTNZUn4/Ig5ZDBNsEKsYA53TN2SGZvicZUeGPkjIQ
+OYnPTpwQ7pyIWPnSL1pHiM+JqdOp9VP8GqzelCwViP0pK3ayAizx7bncbfAnhFg4
+H7TPV+j3RAjGjVKT3xk+1eIgeiDAEF0lkfDR7p0vBoRmJAKQCs8iP7A0CJugMN3J
+Ho9THhsyDkD16SiUrDQ8rMQYOaHRwHYKT/Q50ZpTz0xNQqHXMC6JJRrlI/eNwI0n
+Vi3/qjTf1JF/EBFgVNIGh/rEnCl0/mUMmHnoI94JxjAxP/XCtnh4uPpmTlWRUlxd
+gwCkDFzu9nW7nt6ekhK6E2YqfIVw7qQY0bFJjGY1A+A8gMEGLPgBCYep7hNq/VQj
+8dvVdxHy4sZs1ifmkXt8l8OS8sIyp0d24EYm1jCOiEoYkFmQLm84At3LH2D9CUjr
+DqTo4niZlVG/8pTt2W4psLIqdO1sSjHW5sR8Zl0sUY1wB8OMw8eUYKh3GU5DFR96
+w8P2hxwmv8mj725htag4rGTuvx01cNmCDl/rBa8HyTmBHJyFH8jG4mLSqWRDBpae
+q2YtcobNBp5OmIUw7MtHn0ny4do0RMd9RBJbiPxUcgrhi+Vt2VVGg8Y5hUa0uFeh
+rVtzfJbuSSw4vR9jyD1sW/t9ZUy/4aijcpkhGuEGKZUXX9PEoRs6pMlJMiQGlsif
+NuzwPxhIjZTeBLdw4obFyJz+eLHHS1AC73aqC4HpPfX52/QK4ZUPN7RvT4mm3tl5
+wRJ1gRejcPITp0AKH5xEIb1TMsNLBgSFhOA+2UU+OHHYoLo7fjEokaet5Jz9Guhx
+Z3u+WvXCyl6LW3OP86wgCMHLxXTOA6M2kFoR7Xjzrp3qns/tW28j++XKz6SosX+W
+6PjqTn7HVwAujr4wF1RBKv97YxxkKVZdc+aJrCJgufceFZcldqR73U4DJMssoKUm
+005rl+yhqdKuWQ3KZirjXpiVI5mkN0bvHKGYuc1avi8DNe77W7DnxolFfhbhCG4N
+7E3IkMNMMSEcIFLcUdrv6LgBK19g1ipB3TpK3xwX9KH3qBzaj0IwluNtBX9fiuGm
+FAFD3QAvnmZ8GJHd7xbzvNU0Zi3Ymvn1ZqAmpcsM4pXTOmbPX89JZMM8pswahpBM
+9l/TRM37P2w/tjtV09lqLSnSm18xC+WVcIZXEevKHW9dY5kETnmQMmd2aeiq1KyC
+T2cY1EfGGn5ZQ8Ff+RI5upx7BqEqAWRFkR/wKftpBHt7T0JbRrS6BIEOGYgDbm8S
+W8jr9Cb0EDVSaljhO9KR70nQXKfA2kEQ0N7xr8isjsEnfCsqBXKjnuwNYXcoXFIy
+6BKA4mWdbUHc76uwlHGiL11dofEw0lZ4FPWrgEi8SkeRRPTda2ucwvsy7xoLZgks
+8Qd+EtJAYCWS23gXAYDHwTTYV/y9NY8l1yskYetCb9Ps6K/CSq0lUU+Trx9rqets
+AfmMw14gLd5e5TP//JFaJYoI+peEXIBGYUVs0cM5CAz0huTP2qFCF0vXl+ssOlEo
+QogCsBplNjE8htqXQUPbNydf6HdLpWf6rzymqmS07ybk5B5tPeeAy/ELOLFvzSzr
+LtTbGL2xlFqQNkVsMC/ADqyHK9RlYc4WESndH8UZsozbBG9W0gNvg3oSRJ0y4r9n
+9AcpUO0MgsSsy1psncG1X19j3+a65NoPHp/MIhRks7T0tls2Vw80g5+/DGPCtKs8
+z83XuWK5/CeRjRDLMz+cn1JiHetNWEabAE6B0vS39OeNX6Qn/LcZEQr2RHCpwoii
+NzDF17GIiVazTFj6SqgLREUpW+emDmdy3c3m5ArY6NXwMM5rFDIIxxo6DoWGzGcb
+hJRiGpls5sQkHF1oU87G3zXD9belWbHcDdNcSL+w0wluuGrutqRBWFPxSzJlUX+P
+E9evXjEgmf/r2B8i6Im9Jqw8e5oT8OM1kNaFmpaZAkFOSsKpV+Jto3gO/UfA5w/+
+wSxAf7TnDrPTv409oLGUpj084mbHZGQ3KkGzf4H5EphlbMTcMuldz+TNI4cnQCpp
+VxBN+OHMHEG5tuniPCWuGJpi2weSINyqjoyd9su1xHOYVd314+H/Xb+Nd1vuPei7
+QyjOqh5kgZcR5k5o5p1H18S60ZD0ITOKEkxSN5qQPlYkEgAUoL497VOfyPBFSyCl
+nHj0mTHsAMRmMMYSto3GfCzLQ/CXJl3B4x0pjAJ6SS8ljov09ziA56g2oU0kou+T
+7NERo6lGPdcHzF6YNL165EdrZUMI7XfVbFBAyFgXKdsTP1lDjpLAvAAWif1Cypgx
+R12fZhbNhLe5fUZcgzF3q1Z2qDWP03b865SKyyV2HSR9uPesz40AkqTHZI6nkobW
+XTg0wtO9D1xDL+tAliy3PQzE1C8V2cAa+E2ixa2q/N6IMKyo7aLk0AVbFnzOposu
+dVs4d6Z4KMlZVvsseHeQsZiBpgChmRqE/yRwZieYrHPlNNJXIcvNBAlrlVL0lEeD
+qHFLMSeYQjHoQtL2R9m2l1cJtbTerTIQ3r6cQBZwb6rQaH8GJtpGBslq1Q+Xc7T8
+3yTv0QSJ4D7Hiz6+/YmsGDWNNucspVadyqa76eKlDb6e5Nb9OHxnYGbQ0BupmTdY
+YH1t8ZxKzTxT1XUw2X1vSQgxhQw+cZ0+Hg79s1QmbTU9UH19HRTmxse0SDDNEBji
+WHo3Uz7Ho86DHHhvsDaDKBsv1WNnKLiqim7CDIc0nPMtih8HwV672tT7dgQep+kZ
+UuEoDqNK3wbJqrkcGO3wufA89voe7kGM5/xyXjUnvqd8ryjeDia2k6r/jxYmEsKM
+0tYuLzwspQYBzt4sH3r/Qa3liIAuy4qnTz093RybXYo4TKPxdpKt1k0slkMGDiVn
+aeN9oh//l8xBKTD/97jjxqYaYrUp3YTIJoZ1oe6wxlUGYZ97mmUxe0AqO5HclVdh
+sEODXYJ0E90w7vjen/fNpUICByN42upp5S5RUGLpWTZFBum8mIU6T3N3iF18w81e
+vU4PWvFR2E9LqrLKt2le4Uy2be69VJWJ7gI01Rs+BkF/tIUBv8r0nQqJL9nu6qSJ
+41Obn0t4piUrKT+KXLLYGjoX8wUO0ILcrrsMhyqWbG6A7PZ1Ui6G5EkppNjmdjny
+50QlPJlTqvpJKHxZ4xCMvZ3Pd6JDyTEfYfVwltins4OXAP5Nz209AdFht3rkRwEU
+D3y1w2PZV5usD8C6+7JYgXDr07VQeMxH6kBIl4wdur51qb+stYvopwHC8MyykBWL
+1e1+JaFeMHE90ECt/9U6A8PwsucAFxdYYM4fjoIQEL2spnjBOUvlgwsgHg4AfIaJ
+MXzyAShfZ92bd6rN9Hu26RosED+tTRVRNqjEnWxLJYmMtymf6hgbxevPmb7Dlb6w
+KZ/5sF14Lxj5XQ81SkJxtguev7jIU8CGz7axO2a9JT6qiur9CfrwfUSg2huZAAlg
+ixb3YlEMNPrAmXJgvh97woi7Rfdi7YyyMiiM5XOMXDunqDTsSsa3Mad2Mq1sir3h
+AiOT/RJVP1Fx83t6jsk3XJW+xfBw3PfkS+1juHVPa4Ur3XxQCM0i/n/iuhZ4USZ5
+zAkryowBcvzwD74XmAF52Majmurktxr07EBGw7NSPH5CwJ18s5cRWWsULY06YnrF
+d11ovTa6+VyShF3JvR27ucr/Xh6VNUfzGyyDEPb+T4nyFXBozVkIH0LEWXvkxbFJ
+irqHWHlK+zzxRUg66H8GB/+bfkdR0kDJhQgMXe52vFKYj4NywYAQGaRyOfEa1pq2
+BBuaizDAxoYuFedCtDrIcyafbC9wC8p+eWMS2SzwjjGSLlBD4viHPzDN7c5SzkH+
+YTkXa0/TAREBHzrLzCzdr2hs7dFBD62LveJ42j4ELP7FZhLptZhJidTEAlko7AJT
+B2JD8mRkynp/MTGN8xpfA7KGMir8cM4XvyqE3sdLT017aTyd9dfa0YNcvZAd8yjl
+nCAVJLZmQvIMNgBsbUu+uzCxzdGuVluCQUJLWjOL7rQ/ESr6zN0vDjUMYWcdxQOC
+NDxSGcttKN/l5mEbxpht6emi2cZCREevKvQJx3ut62G1Oc+M3uzGeic/PYwgfrdw
+wfuJdoajUElQnBlxhtOeoAu8FC4DLadtTtsAJt6uUvPSOd+GLkpI+Sc8xarU15Cb
+GjD5e0yc54Q7QyNu5juiiCH2RWQEpwlSYJ89mmBolrAb/tWWExuI69+qVzxYBtJs
+/M+RMsVGiUv+e1xLDg5oV3Svwiaqj8hA2gxywSC2Uec/MzXcIGTh7GqaQM8LgLRh
+RxKoF4V9IA3kM3Uzec/14ofTm4QuJttTeNmnIHN/9IN8RRn09Wm8w41ONrHFFHnH
+m5RS/AaIl3OvEfhZl5JFv8hi6wBcj2CcA+o5PTzQVTQQm0A2AozWJPmSZ4GaqbGV
+6xcTlbZGkINwdmf0f2NtbFa7Wlfn6a43xVl2vTQEghX2btttgprjfmwiD0C+KftY
+8xF2GV5/8C8KQ2pIHu1W/fgggmknNyA6vAFDgO3s3mGpAZn/7rU+Cs9ACrXJTfCb
+16H1CZ4uWWl+a5/ILsVW/Eexk6nk7tLEfZVTVibhgzU6vcQxjQ+9UBC+GK8fwAbq
+fz2YYqKOsFfDmaEknYdho00pO51Ae4CB9Y3d42uH494rPpiEv5hKG2fYINcPW2Fw
+yHW3rHsxkfnBuQOewW2Cn4DgZ0tpk4JRnFeYXow5v5QL8D8QA4OZvY9TbgNYRLRG
+CtDlsYj4cQP2yZd+VqVF5/PSL4PwmtYlfo7xOXmN/vJ1WYQcZqRjaipxs0wFj8Y5
+WK8kCiZkGnWjK+fglp7ISTz0LYWxeoRNNhc80D5XCjOF2AjkcuV1/l8b4ndPvDjV
+gjiCE1Zb4wF7mY5DBMn8UG/eNpfiCV2/kHIbfCsRR3WXmKH4qEmjyxVBpom4VA1j
+ufsRUJGwf9R5KT5iIy0DHBZvlp/npRF44mh+JTCCdqfc8rLvE9FR6uoWrElDv6+T
+GHEtbfdz8qgfXxubjJKRqnzb4SxqepBuPXCgtbVLmgmMhbqjwpj2VR/WCGiF+FYk
+MtKRb/q02hxptUxOEyIS/9yAO7XtN9c9QPWz2PwEkeOxCjuwQRqVH1rkDNiiclpE
+gRpFJwdrS9zPsxFW8k+D0tcgXcIMb7Ypml7p5DKOvveWHjooHnSAmBlKTl8u+jdB
+PkEgK9fzxiE8tQEAKxPp4RqVXWOnVOcy9ioTxBdMeFCcWUTrSd2fMh86i3rjzPV9
+OgV32hK8+2fJ4u047BCRREaHaMm+7VJHPXVYlcNOZJ1hHnTL4W96I2fT4fO+CEBH
+cyjvKPFz5sHL7ndoIfdL3xk0l5p4lpy+4PCEfvdytqKzOAEopD7di46gxb1xTWru
+JnziHVKRpTmhVKd22H+k4oZVtOR/9RaVJK1ycV5O6AlSrVWp78nv7maW+hwj5gCd
+7Mor4kpH0dSCYoWldrHC72mdWeBjXNA+7fOOAV1mqdP0CAkuGnwFo2I2VBGEc3aU
+v1PAag5UeTQ5V8JOxLWicrgqiT7/DC2+GSp9FDgOosMCqePojSWCPeXCn9T6tewx
+ZHffhPA33XquarG/wHXnPUEjaRE6fWpojYoa8XzSOsqTr/GecyKR8y1DScGKo3ue
+B7XlBahmbIXf50thL/OsIT8h8xHD+zCSyQwVyw2+Zpfyr81tRD/KUaYLHSXTv5Rl
+ZQyz2c5EGkbY2lHElv3Gbi5dRuhSFb8H8npYrlc00yDhis5UNM1cQNK4SZ4y662y
+kNTQGBa8O/Ed1SvJWTaUhWavCeXgR/k7KDgfCtcoJGN8AooNYvv73SsJ5EVJw5Vb
+ef/3XA+/4VSLsWNpgTCquBK/AERdQMAVk2+/J74aJZ3PMTidI8/EWcM3XMkNipgQ
+UA8mCiM8IJG9ajbApwRhQL780LUkz83q08xCMSmDqsMg0gKb2ygBPXh76lcdLwEb
+YINMF5tZH7fr2nmrRFfPekVgxDjeyQfrxkfi77GJDXq7YgzyXQxKj5u0CSnXU9Jb
+xb3yhawvObaZgMh5ilDugtyW0oYlrgPT3Jclss51MVZWF8vMyYp4pDl5uYAgVHov
+44sUhNKaTYYG1ecka1I5TIA9IXnCYQn8BLo3dyASy4d9G8WQiIwwBEYvM/gDJp9r
+wieY+4svw04ZzgfvwZ2AgVJldlpB5ucv5bAYvptXUjnkPBJ0CihyGbCzFHSfzjgO
+ga8CRHG7uxrVw8eGGKiMYksyJkFW4NNZG1d752JMmQePJBJyfFEa8wlH9Fj1pgfS
+h/VrFCBZfNS/yMa/xOkaHQFXnbllYFg2TlgZbvbAuZfD1pvtSQGQO24kS7Y4+W6x
+sEF43cEiihIwA3KNYHh5NC8RJjZhr3ZK96yhwAm4K4sy1yev1TZxY0akw6eB1QvQ
+vHpgD8NQEV7WEo/n09XL7mCfDYa+2qk5zOHP3Yr/W2s1ci0EyDDQGGW4hUS5Rnjw
+hGfF993UWSftyJKeYQAXPwQ+JujNcbmU6WYXDJ7U2UMb9EpHLgXnOZNQECTuHVdn
+4S7OZelFU7MiZF6nMMAJA5/8Xm0LcEFP7SkvC9ULYV89srCtzoE3pLNOcqS1cRTF
+dXjKytQu3eHos5Q95pGk55hVuK+F9pHr7S8aoo+i5psHj5XSTrRsO0BscKKfvclt
+m4OlYP/2u0Ou+SmDP28gHhLrD+cNxptT3r33mh3tC9ivVGBSoDWBkbnauP7TiY4H
+7glO1p45sP3ZAAh5J3THwxIA6a2u/DJJ4VcEsR/vjwKbelgd1ZAs9oUmRhCU3mvX
+rTzwQ0FJq5DGnhbFL/MehOE9FayEhz+WPJWUlBahMruTOzpnV6H90Gl2qY9Ry3oN
+wYaxS2zwUx7OLj6w4RMFth+/Jbh6fbaLPCuNG1kgoZvk6ufTG9gohoyN1iuvr9r6
+jUG/vSu3i8O/lSy1n9jVkjnIoSAyTkKfNG2FulTHKAyr16z4LiVd4KydJ+t7jMEm
+CURw4R1m5I+AkUZ9zC8YppJs1/17h7IFBNquYamf1PBRFpTiL/wZOT/Zb+OJSlVC
+AFTakoOQh43yK5GbLsqFP1LqOY0FKzioohWJ4myjT0ropt3wz/Un9zbOvK7F5rV/
+XUaTmxhthQ1A5/M27u7I1PSQePht8QD0oRq7BOitGI9Vz56Ttqr/DoznQDHgiTZp
+7nBl4LRkepsCEovb6K98LAuO7hyLlTziRZJnfjBN1rGXt9GU/x4OySJECPY3n95s
+nqLGg1m4Oe0A+kbcaM7PiNMLd/Y22W6lneSzZ1EWkdjp/h+H9pNNt/WoL2l5dlQs
+G5YFXRYAg5EGmMoM8hH9O9oOHGA9hgiJbH51k+mRWayMF11odJSwzgzePr+wpawX
+mCNVknqKRUSO5COTtmhNO8atiYNxRnFa50LM9nttgSE2S1JCQ9sDuQVUTtHM/FiB
+X4e6TtyIDuoMzR+f9Lm8QtyeHbUhNNmO0Ji2Ei4XbTonQVO3p+H/lvKPg3rxcmTI
+mGHuPysf6PC8n+H40e2xLQ6L2Da4g4npwUS5Y5L1Uxde5LMs+c5DXmqa4S4sgsXD
+kTxGcChVrXSuWxXmCl9odw0YrqMDPJTfKSuHTKxwRQ4kJeULMr8BiUly2p0Hy82V
+9Gp3w0BcY0GvmNJR0CJ9oHyST5ZjrtKDQtue5RzA62PnyHLDdtfPCHJlfofbbi9A
+8CIcKJZRmRyre9cqeVfboLKb/nK6vtp7yDerhbRYLl/ZquhBJazF4a2CUkmx2Qu7
+SaqhmvWZkXzXp8tBoAXWmfteF34KZFoWt0wavKw0mw68hSGu08Z2qPYjXNXk7DD7
+dzjeTWAyACeNjIkT8PtKsRiY8dwxr6HiSC4hHAiC+bPuh918xzQv4OGCfZiJrgVZ
+mpyohkIOko4s9PwGo2s4C3Oth2+aNEKe8Tz3k2tq5IWsPWnEPlt9hKVjD9iZxxkX
+GbRu9kltNHL5SJXkaftGvA/Xi4ACYOlVISTr6gOrx8llQL1sIcEnLJRhjduXpmRi
++fBTydPm00sjLdrUR7bYe2AB9dV11b8w4qco/hCKeQBCM0zsM8CkAXtnTZA6OPSp
+L8LH0Y6JOdDYv+xvQ3xXcT9Si/fO1SqZ0B8Tbk0cypuAFRWcLiDkyb6j15iw8yDr
+h9xbVeplUk2Db/bM9vo9HYAKDHW1TyPNycqLdRC/wvSHCYj8gDWw8/g33g54r/7a
+u5oRNqfpWYP96lBGmXuktBAzgAauDdDxn475JXxO6doVMQsCmk1RMZwwt8ojTzJz
+/yH8pdFecu3A0Os2uxzRKhAx/PhDbHUQHFFniQdgYIDUc1LB43/2+xMl6c/ytI5w
+WrCeBcAGmk4xF1YKoo3apNgRSGOGBicQ13PppF3uxDoZx42VcbukyKex792JkV54
+nU4FxNJs4ntI4gOTxEfClYGZJc5eSpf3twuqXVGOrwAMuC6SNvXtLpJNV0+cxPQJ
+Cny0JLfUy93CJWrqlHiz/uB9Dfocl3hDJEtQrO4Nxhot0G+MgfIQa7ykW9NbnESl
+Z8NA4eI3u9GD5dXidluuZbYbvBW3h8UK/zdLlT8+g0it2blnc/0uROxnvLNxCs6o
+tZjTZmwZ+CsWYDUXaMZVzp741CvUUBnoOQBucny2mNi4QLhEtBuqfii1YpkPSVM0
+phS+QVbU1vjas2rc55IzimnkMsMlaW+jEV2fEOyuWDeYxmwQqMojbv8ilgZyT5ok
+nvW8RTSMBBRnR/NG0UsTx03+0X966M9bsqSOr0ugeSKgF566ZBCYqp/giK7gBAgq
+hpw4x5/15TEiaGTiNAdxfLJUbWbS5xZrwlL2Pzeu9rKjnNDAusV+l0W5470hO5C+
+uBoauabtjchs04LcY9P+3C780HX1bVUbH6NuK/XmmDSd5rkc+7a/DeZ5M8nkZ4ew
+/dvu2q+q79IEvxLMnlDMay6ZKpWL299z3xfhkQ6iLN68xsZJgnNhDDfbQv2U7GKv
+ZLz5nlpQPsnvolQaCxTU/FtIPtzU6AQjoBUUTPvLzaEKO25K7LJXG8PokpbCMXRa
+a4ATkHCHRZSYJWUtdc9UXXoJpeLND/YAMWU7967yluQwiC6InAGdoY3tDR/2dta/
+ZI9WQxejQnClSNErRF6tBd/2yDX7xKjJLZkAb6kh1htf+eG9xgucZN3RJMrHslRs
+UVwDsErpPb166ScfcCL+CPkYm6xHkmcIj09o2yzP5XlnEqH7dKkd/WqzvQINhz6G
+DWTeXyBpLRWuKxwSu0dvpx2AtRIht5BaWZc97mKO5F7ddtxmi8ki7mCVzcT+Zqvr
+VAFa5KYYJkZ4rqFPzLmKnXlXV6oJtTrtDpudRGSxLtfHrWT5E3yJhnweny6odPIF
+hgV/h0nX7R9LKX/Ra9Ka96j4q1kspW+P4/e8u7fSzPggYC7yvtoP7jm3U88iJQq4
+nMLtg5AS4Orh0B/hmW8beo7PgF87U4kngpWTU1j57qXXP0luKtuRGhm6nZTGo3DL
+sv3MUygve9fNr/JXHEsc6TNALuvIXvC5nAjGp2PaL7+/cl6JYevl93lAZYzh2U33
+k8/eMdy1LEx5r/fXDAe/gdPRuUKI2ue1vpf4gvnRcvsu75nqzgglbt3CaZBqjlVc
+4lAiEnCM5xz9pLRhGH1jaCUDlq4wGtBal8HweR9r9ZD0Z3pXuZIqlONEW93Vsxia
+YbieskD1+1nucaK9p3MlGI8YDOVBFKiZsKeltkmbNfaORCKHZgaUGASKX0blAAmN
+jDe4qAUIhtsubOi2GZ89W7kmhcOOW639YMB0cEucJ9NVsreRinuiU9RF3ceyQKhe
+53nK5P7m9FIg1aoYk2y0EzgowgRDb2T+XA66WWnKKhJkeAgHxqLPbDKfsRNaZYYT
+GrsAf/F+yDiCGJRjzFLqqrrf774ioLQws25QEkHFN4k/iMmrz3KRL9YQXob2b6FY
+4s/XyBfQefOTVb2j4edFVy29PAkaNmkzveR+klA+zUw7F7FtvwCVdaq1BUIPFUND
+reuWy5p/pR+H0T65W///PIvei9DkA5sdGfg93TDMjAwS35Ut0NCU/qZpfSVdP1Z9
+uHcMk2klSfURxSMVJee4RFr9N2vJjFOJh+ptNq6eubU1Ub6EGOU8cVbl0hVmY5fO
+lp6Y8OczdP1iKIVEB8B0egze7y/yAROcFS0Ei+gcwkX0p1JLCYwX+mJUTviihznG
+yC9tvWnxyZVDwkvUudsiAiS/OQXg43TLEEVPhCX0s3VACG7MqjhNirScwG9YxzmK
+QPZvO4ULlefcY7+XxAPx6Ug6juXtU5tAyIYDsQBy9lF0BEPusqpbrdVkoO9+z++r
+qGPGE9ipOEjOZT09XEcp564TG0vgl4000fgi4Z04XMsgoGkCOXa/PRT6/8K5ZuW7
+Z/3eCUi6VbN31YNawmb9ve54d7Qf1X9ZzBvmTO61iNIxgaI0/zXEGdgBXd2EsHvV
+0YnAx/XKJ9mYw4WXRsQGvJaXIqorSNGBW/fwQlDPFFNuRX0Bcpes4H47ToJhDs02
+PRDeHLiOvWiqb53bAnEPXrzNUWNBqOhkl6E7/FE3Rm6P+/xmlWWqyWKQn6rD9wmi
+wE0QAJ3VbdqG9qnwY2czLGMVoYLJ+Jzo6um94KjHEwQ8TPe/uPOZQmqGQPu3qDMb
+eN/673zUAv0derkAgcu/vOdHIvGkFuDF8qFGvI5twDLD/01gRhH9b0paa53WY77e
+DVQLP36h5edfdFMLzgrgN4ZNMKou5DNgmxAWUt1qMFuBNVBsCcw4lHr77s5ML/z3
+4WZxs/x3NyhxN7twAVeaEt4MBeKrS8LX6368ck3I9V3gEqJdwEEIJZLYNsPi/4i+
+20U5UkJRBKc/TNET07MsBYA5fd/0EmdIhj8gsIs0q1FM9yas9d8fNGR9SO6uFzjN
+YXF3mQtXBadRXy3fKwRLzCQh2Z6FDUQrR9Kntx7qbSITKzZCCM3RYE+/tsQtqUbn
+kO1T5CtslS+ZAHR5bQkVFOXNqnDCa7ZiamviWGX1LzUZqAv8tBfJiKLcIO9SIr3C
+JCDeY3n0z7UizmQ1Rz30k2zFESRdIED6yxyVhYqY1cZEziQoF/pVSyhiLZj7gkDO
+jcdYTnr7Tz/uLHymDqHBBo2i/ZLXhVDWLZ/dS1nt9KA5RstGVHIvB51BYxZW1IhS
+xwS9l9l9ZTn/1A/djSarpcnaomvQOE2Fq+czbjYPGs4pyc42eIQAlCInXjdhYncl
+GOVrX5IJsG6CK5/lJkF9EokYbl0h5JaZpTOqE1SLz2fwGuz5469Ym72GRECki3Z6
+QXnBw4jzVsp7i41a/Bs1MdLacmxtxEExu3vtEKIco9eRlk58j91cqeF8xHWHlkDS
+6984oEW1wQfi8F1VywEFcPqK0hkbc2+sLyJUkLjgQPg0V0kWj75hoCxTOJ/YnPLs
+iexbJhb3BnCE6D/vz9sQgTUEwzP81YGQLnQyENMzagz4En3sBwFvh56rM0dTvvsB
+cDVvaGTFQ+xguH3y9aPXTgocK2gyThA/A9hh0ZBkM+DGR/ivsvYuh2sZh211WOtg
+yVptK7RttxpjpGkDY6JUDATqpP9EV3aoW8g/voR0oxqDAJxrrrN2sMwlGK3S+p4B
+8sS1yaTcQC8mO9aWidNv+MpjaGkHkIPJHDejpIrE0b/Wy+GPYJr7tiPb7Ds0IlUn
+U1Ia1cA4jPTwFaQsHocnzUP9DZi1BHFnc8fEEY7Kt7k9iBqC9ynhRSWUL6XRBrov
+jTT1E48A57qrXP5oSx/IRBf6ctZ42Oi6HUlgE31bUUsvhJSBqEDSJOeEq1bMCHoW
+xC+7M1snYC1iA186NDBBAUEvUeCiO3WQsrmzR8n3hYA97/kPVpE7oaltbmfw9ku7
+9TxJYp6va+vAGU82GjxzqhLEMiiQCIY4JYGmXdGcl3SmWOxT6i6sDbq+O4Wy9HHP
+m2JabINgjCmHWSXtU70ji5EuM7H3z1fmjtCisNVQJtMH0hXjlcmiwKAY7Bd0a0KD
+oBxlVy9KQb0fhuyQQdv+SmmMNihk/dwY2O0b0LOFWOb3OyRtf9oiAI2vHpXZb1HH
+cQzolYuUjjXuPH0YcuVeowEv4POaHRM42mmVhLEbZ7frPVcWF3mo0u43kYYJmXqM
+6PNLZ5c6QiIyORa3cCF/5n+RxKK276I8qlHhrw1cttphFKje/yBPaXOA68eWcOjw
+HPnGbc5mej4lZEyT+fHPIVqAx1D5VoaguKdxBzxR2xeRvnwuw3glvY+odDuclEz9
+E1hhwjxdpHOzL/5F+/7tLsoYCPpxx1dZ8zmCiAC2XxRboeTYI+QmPiD6mWfwSYC7
+MyizbvUMlbACmb1plnrRCea3uj00ie1wtMF5ttFHnWZwomsMRBc02ry8yqJoncWS
+GwcVFcIYf9dooyvk+1QTSlJHxdwciP5Ll1LasWdrWNJyfuLHxKm9Lpwn24gw5Dqn
+Zt3mea6v49M9lmKzndx/eD2y+nnSDXkGu8Cd5kdsq/zgLavdErSYq9DbI1uP0NEx
+ApDEjiRnRzRlFMOmpDrJ0kIJ3wUNjXPVTtVn39Cz6uZ05kFiu5LaW4wUrc8dHzYV
+vUHbVyNQL9Mr/mwJ/LXq/pHbtzGTP60Uub8LeqEBZ9roQt0AgXjWlYn2RLyelYZh
+NcrZ2kDeO08bNba417IF1ZDzINWT8WLs/uu4M3DBHVYThX5kSJvgLv5VcGirhyMQ
+ovlI8UdQ4JpPt1Lx2ij2DGKSsKTFhMaAVTYHRq/KySN8rsYjnHiz6R7fuWJgv4NW
+18ua3/M7oqtb8pDHvGYSfBLVNbdbWv6fpYjwpBhee5x1ayoJS3YMjPXtRNJoRvtU
+VWjca3poCauvYy0QX8Nzw7io3Zw+AJd6FFTha0vBW5QtziYVM1RQdbD6R9WeV7cm
+fB+fC3iS/p+YGTZikMO9LnbiodH7Ic2PfeleLs5yuah7wzIQV4ZnysinMCYStfp7
+oEVUD7PQMU1Vu+t1HQkPOxPC60ia2f/gljO+GaR8Ar6MdJ7EXSHIrVZPQzgA9fun
+jybIQu4s/2EUylv9wlkYfACS/ne/FHzrKbnEHtAeW0HZ4Jt0UwJhgAhyqrTmcD2D
+a50Dc3uBDguPstk3kiC9ZrY4VlxOCDAZ2BxkGw91nZ3PC1dO/US62ejkIPgd+eHN
+IKfo/xkroxFyQARsUa1XY5gfK2nbSB0BhmS/mVKYFBOHiIunwt64lMKoMbB1qXDu
+Uh8AYA/OPETq2eIfPdyMaxPmpBOpllZ3ninRwiBzT1iriLdF2dVM0gEv4YepbA4N
+7Jbx7xGyuXVLMseeX4Tz9D5dwkKvlOLRvl6m63sMjULGix/AF2NWhYIyYWRY46rQ
+1m6/yanrCdZlmD50YUBUHcmWLr5KkEbbi+NAWSGYNPL+apW6mZnDsSCvpcnEs80n
+LDRJyTwFPyEjy8HZxDNubK44NEI/9BQpbLVQsgJrJ6H3DLgOurbvEJW4BiC3dBUI
+vEwY5Nd1rvX3eC5kxoNaGKe1W5ZDuaZRmlnx7u1vrThH4my5JAY9/iQyA6FYYRuN
+qB5GFlC6rkQjxVoOBBtgRP8lXUPVYQry08VV9s+jrZ716vKMcbMmG9TlpKui3L0C
+uN8ys/0Ue+OkX3U9VDhH6Y0UUNODlTgyzO5p5hy7voLGPwp2xUZTAknzyHR++xQP
+loCJ6+seassQy5gDIAqKSqxMBSvA7vyLx3JV4GNnKCEaUF+nHJZ8yOQnb9L2WDWj
+Ntm+BP0MkDoK8xNaDWaZuhBlvZsPjW7ytFT0jS9rHW/IkrbV3fPt1S1LoRl+wMUu
+99XsytjfN1ut5Ibuct8pr9Y8bEvzTwwLynn0/JUwDQTPdz9Ag6bX7Hg3otDm9TAC
+g354Gow/wEvPY28ZJXUioeDPTqAygR4fVWHjXMXSWrN9etPPxlx5THceJBF4/dd1
+oDL8tMArGoyB3O+wX/2SY+VrSBAZKTeJmFQYdflwkqIeblfJIWFuhvlnHIWEsHoM
+4rPd/30KCbVQ45tl/Rzt7wQXT9aNyC9vLxuKR3NxUbYVBKbLxkfGm2u9pxys8lW6
+gafhCu/jgj5UhyKHFKrYoR/B9UzWIZz3N+m1jjNMMbpOrO+9D2SEpY4Qwq2PCNYl
+Mw9JNbIzANp2bFs7/UeSKPgWCsl3sNL6panS/rGWZLVEQbnEQFopbDX1BZ2YL9qI
+u73Dwk1e0mN7UylDCkOxtF+UCA3JqlLVdcBIBb+uIAgyP0NS+HRLprU86cH/Vw+B
+7t4Vvm1qrFMbaxqiN2k9Ol+yz/Hbhq4FNN/CrtP7077tWj2aw2EGcY4dp46KMKkY
+NU+Mn5gnnuP6dFABKraU/WBDjce5i7CnVAA5fOXVVoxOSrDsCMVvUuBqJdZzgI6T
+3wUAn/gcrwrZJxnXC+OPL2qsnq2wBbbd4cA8aFSyVTHDvKe2Eq3IVWrSCGzzVQM2
+7Kw0zTkpzHXc6KlpAh9ZCHFVRGUMSlt8sHdiPXdpukdZxJu0Km1+C8wv27nVQiNV
+l6bXDL9BwXIXoD9oZL7lO9jCTkCcK48Skh4/QZlxhXDIo0vgiy0Iojq+hn66lj/L
+UJHp+v8SFlgCfOiZqdHbI9HFtitPLv00fkW78BVFM87OJ+fxVzR3ueFiMfNb+sOy
+UDBs0+aJ7ngsClSiYMVzvfYwCoc8oBXjrzZxW5W79mbqFWMeKUqT/oWCTrRheAmg
+ISFHd2CnfoNyeVZ3Eh7Iy1NPKD+pQMkZECBBaSwH4xvu4pm6X7InKu4mq+j7CVbm
+uShPvclb5GTtJdca4kE7dFNKJQBo1mbvj2f2zBPiJ7U+LUYBCScse8wx/9M3oZ7c
+atVSkhIg9NPYbWYE6iTaUtPV1rtgpQz+G7jSlD0zd7WoSxMLVFLgTj4DTddycHK+
+Pv8gwkDfu2g+1OrkWoe9wi7ydQ7F+7gVPDp8/eoFEYiYYU6spf1FeynPaU4pVXxS
+Ot+8LNSEGF+1rS92hpxzdb8zaACeRmTumUyyojrSi4L9ong9iWmCdFmLHlTIHWAd
+YXzv6KjTxFba6Hp3/bJzVfnnDJYduzlNBm8lgi62fAWYKelbH8rb47riIW2nNXYI
+aczNNVQpR4k4ngIZa765XqolVMKZYc3GDmXNHGePfBL7ScaH3MSBqEQE44Oy8eTM
+MSnBJqz+OkxGnk4SAy3VEN9ntABUcWs/9VqGZFsNYUR0q328y+X6wHj05AiKkfl3
+PuZ4ds7HUuZN2pV4Y6o3GyXi/ZM1vGZqgduO2sib3yWTfNF4uCpsXqx8qk1OMF9F
+UxPp4fJVoAOHJ96q2EA7fxkGuoFKllaOlMvL7p2Wt8DqD3ozwqYv5C29HULjWaMA
+tEf/JGoWbmvXgogMeLIZhIH+f/Q4/nkQel3pA2bNjOUxserMbIyOk7UmZ2RtEzwK
+yFWau3+nmKhKPOekY/F50i+PCPHW8JjF3ftx6Tsjfovck0BDDl5ll4S8jKGWUogb
+kMl2SdA67nKkDt7oJ4RryjLtdjx7t34U6O8kvcMUMvm7DF3To5g4a0zIQirgzkL3
+vpQLCGNM/oZGuBF0RgG5tX6y9SuqyUjlx54igh5oHWUswZPnS99y/IbetREVxoTU
+qpujk0c5jXqa6Pele6XUJmWURbgSO8YEqoqL1lM02ZeTWKMS4+G2zxgWQ66+/2jp
+mQlWxTbovfqPEVAEJnxNvvm+BaC06YbsCqkNWpHq5mh33GfS5mOlwyqj8y4uVRvD
+TZnbuB7K3FkM2uezQF3y5GyxOdDu+/FqrUoPnwDo0Sea6jdMGNZ5u7FmYoXhOL9L
+z37g5+UlEwHtv5rSMtcqqo9K2CiM6JLuvdEv1qJuXMQmvCyPeuqONYrX+Kqd7jeM
+wxQsfb1YM6vlCzsWKx+EJ3cHkaFKU7RX+sFZLVWn41IfFtb1HpbQhUedcja+Hn3Z
+u7s0xnEgcyXrWRnabDVibd5vsKVNLznTICLQEtGMoM4chkHu5YNEIzTzQ1Qw+xan
+hxDCxdTEWqoQdA6UrlI5hAUnzJRFj6NO+qSEdoFckm+gWyw6LGOVmucSKhX8xB5f
+Mb2tNKxjRiukzrA3d0hPRhDagfs8ZcqeD9VVKZzo0X2ZrobzOlMIhfv0A95eJAkP
+PFn33UJHGXN1/di7Jfy9PvcAuZqxA6QSx2BC1f8xPY9XNvcrs2ExGKinSchbEgxE
+P/poW7Ubn+HLd5FgXSg83Xuzox6hPlrWtnYySgcyEEBwrVE/hqiMOZdVchzTpAFV
+2DLU4pYzeD3ax+fcZEhV+Rxq7H1616SibtgRBVJmQ7VwbGfIugILJIgjtKSUBLre
+XmTDuYvxUlh6GKZG7PWl1rOt7zhMfy93iCj9DlB1IY65Rvn9u7OFh7vzPjsqD+TE
+K0tEjmjt/hvGxgPOnHRue9LtABqVhRzIr1Hf+OH8kDic6hF7Pb9zAbZsyycKIrwv
+18pxcfoIzP5/zAQetsn2KFrN75AnkeJZyfAG81fUbdBh89Gg1OMIEVvjEpsEdaBW
+LtXPAUG3+deV6+5+g6CCrJGCsQAHhlABzDEj9OEN5l0I99JOqOx0C5zrz3TE8sM/
+/WPatghP8KvWbDsz7c+DaOLiK21ohNzGH9556VoAEi7m8lR5jN2kGVSIP6e38W/G
+03LnK4FpqBzfbloJy71bdHjmOKLq/JAttQEk4uy/D4+noHhF+lBqy9RocWwBmN+N
+nrQfY6Yd9QbXfXjDIL6qys8et6jeE6phNQ4JJ0rTNT2hivvh1lpw3Dqz1dKIx8xK
+V8alw6hdg301SYKmaIzmKuywJpG4vW2FcybcHiBymE7Amf71G5yjq6ZXa6uwuDy7
+qmGcYxb03pfgEwgvfG3EgUVIXn3tyLr7IejKSLVm4ToOxfjEtMpCZP+C+dXUBKFm
+BI451keFol5LJaGsgHYKD8NUAolwLEZyXVzkcTocmu1khhjaTvdXfYPXQoY7HyY4
+C0nBq7ELSg3fyGNP36SNpvfxb/xyJ6+VTqFd7G1MkpPEn2PzarhYzKFm47+1yadp
+XfvkfXKuNGsRHAG5eQ3B15HJHrBmr3kLkQJwJ1mYmj9MIrnFSm7ysOxteg3k0czZ
+ExPU1ZwjX4A8RFjZJFGbK18Jjvrd2eon9uZlnx/NTBOO8TkfifLTp1QrFNkVEDR8
+XzlPfpD/6cyS38UmSf13c/N++2Tex1eWZZm6Z9q0uVp54Dmc9scQHmfisR+/SwR6
+F3+xt3/faf9/qan1X2h8BXPK6+CWe8/5NVPIF/mGLRdK662aAysljWr1fQ/ZAi27
+oMP0B5V+QpQ0omz9yB6KtDbefre/Z+t/3xIFFCYLgofrnj7QZDIa5jlLPyopSFhN
+FDEJMSvCcAeVyFHvwwym8xAiHAc2H+2TNi84ucvwwyjW+cI8joSEESUv9D3WdY/l
+FCYd2gUdXwwbkkTVMyXQQu2qeebYB8Z6yNwbkMOKLoRdD+wjdQXd3VB7nNr0Yt++
+4pRTr4ACV9+q/yeAi5+8lxFtBSxDCvwJfslHgpgXw3gNII7rQ9k/h6rm/noWg0xU
+b6mgDoSFSjs96nGZVTSMs5GegH5/DFQEUu6fgqoaycfmKkKoO7E58MaRdjMeBr+w
+9i9VMKpsBxJXLni8YG1fbO6p9gi3M1+JcLfoTgn9EsZ1IAjeXrxiDULONp/tC7K+
+JlrhVmQnU6Gnq/Tf4CXU9f3yOmmS50yeVlJV1TC+8yQWpeKUkzWIeW0vlviWNwQS
+SvXRJ2Ly5HeGC9v0IY4Jb3lAeEf8dCJlvaLY9ByDqLoWK5vvPbhRsDAIIINbHvdF
+fj3/lGG1aY02eX+rNWYgfwraq8fWeyvO28g7cjiFh3vWTlgf5rDfZmR/TZYdKBp2
+2zzoMFYwZSJ/PMXL0myD+fdxpNH3BOUX29OLovPTwQiVvQEUNUeL2sEpawcmSZmQ
+Y9EmycP79pMEO8EWzro25dhpdbza9FmunnxwSkB10hBq2RM/HlliB5unNdvfHi4a
+FiG0We1TnG+P3KMWOxFVMEiA+34FkALnALUqf+Db3wbU49hQXYwrNqp9I1PgsoHj
+achBfJO/VCGNaqoftEUIJWBToFpwnA65WTwRSix93zADdFZWwsvse+TvhEjqqoSt
+sxSBPuTR4Osh843XagJrYKK0jDfV1rcCc7tLaYo6MecXaj9Av+J8uIpCTL4DM6S5
+cQthMJ3EzzMJZVNX12IsLsKZXp1BGnXtOBfdqteO37VIB4ZuMJEZIuhvIaf4lN8J
+4EbltDkOwRJZqwzZSL3zEEcfpQ9uiGDOtGgj6Fa665qEgG31SHghj6LPb9kfY67f
+yA/iKJR0/ZsgaffMXUoFgtTKfXwRXCOYBiRwNvECbZF7p4xEGjV9FqxNyIzZvd8N
+2a9Wp87rodJzR5k+ggLr9J1OUA121ck8S+ryFyW3ztfOB5mjrCaCPnTAYPK7Gl1v
+8Bza+LVo5pmn6D3fg+eIyJo0sJpk1pEXhgClmrDQO9dTYm1i7J7ug4QQMA5zczWC
+Qo5a91aW9FsXcYaaUsU2Els99QRi+Ol3+NzK8neA47aui3kw+omsgBtwQZfFheEO
+TVStmGfaKBw9gyrPfSWAcARKQGK9kRRY19PSu/hknFBn8M3eHpHKpm20qr0WtpDn
+pHgcsOwzBMGjeI8ezKKtZOrrKQDjHCBocGQFG7iL9FQmhk+yX4bLVZ7mY6mTHdhV
+ilv+HctD/e9VHeavidKA1CNSUvl6Jsfj4qbyr45tsANIAZVToKHbnw2u2LEQVk1T
+noCYgzcP5xfM3dtnyrMQhVvXgBrotJtyeZxOGb9FYchGtxQUPaGQM/Asuzh2NST5
+AAaI634Gdi3s0giFcNQez9rG0JkHFA9ItD8XlTw9oHbI3Y3VZEOO/tewvKiveeH/
+hr1eWVdV5kwaCVJob71XIgVvk0YyvVWqUP0gkTE+JKLjqnmwYEANTGMZXXQUvlt8
+E77bop460d5vTC8kFOsvt4THRZ8ADs9Mpt/mrGMCU2N/oy+T4atSYCE7jzNIzkW6
+k0lCP1AtbhD9HGU7gZVNpLKlpqV9kBp5Z5bodt1Jt10Wm2oNeVUnzCAt8Di1fDMn
+CyQOetw3RdGRv/w4bfe/y7PNG17kQ6jrTBpbVNDzOq81PW6Acu64FiA4Jg/UY9XR
+3daZ3KNmpwXD4HMOPe+dtAPD96r5K5kb2NK/96e91g2Fu8Nvt17Pk2ywVa6LCQ5j
+XyCXzQvD2890z2szdZBmYLjqHhDCIm2jafSL3nok4ktoXLqTDJcUqSvCF7gN7u1m
+kmqDcPh/lwtBumx6+sCoumNPWZfWwDKispbkUNHcEe5MxwElc8g5YeVFZzFzvBSv
+NLTKVUFSFA3b28WpAmD1z8FhEQzfIb6c+zdd4jwRJSdP9+IB6L5FCWhj9LzRWCTX
+9ujJ7lRc4UzAiS6o77qy9JS5e2FT824BJjX2SGNkAjCMDqS7uad7C8POtQpByVFZ
+fbMhieVZFcrbWq7Lc4vNHZa7eLtwS25Hy3qufqXtaaPF/E5N3RDFFIgAYWlg7jGl
+YTDyp42+NBYv20HHA5HS6s7Uf/DIqVMlkXyGb6wJggYDfhraa9HuMyUR56ehYE9m
+TvCMuG0argiyFPjL7jOVT9v/x+s1hYYHPy8h2aka6XHnQhvmJ1d/rpTH9O1ajrlW
+onItGyXnnwmXg5DPgcHQGpVAr3/pQ/EpMeVsVpVzMmpsfB0qURiFWxzmeFXynY2V
+AFJh401lVUyvA4FVer/MLAZxQq8f+bIGWsrsprxT2cLtupQNV+dNPKvicuIS6Y6Z
+BvtM82C5Ua4nSGiLNBzTR/boI95QgpmU9DMUscl9ioD2A/tidPipjOHfHtODHyzY
+qdQDxS75OtWcCOHNx26GWe9WPL2+1H0BYpw4p1peE5iP+32nPDwYX5ZLEpTGxe+z
+NlHQSjof/95wlrg5OG8GzfnlcgsEvTyWU39jiuonJnf4PEdvXAEc1oqG7NBWEkl8
+dY9CFfVrNSGrhfN1N3E8BLyPMuH3iwq3BCetltu7xlZK/eUb0oCz/G+dQIR8dL6K
+ow253wwKZoyTw4keMwYCJO1dm8edi3rrLPBw/RYsMjv0CIIjdlovn2zD5sFHLNXH
+yRh1U+x9HHmxE9fo2+TOuJupVCDRO4wYisIudhXm7A9ilgkM3JjOK4iYzPl7JFKS
+oIh+bJum1xddQuOjk+ojBwmPOOPNDngov3iPkK+2qH2wkAYcVeVl2xoDWlfdRYlQ
+qYmI2jRaZfdbh4eL3/bnU3BKcblOdRQbykrTFdiu624cUICJXpkz/eY3YbH17JPh
+RBWYEzmI4lIZEBFtoEADkTQzPxELMsyrLzkPxgZc2sqkfUBBIqgojFvPsSLZKC61
+JZgm18Aw9MK0QvSxzOWNcIcqSu3k++z6X1yg39edXzV9eZy9gXtjIOUXkQ+h50ZG
+2wjuFOJVJa/76g6mRORjBWCDTeNZdeG45bhehfOC/4NffTbXb7oNnK5aQBhDAhkX
+XwJaStZxIK87W4e0LmZAJQNbW18ygaS3cNh3rq3J/SrBJUXal1E7kD4dqkg1T5/2
+3BUUwn0RpJIzG5VfKM5MaH5ENt5qoP8ntDBRozcWwEmLQr4X6gmB/y+lyCvmWYXG
+sncwJTI09xxqLRGLfNLI9sFO19ANncGSUhQfUmqSDP4WaS0ohzT51nTXB7hSRUIc
+ZrrA2rbkYah8ugdKPG+355mmbKGAF1QX1Bf0C7V0Cl95rvQb0e9m8YMQfRgMm0hL
+eXV/NOiiAiHkCLX+fn7jodBMb+3ZZfwPqX6goHxGb5kTF2dGLHVd4b8LGYUiYGBI
+gF3oBjk999UwsH5TkKc/AfmtdVZef+eBroj7K+hKqL3F1sn/hf3pecDQrTYrugn/
+NV95cMwX4pseJXe5aJvA8g99+TGL2stdpWcz6q3I/q69fUvUtwXUcbFjQynVNMus
+GK7iKDEA1V+8OMHIXllqJpb6haIRZXRlxoEvDHLmwrbBo4g8nmF4FsGySqlbfO9Q
++mkS1U45CNBsPd5K6nN5w1edj11FXuooeVKUgMFdBMjphkAD0Yl1UR2sT40sjVSz
+b5gfNhoqIuj0+vvsWolHCDrsDa6kmElz1PB0V7hV2yFqCA65p+Ag/4jvnOIWFGCR
+p0lP7UcCh5zr2O+w3TzmeoquRH0xXyVMXXgxxw3mR5GzSWFTDutjeaMZM4NBG1FE
+YN7LR6qzEBujAc2r5vLiU70wKLmpw/H+XfIoIHaeDVVA5jZ2cvH9GGaoYSEWqm7z
+PANiD9yVLK2dCCLRnxp7zRYexgh6iUGR6l0FNKRppoWB3Qxud5rBBRDCeeoTHjgS
+MP8v2UJDTgw13mSocH7FECVRxJ+vxBRV6zQLnBQ14mRj0zdmNkLcBn5IBcGjU8IZ
+LjLzk4iAaZq+CAcLzcyLLdokwuFfl2e3E9zMOLfW1ci4M/Cj1NV3cj1YqXabHw5V
+qMRdc9i7bBePFR6NIKvRLUpNdB8UIBXjS6w1tgkQSHe/N2YgFcGuIDNPzLZMgFUT
+curLVhBrm8Z6LTscSEXq6Z1eJxuRfoUo6ZPpo4phky1iW5D/75p3rZn4Tyt0KHsi
+X53Y9rx7W1o+FtAdVOTBimkLnKQ12tK6rQOBPPKJ8va7gNtPkE2Agr3fvKvrtSXN
+xTscqIFerd0/OwFPMNcdNPzvURjdJS4mhuURaLHz6/OblMCb2qSh8H6gvggXO/Zd
+R+Mk842DHZVWUCkGb+eNvg9WBr2X4R0k6Zt0E8AZ/kjtOJWP/G2WjQ5v5nBLQxi/
+Dwlobh4I+CLhjOUsq8j4/df5yT5+2jW0qrrfQp7oAh86qj1lbtLSBQJfvbmRhtAQ
+5EVURfwdDRFlYzyWncF7xCvzd6cst+gqxp2Po+jOqti3LwO0d7uY8HdhUF/WvT4p
+4kH8k3tKKD+ARyY2Qe7XO6Zh4ohrVbJwYV8SWRd3uevEuherQLMDWmIzQfgTuE85
+qjWTEAF0XczkO4xrKGiPth4W85q25eHz4aWAw3d0ZX7o70xLWL17wgFEs/NM2JJY
+LGMe0O5TWUYaUCkhdV9KaE178CFSa9IO+v9RSNbMe1wIrt7mX6Qtn4QT4qfKsIBJ
+wMlzH2vPyOM7AzKH4jMzOnw89Dc8Bc5U1VLa/hG216KXFEZGhdx0GpCjMKr+DggS
+0kAsChqbw+3m1fqrMNYsiGJGEF6ym0sQEQwXifyXNT/ujhhVPEQ1vnVBva1Sf2Yi
+FKZgDwNZ+n0qOleLUFF0RepXmpKOUW59BOfLF+PDQ8QaLgieo82t+ZQgajRZZlv1
+QEDZifWhOOPPblw3SNhsoTZMLfFgjWMfFj9GiQ848pSA/3yigpQwGDvGiiJKxIAe
+QABC773oVR2s9eS74CnDK5QFOqOKPXG/mNYwyUpPiUyCZT7X1t2kAIH/NgdbgEfG
+vPqelM9ZkdtU9GMqO4g+mvQlrbCrpEcylCwEhxOaR48zSPyt4WtNoQT2YmmBUkzB
+wYL+qurZvvxLLHz1WWXWmpQZHMnZSwzZCny0ihBzqpyLjkFrT8ycKqMZgA8yUOdl
+Qs7FNrScr9rUmtrckorx1UyTwoF2uMDdvzf+b/is0iusSvby80F+dfbP2i0K9XSM
+dtT07A5SNH1FSrOjibnwiQKQiXpu5NUHPepW3FpRjkKVJlWT/XMRuozlu1a1gxBm
+J4zt+4Jyqp+7qdXy31wz+WYxixacHAfuDvFnlrI3HDodCBC66p8Vowpnt7rsnCH+
+GXpqovmkTCQtV5o59z72kfX95WzR5nYVYjCgf9XGVoqa+E8KbVNLSgQ8V5rkSyIg
+1HZR0YL1JvP0f9AFWKc1fRKqCwFZSmYoSipjE1gnpcGDRG6K7s7pyQ6uAk2bnav/
+sMCfMQ6ws01YJwTQthZfvyuKykiyYE8YmkP7tTFddb649soAqrA2KzfjIwUo2643
+4EtoCMqciIp9xP0rswqMolPOfOeWRbGfVqmBtGYn8SXW+DEN3lbRCgz40ZHEahzh
+zKL3qaHUCspGTCvmNZbfkk1uZUBGoGPzthaOPE9KzTv5dWJOAMTxscrAlp9VqFAA
+XpmlHEi6AulD2sKUpTOqDwkLD4xybE3OLyw8LF3vtnYdUcfshu8YhNwrY8V1LSSq
+T57Ura0CvCT8kolvquwwc7xVFJ8km4SJ28ZqqSR2ZkscvK2ZH4a6yTRRnzvlGF74
+K4CqQIrWRppCV6VzvLj84FqA4sxrLAO9QlQ40heHcnyGUoNXX6lR4FUPa0MaJkPn
+sU9fFBlQfALJbM95Sb5pGyQwRbbA/geWcncjLMO+OqqoD+StwgdcGkAOu5ZHBLrd
+SSWby93xyFZe1n7bCNPBJ/N6gmSrxRlhtTURNEyYpBr47rYyEBXGaLpFtpPChyZS
+XgLWMyJO9j+etfPUn1lh983N+wEIZhFgW+l0dF7v/p1ElvkRnBd/uEnMEb0KLXwC
+Pk2tLVpnCR8qnQASPQkYsSHAI1Khqs+KDTlpIC5cdsRxnTxflRAJ9fNhHGxD6+pe
+WA3XJ/mVLaJd+bDqpDeNe8D70Bv8snWX1k1AWUASWuZRiFNDv59gzqXXJg96OJwH
+RaFRpWE1KKQbcJBybI8p+FVmSs7LcfQXg9mqDQhajel0ON3A027TqaF1Szepn8oC
+3RG3wfJpP9yrHn90831fxDGD9o/v+r9PFq6k3docfgJUbJ8bUDzPJFsC16SpLa1c
+Sd4VhOtQwJzPTSJpjLmYml/8pZ6uVsSvzcBZfB2rKFADybbN5rOV/xVDuym1m+rI
+f1p97zhj1pm999NVQeIpvC9d7MgnnDt1MV0P4mkmyAMjZ76xTG1WH0SOwjvSpIAi
+InYj1/NOLY818sdpKIGriqP81XkzK+q6oV0eA0TD8JMuN5BOgI0oFbpasd74pujc
+G7xZszRiyLfsPEqNcPp1DxbzANwByIHaIMjFsMS8kGUGle7AQX6rAg14phFaWCIZ
+AX6EPIsSWi7JOtvov6nKEEdlrL3SON24AHaTE7kL9s3wbeJv6qyrC7oRFudi6MXv
+0Ql9/EgaXiA1CbkZu0eP15E13Xf+9CWpfk7+itDTlDI=
+`pragma protect end_protected
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_eth_crc/mentor/crc32.v b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_eth_crc/mentor/crc32.v
new file mode 100644
index 0000000000..496edc27f9
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_eth_crc/mentor/crc32.v
@@ -0,0 +1,566 @@
+// Copyright (C) Altera Corporation. All rights reserved.
+// This simulation model contains highly confidential and
+// proprietary information of Altera and is being provided
+// in accordance with and subject to the protections of the
+// applicable Altera Program License Subscription Agreement
+// which governs its use and disclosure. Your use of Altera
+// Corporation's design tools, logic functions and other
+// software and tools, and its AMPP partner logic functions,
+// and any output files any of the foregoing (including device
+// programming or simulation files), and any associated
+// documentation or information are expressly subject to the
+// terms and conditions of the Altera Program License Subscription
+// Agreement, Altera MegaCore Function License Agreement, or other
+// applicable license agreement, including, without limitation,
+// that your use is for the sole purpose of simulating designs
+// for use exclusively in logic devices manufactured by Altera and sold
+// by Altera or its authorized distributors. Please refer to the
+// applicable agreement for further details. Altera products and
+// services are protected under numerous U.S. and foreign patents,
+// maskwork rights, copyrights and other intellectual property laws.
+// Altera assumes no responsibility or liability arising out of the
+// application or use of this simulation model.
+// ACDS 11.1sp2 linux32 Build 259 01/26/2012
+// encrypted_file_type : mentor_tagged
+`pragma protect begin_protected
+`pragma protect version = 1
+`pragma protect encrypt_agent = "Model Technology", encrypt_agent_info = "6.6c"
+`pragma protect author = "Altera"
+`pragma protect data_method = "aes128-cbc"
+`pragma protect key_keyowner = "MTI" , key_keyname = "MGC-DVT-MTI" , key_method = "rsa"
+`pragma protect key_block encoding = (enctype = "base64", line_length = 64, bytes = 128)
+JofjM22bsW/UCXGNl6+FBj6v9Hp8nghbCXaErbZb0PmCDj87nvHTwv0gwxN7JoPB
+NQvr46ibUg0W63sl8+nypuwwZ2W3Zu7GA3KZJCJIiqmNKQ/OQnI8pvr3XRC/5eWw
+10/EmKiRX3q9kZ5zAAb9JFChRCk+2KBO7mfccoqlOn4=
+`pragma protect data_block encoding = (enctype = "base64", line_length = 64, bytes = 25408)
+CdH6zQ+ynLOGsjFjxi7Fnb3XgPsvekfbsqtcVaIypDv1cy5nEr1J1XUMK7PtV+/M
+MoQRPDi60RjrBqjLVStdXTkr7YX3R98hi9X4IRdkaWsHh2tCy98Tv+7U90WNQ6hE
+7p0CwKgekvxq0ZjfstdknScH0wv9LxxhDcJjrlJWsyFjPV/1iZxWkTTgaxGYjI15
+Uh4xM+sRIiajaSBZRbiz/r9Wpl2LgStX2sgc3bJAO23KyeKIZqET93xM6L2bzmJg
+h9DIy/pKTQyZcFl61FJFeoVQW9bTfVHW0KJC6lGMdEdmMO9KDhhIFGE3KlnhVKkW
+6Gnoco0OrlJeaXeqQ7D2aRcLXV2EH7rSyGUqbnSrpdAWnr5pYvduYHcZuRQBVlux
+f1OPbaSJB98Ztv7XfhnUrdKDbob5sI6igHsPbt+HvO7mQA7fY73PfIEkMFsUCpxr
+Ae7knwXqv1jUlCv87OzlaTHas/RCr5yJJbUsk/wa1ADnlYPkThPdMqJjCeYVkIyD
+J/fPcmEgINJB05Lpyb5H/bNnt0kwxShWVPFWfPlDZGFFfwdETZQDafOjEW8Ov5me
+WTN2M167TXSAYKcKC29KxN0El2u2SXO0xt8sC8pTRXZ8lAHtdlY0MH2XY6ZnIARI
+mHnLzKGCWb3bHzAk0JCHQzyc6Q7fznElzuvMUWlVTTtJN/m3ukPHYnQ0VZH+HypF
+w1Rm9bmQHBYBPWTunwfvWk7N/e+egYhU2aUp2O3WyiPASnXWKFFueihLUGdxWOQe
+t0xcnc1anbVDchBDM53709WEzjrPKtcC4u2Ppb4OiOq46RPfaAm8irSKJ4zEk307
+WpTkZj2J7Q/HVmSA8axeL+VEVBfs8X8s/JFDwmmGtHa1A6soLoPU24Gb3Hi3EmRj
+MTEjgeQvyaVo9TrYTwnb4JqmJlXpWRwcBpFwlglhlzrV+5oNo7lx4BHAMd7xhpUC
+cQPJZES6XlxuaWGxR3etBEzEtfkJ+hH11x6adCyj21g/xSGb4EMQlmOQnCeZQ4oZ
+l5eD0zsXjOPup0mIAhMlw+NYdNItHNNslfKN+xIIrweOzvzXEZ2AsXR0jgdxiWzK
+bTrtttG47bQvFcdxmcfFIQmhsNPSmRdQ77weGB4PsTD7WWgnCKU+kiPfp+0BdGY9
+hiOjyyVxQbYFlgf8o3VO75eWHnouxDuQ+B2kqWOImf89FlMgyL4zvCJonhi8vmqk
+i0j0C4CCTSFCrYNt14v7SRu/IMX2ThitYB8+X3WpIRLpOsWZJfguwxUexxZZX6vb
+SbM5KuRgtrZZGLReEGcuG4WnShLxxfEWSmUjshR+kw4JYzKz/DbkXobPBZ+jWife
+CRhFSxuEODTG6l7uYe1z28PD8bB/0ayh1osEEYZekCLzzDV5Fs6D0LlP5tnKyLMM
+YZJblVoaZiS7RqB36ERrMMKWDGEWHIj4zsFOiTRjSVYKyUbUxoCMZmg7bYb/8EJB
+geRnacR1sCNN6CxDJX0+PJ0iROFQkz9EirFxZpAOB8YNrx1+7rsLx1zlqEDSDw0Q
+KiOMY0DKFLYKxtUpwuvCHlI2kvbq9pr0lqWcOsl8cwDQcW9ILv7MaDFwokqefQzg
+d7as2l679v6F7F2Hui166tpEKMgR3DTduqsDF6VRd0DvlW/9RWLI4cd5rGuzQ6+J
+wm7CGniLEV9xRfuxemvPBa6CPYEIltrBakjG+1pda7U1eEnxc24x3a+4wcQWRPL+
+yMkFbGeYMJKnWp81aDktowOhKkrd0Qsoa87lt7QM8AGu2OlOXP4IuSsAblCXl+3L
+pOdOv44IvCzFUZK6eaQ2Vo9QZFE/ZetOl4Y6AgM8t049UpmNzmIcny8R+HWMxXyl
+GbeVFnzl4yd9LqPIg8O5TaLyrVdx+a/FfVZMP+C0VaE3kUS1so5+yEv15Q1ZAQ++
+98EphUIw6tEU9v1dpWC9K002L2aNh6tYsgb5YPFTY5XAnjy9JxOdoQxkzfWRPS+V
+mGEdha7SuZHu6FhyhpWovn1/lyv6u8NFklK7SrF3BmQSS3a75WhfXNTbaTW0Rntl
+Cri9KjcGDiTZaRxmxgT1w0tqFtOFdogSfvEHhv6IBWxbMd6ejvIto7t8gAmr0v1r
+uXtXt12fFQaCFvWnq0gmqB2AdoKv09BRfZq7bSUxy9c2WVzvQpXVGFaWKn60W8E3
+7rC9uJlST7vr6S3UnuW5hCLiiCItub8vKhEfOtYP3sp72fBSNnnveX8cSQh3TUnj
+3B50qSycTfQDou0OtiEDrqxFBLQZnvHl0FkdwVa/Ww8nvMppEpqBNYDiZkAVf7F+
+wSbtOEji+p0+40hDNriKNHitRlbuHSpg4ySdsV7X2LjBRgEpevqpk396p+gxpg9S
+7EW/T8AVTzzxH+fQsb2bqU9tZdkzTZ0ja23fXJYKIvPGGQzav/Tqw5ZTD3lngV8P
+R0G7lt7P4nu57l01+TFhWaLmoIedk+a8jZ7/iPtMdRlYRzVYk0Ncg3SFnJWAqJoD
+OK9HDAhxnV0EfRkJVfF8QQ8+ul6c3E8p457Sx5/nAuFx6W6aWQFVXvuHsEzzRyMF
+RiqpYVNq1MwcbXxepL9J6RkgZk8iqBg3Lp0AVUZto+6d5T9/thRdA5nUyu5M7a42
+1Zw4HvD4wqTK49leBNtgnmtjaPcXhg+CQdhTRo450s+DV06M59kdj8pg4g760TYg
+0oP9UMf3581xRUOKJ9A1rwc+gonYWv5ykGrNTFPFoL5jUZ+R9A+rJ29ul15O/+Lx
+E3+2kXaWH0v7L3Lz06MXNZy+acBFdfiuDeBjDgF6heIv1a2jSJCeojaONGs+Oerh
+qwxszQCEil4dl7LhUcZHJiydGJuua8u2dNC1I3RAJbrVF8WiUEXoFWV8Xv0fmD7p
+lSV2RXHvIXt/ydTlBoA/x7QHVHlrP5Zclnr1j4XD3ylCY4fFbLemutnzEOERkTMw
+EHi+oQV9blxzwPeJPjJg0La8D60n1sLcaKW02dB/5U9h/1S5hsZhLxmfZnf4sJi2
+CzYafVyGvuwVG5mGodPA1YC4CzlhBfj0piFM4Q7i02PGo4lpHNe2bLPZ7xJMuksl
+DSkQvWPCt0V5WyMLLYH3VTcuZXllaix+nGus+pX5DYNB4SVej0VLEarE11qohrfy
+XN3PUcOxiWK6YZqBOAaQsF44OiUu1NySmNlFkslfG2xIn8d75LWM4lGmOdawGtRR
+mTkVN/8mufstzMbU8C+RBdvh40NC/ME6EdATzEApkXvwKsCB5BhYv5A9B9Xlc6DV
+Bk/llGbc0qfBNPkK7UTnGht3U/fU8SpFR36KrLintffLxfx7EK524/e/XzqOqvD7
+uqu9fZ2my5FyJJtNygaVcGcc7rTxpyUHjJ89ZECfE5bbJ1h9haDXh/IOaeFccZ0H
+sbazUWFHP8kMPtQWO7EmzzSINFrKgY+WYCvJCb8w1Ov8iB+v/f+iiWhzHsLG+tZr
+XjMrhROcv/Ge5zz/SHzJ1bISDusr8/V80keJzVTclDU44f6OrPljxz4Hn9BkKAcs
+YiLWXW+ldpldeEDC+bPBBIrGKpyTMtMegxtjeclvRFr2sgxYMdstYptk8zOR+Xi5
+4tmkbvxvr4X39XdWqFYPaV4YzTML52RB0v1Jia1RDpVOSgT0ikcBIEZ55dbQ+wKS
+BKLdUoRMAL7tELftBZbKqOOIMR8HPQ8VBRWbomkcaoqZt8J8LcWdPn7fyphx2Qx5
+inJuN+d6Pkt9CP0Nk1TL+1IhPYdc/FK6bkY8qD5qEmZL+wDw8vGpRvcU7mYA8niQ
+1B/1+kBSVGixt0trzPd4CwHtI5m2tJaFYhZHUL3oDoTJZws9pJ5Id84U0r2C28K+
++DZ3TH0nQSCJtMc9GqjivGvathdNZV2WXBRxtyKzSsXlXcOWozTv9VbHU3y70w/s
+SJ4SSlpe1wUI6kfS6x2QNywvpcDQM8xbRGKlSdSNktOQVDCSpkXnI/l1oxf4b6IN
+UbSteSMlMDG63VTyBQVWhbDKhTixGEw64ZXH0XfZI7MbQeTkEIBpzjrme2Q9htSf
+Z2oRlih71Qm0hwAe965A0mGeIwxH55pbqeik6bneW14PlezJS+p1m89QaC5Q3DEp
+NgCC6EYLQ2astL9OncGBeZVaY5o0/k6voU0IVtfprtyaVw+k7xkzN8DiWsWL9qwV
+zBKlyfTPpFw1zKB/YESRHcfGx/b1/GRxtAxuEZuCVeZn3yZ3+CdURklu9F+dKGgz
+pU1kiJzZtnbNvHvH2AuNX2WHJerd/YF3xaYLjKIWlPTIQGU2biKkBGl/Yuc38r7P
+QQ8lA6T7Os9seiWg7nx+1Ppvc/qxndkOtWa8DPTuJA1tyH8aKiynfPfVjlCwgZLE
+AVCqX03OGpUE5lH3vbTEkzKmSeVTE71yf9IcRhe6ZgB15iv+j0hy2Fn6p1lE5cY9
+J9C9VgXV/DpE0lrYFQ+9rWUs/On+p3UvyrI/zqZRXPWJZbH+PQLKnMIUKcdEuLZG
+5CQl/EElHyWiFfi8zJiAqzIuogAVqS66qJsfKjP0UTZES7Y/l0i/q9p+S8fCkWiE
+KqUTohONcB2ktfrhTzPZ+hB5Oo3l0r2jLzczN6CFJemeDwTskKq0s0PBlupM3KSJ
+lLFRZIvOqUBpQGPsD3nIGfmUbpO09NJhREpu2zTlb7si/GfFZRE2aDjF+qbokktD
+vrZU632IsA9UwrQp0rNiM6OV4AwV4LpAy9gs/DZMIcThCdtL4Z2sefbkNTB8lQA3
+IAE7M5vaMPi/BVP8t5ngxsMyR3blozzarhEZL7xTTIsiBoOhzPjF/mwb2nOauakR
+UYHmt2yCfhC12v1V366scMecVuB86WcWK/y5p8pHBIGlvG321y/Y0JMHPh2oOXsw
+5POeUpdA5lQrQWogpLVye0Aac2tINCtIIIYCHeMt5qYKPL9fccSmKVuC/zy6Btvx
+JjflP+CdYh2KflSHfyUiP8gWvcXzheTcvJKC4F3cbI2y3Bpc1BlLDHCNL0C3y+3+
+x8BMZ7z6npZdpRAVzO0F28bIEzvw+HyYR7A4HVpvxR41wUujLS+vXG4G1IUFjMzE
+5QQYP01QlhX2alGhzcsRqUvjf61IyRZ+um7WrRDzThYOkGH9XtJMhKJCUeTcj0qe
+gwQ7i00FijHwL1A73f2zujAAwpi/TJgkWsDWV25UrjyEmbzYrNNyGLO2zsLNgaGx
+dEGgDSCq7wsR7NPeOxSHFYfKfT6zW0HTqRSUl5cfhhmAj9Zw3+B+dUfEgRl/S9L6
+WphUXCSWIOMayT0Usq1Ylnf62+mAVyR78vQMGf4zskj5lPrvVaWUXH7XOy/JjJXe
+rtx5kVYAHDrmF2MH79azAFfU9o2VyvP6c4HcSNhrjf4L7EnMuoYj3QbZSG2ngKaC
+yFtMTihHmEyCWqh2PgO9u80gziNfCVBnDHAA7O0SFRsDzbpmk95hqRR67cwaj7cg
+14L0Ludz8W3fuphb62PA3YfWqTXEhq1uVb4pDEqaHi7EwVZ65XGpUH5/mgSYtQGf
+2pUnOS3S1F0yi03Sh+qnAykyS2MvpDWxZbCTUFkc7pBMLGnv8yYmiIXrBOE/AW5r
+nNxbqFVdRD1wSBGoXl6tPoxDmDJHFiJv21BYVCFS446/tDRgMvQN6gWs98PIPUNj
+go3kOd6UeFgrxtKFJ8CCQBR9RjXFntY6S7dwe6kpFE+9qf+CsBsflHQSrhstgF/F
+Y4BQXJU0nSmNaSwkPw5NMC4H//YbB3vEuviHX+oGP3rFF6oz2UZaMEfGyiKgKMMx
+ZMnyQusXPKxPebCUZif0n0kigUISnyhSwIujeWWhA3yIouD+FkEPgYbbUg9EYUs6
+fsxS0wKKFb0jiLNhTow6UuotCyB9fVROdhQKsWdKdsVn118Pcdwz85x4O9rNK68P
+nRE+yNlMCF889CXHYJBfN8sgsgJsM+WEfL2/jTuRLULWzRjk1H5a6ukeGzz/0rLE
+eAKUHHD9lmjc06Q35pdo9aP4z9wrBCeHtJQC3wYtLF9FthY9t9F8N9utvEKx770r
+LD7f7fnbfPMGR+P9HKggrZ23Cc/a5FBAb9xDkBipPW0hgmPbb65gSSt5xLWB9m2H
+OKR6eqHoam5YwuGhg4y02LIqwytE2o3jZLbhVDy7fo0HJGoKRg9ETpSrhAiuM7oG
+Ziyxcu/BldhKxwFMkT53+7Y9UOcqyLs2+CgqS1x+SlY46xCe8IlZd49NOanDSjWn
+4IY7Ens6iiE2JeqTvg3wwb5y7nP6wEalwgolawwT14JEh6tq65X+R0vgrvh3rN14
+Jd6kmXXzUtw2SOqoXSt4EnGS2seoBEtZaUnvixn2va8kC6bvGaQ3tKvAIC/SyW7b
+CPoVa3hwCin8anfAofZjxJkirTrfdWujuZ6fH4WUnSAAftXtw9O9184Hv9d35wl6
+HavItsJ1yOPv043iLdqhmxopeMgRNVxNADPnVTx3pNighFZD/EC8VNuucYC/Jues
+klzAMb1aY4FevPSI+UQ0tMx48MV6NW6d++94gs4DlrJn8h2crxedy9LnNhQaaWEz
+bw6sCaYAr2MTcVQq8/f6dh+mwSCzHryF7Z3gIKU3b1vHZbawDoIbPHPPW4ZwtZoG
+lMhOZLf3D8lVo/rFtusbUY8rnIyNANCwEKWngLGuuDsjlG7cMj9ksw6E6tmADdsJ
+HwiXQlSDB7SQWU4DA1KAPwXM2CZgZZI1RBSX1qw814dE2hM60pQ1XESXLfO3ENx8
+SrmUz7iUIii1x3g0XLyzCuTrquDHb00CkQ3ORoZ9WkJkSuiQ5CqoMY127rB9ccav
+SS3ZY2e5h+S3+p3GRGdj4brk3HRd/A486F3SvhgL9XcqIBusj1tbkyVmdNql1tSR
+G4Em2VPN9QUq/yaB3qEZe0HhCW9D+WnUPnLfF39DbBRUJbV2E4qQbj7xwUwpOjQ/
+D96evDmJWfgi1zSetzMiORb0b9Z0AiVuLzKiyOwg7t7G/GLsiVuG1xphjnReMle0
+okgg5XL6c8mtpGzVbm7WxGQm7Rj3tQ3+yV/tlHImGaTZ7JY4C93rPjCcoYOvJV++
+sTMg8/c5hbPhkgLgDpgRDvLEfNBnHLgJwUjNMEilhFYWYYfe8tvEzI1GoKtBsFfL
+uEYuJNLnWWYgXfuLM4Y/RhdoG2YsvdHpsJBeL5H5i+myfXoQAUE+lthEBLNDzmhE
+lUqO5i2KkfgDf7uvvdrqWmVUiHMycN2USQO9a8b5ymI0LZAI5vu1LKgYH1wXJ/Hj
+rh8Udvg4dl2ccl5f1ajzPZ5UVSefan2pTUMMmVKbntTZ21NFCwEodUr2nctuW8AD
+BslQk5qTvdlHrJlGlEFHhx/aZ0nPo0bxG6xiE3m7560lCCLP/keP2K6ftydijl6i
+OeIte6W59o2XekR7xbpXRkz57NiiJT9X4yx5EKxoNZf/Zu5hEKx2+g70/FoZPgIg
+YACz/R+IX03ecFswIUohSUTG1CfVRc2V9uIhRfcFvojHmSQPiAFYSyC3cLo/MkDr
+0dj8+DGb8N7N8eLqgEGX6i+OO1tz3zHO47vnbxPJq+J6S9oHTzLhWFMUQUPcmkur
+dPhfgofTAgBlsWN3o4pCEmE7yjmGYdRsUsUo+H31Wg8op9p5sCu772+CdrXxvDSI
+pvatmgSkPQuCUeb/fdiP0ZiJvMKaKBng6rSzEnm0jp0gmewzi6Op34LAQvJA3sws
+9O6AOqhmODJuzybtw+fNvrW9nCI+jBv9pG20EOvNmSKmArHs7ELPxXnfAoD1kfYF
+6LWfL3nhe2GDA4PVjCRruEd6ESIA360/j+YA0V2iMf4jEZbDB/WzoFkQ6Rcyb+cK
+LpczJc32ycAPvN/s0YP0tqNQCqsQbi6QgaHIOSoJEyxYoIN2PBlVJMQpJ1qHz7ls
+XMjrxD8ywKHKIPk4HP6dHkdByuKfZmg/d1G3mkSYLqvrIPUwr7/qYwe78rEMO6bO
+eWS/KZV7qK2JORgHlXHkekOmlcfSZR9pM2CfRbbKPuFwpHOZbW7XabU0lmEUbNOv
+wh9Mm780UVutvRqKuIsrqW81h52xWKZauUGU1tJBHEme4TYNSe8uPbId3YcexvIg
+Irk1ywX3jG7Ee56c55htuHoahUuyG7wR/C68LCOO+HK2hgUn5UiyITNsad+yRr85
+5tGQX+C000Yw+yyZbFZK4iLI/Kuino3PHy9GU6XgPV8gElLmvGuHnV+kwJmJuH8w
+Ll2M9Qop6T/s3BH+zhy0XfxHuGhHpWzfsxqDpf19JN+DYXjFfETN/VgbE+7Pjn9l
+uEvr+f6IuR/F95jazYLUwUcR8fcUFj9WJRqt+UXuyXudAzk4g4bx+bmfwM//ySBZ
+F1U05shWK04BZmHO2F1Fx1UEO4df+hjcwqCn//6nXMHJot+bE9R+DTwon54wnaXA
+pxxQxUa8fGSj/v7z9zqHq2vfRM3225BhhUkhIJuUuu91KxbTdA9wvaTRTNEIyXZN
+vAOq742UtTGp9N+eHznvxvA9fAquoI4WP4v9+AJyGtNl+W5On6hkuF1hyP5rmnTS
+jDQk8xIOcgA3bBm5Zar2ibEJpkmeKGexewlyzBtYrvrOR4+vWmPS9cDcZZ2nWOgx
+iIpbJ4i1xfD2GiUMwe7Ck9EDGkyT/hOnC2pIkIuei8htkhDnuREAjrULI4nIMMlt
+aTVv/vxJDpiNYH2UZhgkEk/79jzfzx68oWpVzNShUannoMM2CwG7B0mTD8wxn634
+ceYCpfSpC49E70hMtD4/HtuldTg4heULD4RpSS14HR4NqMiQFV03mHssCbdUmaFq
+RK3OmZ66kamv1ytQz5F3I69BJ724SHy4eT88z/E+w/HRI4WgS8QrfBEEbh325i1L
+GY45zy1zFQZ0kZ1zx20dCSgEhPGblOBb+LrS85ZxsckJUNxpixf1/353zaIMhgex
+KdRsjT0QJnEtoBCUBSXhoyqs1dEL4AkaroMfUaHNKejxHg1k1CguTQEMwQBCGz7m
+KXRkSi+/hjJNBLPsJw6i7Yr0ce1sX0ybVErmiw6EZAr3NYDv48GsXwRjQw2+DFXc
+cNwp2rxD/i4rwBzIwtb5z4dgmOzs1Cz9RvzAwOjLNZfY+Cwm5ozBKBYabi6f9YpL
+NWSgluw0xUCKq5GJazNfwhGcn+y5RfCNpUv1KV1pHYHDZTLz6ULdXws2gtsxX+79
+kPAI+37BQ3nikvzgl/w8aEXLe/HmFiCnGUZykdS2/Zuwk2W+N/iRWzaGu6NMa1pM
+fVJ1RugDJL0jxHgZbVBC4/iR1KQI/Xx4+f/D103ZnxLEnjqmqHvJuKUVJ+Guy8c9
+/37+9OBs2iVcBsCT8fT5gr85xK2wqpDT6dhmVfCMe6RF2JBpzSsjZcbTwWLqcmsm
+HiVl5jJB1RgTPK7NzQ5Rcb+In1aVdB6cU2vURpb2C52TmX1VtdYzAqj70I9gljPb
+7D28OKiLZD4gTUuFcRVD8yFkhuvZRo9D4FSXIsbz611Cb/dMX0XgvBQ2QPKKB0gc
+7i0HyscbjrESDglzZypYAb4PPXDarM/h5Q3ps9S3NiU962w9+9VuZfnifde6w/U/
+vWBl7+MVHwLVZHkuFiY5dmKgGsKJqtxO7lCcW9IPOhs/aU8RIaLeC0D5c5iVoAgt
+L4cdzgtS9mlpyabAMTCaNVkiVimlM92mhjHvasDwM12thFNUr1QaSgmm5MTfpnLS
+lraQfeGzoZV+InG1EWqsFtq6MgZsDOS9cX7KyuY3RxXFRFEi3tsDhYn90+3tfUED
+sdZiNq75uGEFoRcLg526qqZDgELnaUPR6cKFdo2m3IJJ6uJt88Q1zB1ccbWHpMlT
+ZRvgwRvDkPhjbwt3ZDznUMXlfeYGLZnlLHyt9ZqPawI0e798zINPpPnG3o0WyU66
+1pofzcCSXW7FQAJ36A5RpfbC6bIzwArEuNEOuSJAVLdyrkvP9YzcxzC//OpNY/Sf
+/YAhI5A3ocP0f1VLtwIMpCLwGtycGefOA/RkVXcCH2PlIpbfH1TdsayHxfmElOML
+F2EP3XJg2G4Gew48+i1yVcTgoYivf106AUl0Sbh6GyL2HCpj60GJenSl+5np+5jS
+bCxjiv6TyvU0RDI1SBvtLyqH/J7C84aunAPrrGPLI2OewIFfCmpoKqppyIMZAiqx
+vdY+INQRuE/VGe0T1tt2KAVxUzP7vH0PFQwc36om27PrL/7MfnXA3xIOYKM96Dz7
+Low1W94c+3f6AeBJGZ6xTt/cfLvQTiTeLmHEdBfwLtZjFkJ7MRI31SGpTGnsnI9I
+oy3jUHwHYBuhqFmJN3eH49JopcFNClO4sgrunncL3tjwczZgOjBmMOdFeGMRHcGw
+9+18p10DqpexrcjXxGb6lStJm8cv/LbjutN0ouqaOnNXPFEcE7LeYqhDqQf04vUL
+e9simUE8xlKZqJZmnY1bRYN9LOUBThxwivAfPKQoMpKG6cPEdjch0ypn+AhVyFAW
+D4sDeKB8cSq8jwzejEX82FygHdfJtrV6cBZMn5r+PZgvOezw34NwUMVazgUMDJPd
+mnG6jjTx0MPflOYXGV+MjGkv0xl4NC5STqVgkX5cH0koam7BIqk+ZU6n5t0oSAGh
+ZRKVQhCNOUgJIR9AsJMuz90g1aevqJ9yZD6GvZjhceeeBI5UBQD/C5ANRDBl7Kfy
+6pZBYMkGV6gLTShRAGNGFksZZBMt9/Kh5Z0RfZapdmOjBb/bbpeoi6XfQCjmLYKc
+UctyE6VMjUnkmeXyj2WTKc89FtIUu2Pf6aToxjaZeZ5/Bwgz63EwuSNQqPG1Hu19
+eDTsnwammz4MbgsVv55pRnDMAThxXBwsuQMM5gxvGYdV3bdzPp3U87ihZzV7w5hc
+5T718MzFAroVvtzN60UUcXm7Ny/zeGVNuNdQGSFd6V5ReX7iWRA9cuAAkycDdQ+6
+4GIKm++QYMNBqDHUmzJ6rwxJiEFOINioq6v3USv6tpxP0OKgsFBlbBCOqdB6Iwze
+MCLge1aC2wiYni0CGWTwMP9QZGWy+iqDiZ0Z+vorNIPmTGovgDXhul29zFTwVaOd
+p5v/Twtk9GubhPs/yE4CJtA5D+4c3Quo3bcKa/VFlYI+V5wtZP7KvzseOe+UPF4j
+nxU0S+jomeGkCXD10tzUNe8MEvM2mDxwcgKjQcIuFYKtivKcO+vm21we/4qyzBHg
+Rc0Mx6sLyaOjv1dZkAXytwjWw1eO+8IZFwhkuajNeLMEpPd6TZL9ztArsHNPHwOD
+2CZV64UhC7oGV0VZmMM+F34yRtxe3ss7XvXvm6QYMOZoVY5GfXyeakiQpFPn9h/I
+RMEiDeuRE9QbACtEbeMjR69Vg2d1qtADcy7EbCexsUd10qHykHBrwi+2Iq1d7EEp
+Ir3Jy48zTKLpLIRT65k8g+Py3D1sZvkT+1CbqxMfcROglirooyc6qHiSWbYRVIVY
+rlAURA/ZbMeIG6e4ZN1iOXmU4ng5u0pCWddFPNIYbvJZeo5bM8doynumipY89g2j
+lhAEMGvXZHUhKtu/4MJ+/Hfg3EMtO/Up7JrKAiFdzcC+9XosXBIEqf+Rra9twieI
+TZ7Xf7Cy6KiYGqPhEYvtlZKo5pGLLXC67zSWLltejZfi0h4I4rKeVtI7Ab/MzXcn
+92Xs8jkbp+aY0kVMTMlINk5IhSz2T/W6Ps9pNfgRMBCUYrvjazHFp6U+agXD3CZY
+6r33qlN+OMp9mOvv7GuWo7yPCOCXkD+/I2sAXSBAlvTYO2YYBVRndMxFH2YY4zOG
+MFH4zQAFpHpnfLsEtDwMefzv8suqgVvysva2CtJdyP//ezzIvnmD6dL1M4DroC+p
+HI9mbQSOmWZt5doVYmfnFTecVn7eMfeA0s8ezmBEwlnma6yLhVIvHNc7eCWpg/CI
+osHlIEkunfzHMmzCA+nMBVeA2qCVgPiuVG9nvUOrxjqhXYz6kn7MTT19wA9wjBlU
+S+ScMPgNkbhwgqznytp17ZbNzSJASOs7MWTugR9T42CnJ9Yr04QgLKdaAr2UiXcO
+KQpLJSlZi6McIvTucE5teoUKOqyP/4dLWkEZ6ho4wX/hF3csR7rjtqE7S7iNxiCw
+qhqMUaJ+zVoHVQ/EVgg6ubitZmk36lWdD30yn4pFe5HDWmahvIPTd7UUSG5yW95m
+O1lKOIszfe+Yhsf5EmQdfq/0gw6UfU9fcbNP3N12ASbqyuqE6dV5TwUF7YyoOQcK
+5SXu8SWuqUGODFx0EeSMGQOOHEtQshej3kY1Ijni+GBmmD4q/X0ylD2frU5tkvw2
+j/KDCjYuJze2xpHhuueC9Md7BJlhxjO2vgJcBBZm+tciWaDDZZeMifqFTdi6ZAAM
+iMwfzc5wFyZdTw3UfeF580wdLjbu+2wTuBxkR33wz7zgxCg7/zCbtbQTlPoTrs2N
+WFDRq7bPxHCqUFCMTfbKtyYR/VLpRvOMbbxUkpHL6RkNFQwyHPEGNIoXTPEY3EGZ
+GX6/pXng3H3TWlQzwB1ojpZhjgxXDUm7AmZTtIGPN4uWHlZTuZUQvBiwQQ40119T
+/ESkRHpLAfyGPnMMfVzUohc8IYPjc7DOtdjsS+7gbHrGAIsbTzJRSHjp+MY/HJcO
+FbG6vH4Bn8X1O7j041KvRReg9UW/dUj+7FQl0w1GHGPvBmhNk7TyErjAUyPL2K2m
+osH86wyE1/DH2y8jiGyAFzyEpBbvV717eEtxoQRfgd5KTYzixHjZpcUdfUaKEcF9
+PfOTGpF2KP4aDTAYcDY8wcTIR4Md4i1bzRItMNqiV5b6ld9MsaMiZTLVNIIy7aZg
+CkdihgVUuCA2+FDh4KLlEr9XlvRSmgVWI/rZO5OUeZo71Wdong3217rR+2lHPkYN
+iiKLZhZ6ollmnvr1GA9Fr+0dtkqKQqn5eu3pnvBxv8fx8VWMiNCK9REqiQalchZA
+88vFJ8iSA1oBhfODmLm5kgk7Mt7DsdFQk3y+Wyls80Ij+BK9IodRkczUYrrmijk9
+QyYhv/HKso8Fk+0Vk2XKiz6ch3kzfccrrgVqTj6LamP5IHgQ/a9mQCZczwLW/Kt/
+cEYh56p1mcXabW45MvFp0IJJla5IRp+NNSwmpq2tc0Qnah9+mmzV1WoOS2UpqyZs
+UJ2zY/xpq+Laa1yc99cZE8cXeMir8mN0stOgGmyGjQWruuska2ITNL2X5DjOCMY2
+6/eCax9gsUXBi/NX92kPHNJxUoRQAZ2isF07J9IHohiSYhv+dKEUQiELoOMo57HQ
+7VtRT5zX6awHtr4jBqcmJCNaagCNABxz+9meDvsZfeWm90/9PFOiKFaZC/jLeyuL
+g67ikDx+6O+z1mt5lwBjH/ub6SIRwgtYbnAr8r9tWrsTrcjgfrxyU3gsx53YYfgD
+lap+FHI8nL7GGOXbNY8BZ8spaf8SGTH0/1r8X1qsLDY24EqSFPVhivnYZ5KxgQgB
+umgnZcKXqRHSFpyBi0tqnt/pv7jJ5MeYB+YuDlFm51MPTEbPpvSVhZTpQXXZG5e/
+3d5ZCXPJSEE8wFwxCtMwQP1eREMjlG8x3KsnD9iN3nCW+ckOKqREXd4UKsTEpYHi
+Otuiih/BABUHnzTYKsqYQqGIq8hGGkFj4jclQM5SLFB6NXiyIXGc8HqMYBA0I7Cm
+fiIAq7HWBX5D937cd9zpE90pgWDTedS8lvsZS6L4zoZR/dHbnUPs37MdlzgUrft+
+QNSvpx31iu38UwTvWP7Bm5GpLDP26n3nXZhe0Q/BI74KhDx9wb199u32MO2t8YOp
+Lv96oAgGW5v1uhUzNvR1cTpOUTcsWYnwYAES5K2Hs32tJdH6zXgZrXcaDj7co066
+ckzGKu0eZHyzt8Koo+Bmrq5jwZvnF0dB+tGk5YcBPPZJBKGnS+gpi89ofZBfPjqL
+gsIpQD1Cn0Qg9WKLDaxydkh5C2D9cXWaa+M0IRXWgXuHNjzcIy4y4IaPEgxHwR+A
+pLmNpM666NHNsE2jbyjQ9NMvMW3QYNz67bMO5PTVvZAS/gnZvN/WTBYa8axL3Mow
+M8AzGYps7esjVb2QmqK5iL7BBIRAt3Yl3sKhdjhI8dM0ypwtnI3/iJgviIZvkMoV
+Ol/mH4ODCZbof2CYLbg3+jMn9n9peGJCsAsoGwAwan0uhSynYogKWDwfY+MsFz1A
+guWgp0Hao4kHh1rG+iK16eKdpXtncp0gtGSn813pJ1lzMAJyGV+OARlRFAaYfwZ2
+/zGkotbEX1Cxh6I+3RUNYF13JJH12MoilGfq0rpHcAqcgqj6O3aUoboIgRvTh+Zs
+qPt4wYKSCYA7JjR+PeBHSMzoWj9AxOXAYO9FxSZvvOX9z3T+ueN2duXI6V+7KAJw
+ley8eUUGj3ytIdkQWHM+bHmuwPHacTUaQXN3Kce4LesTvN6dYi59NyMU50vetbId
+tk9nWQrctnA1E7xLdspATNSSppTgaGrUWHfoW0t84Tx4l+0EVnvoTg3RFVgcpJHc
+IjOgFPcoqgoSbAbOWDt64Ognh2nfgxypREDlHgzPokjtbblHEMeDj5cTAwIynU+4
+Y6oA8+9Uga2TjswJ+7nDASXibhx7LVSNdzlySa1ldOzMMC9UwirLSoPVE4pN5dgr
+TCkB3LsANTSOWTyivtEkHs3P2ePxNxJ/VHdkLRsN6cklaDXuGf+xKuu6v7akbNJV
+B168VsYhRcVbolVhFVA8vudYAHQl9Soi9/Rs1lGdIwLBvkRp8c6d0V0plNPZLQjy
+CKayJmMqkcKwTcqk//KjmpoFx2Ac0lS5s3PR5cxuJxtUUPi+U0p8ybY5UCokGHLT
+t15eLB8UhPtfQatDLAlCI4Ksg2BMqXvS1KQbQ8F5zqAVaNU7Q0HtcUubjG2oFY41
+6X/YHlMgfoSbd8nMmGZGhw2ydlOiMLKy/t81hconHGYNZ/3+8Sv0Uyb2xzsdvoQa
+Ih0V+TzEY3ntPZzBEmD1NgiVincQvxsj+BMgKQjxB2xqM49IUkgchji7qH500Fea
+PRm8w27s8WaN5NWOsnFF1x7u17X0ighsOaWdqN4PGfKZGm08jUFtYCkdWAISSYT4
+pkmDbcI6G6i0b4+AdWYwZiqdTEqeiTPm1uQuAtaWd0NdKOI2MUXJYAa+0MYTnuun
+djVDyjhTP6lWFmhHd/myB2vyNn1vtoO+b3hRBqX2Bz1ukMvIc/nFiS0d3ayFM/MD
+k3YNgNU8c04F4WkGkg4Zm8scK2WMY1aRmMYvSXzPUlFR8JIlXAJQhiWNHMD/Rh8d
+oZokUwnrkx+7+AI5eYmPxPu3+vXTzrEWz8p9u3R+rY8Mefb8qddggPB/2jc5ecXu
+B4gVtdV5IOyo/ucZi7wNzP8F3K1YfvQAEEVd8jWQzVBW1rJ+jK5+fZ66gNBF7nNb
+pbhjlyvIMSRVi9HSi5ErWwTG0weoNkih8WVjnD4CUv2PyC+OthwVSHAZ4w0P23MM
+2wKhuLkCqO2JfChq8dXZGF7pvJC1kbZ1MSuPHD1TOvF1hXju+/nIK+n1r9vvoEuY
+zMQL2B/jb1SY4aI1F5zkwR1t9wBnyyebuRPXiLF1XDxJE663OUjs5Jr8NoBEsDnc
+k1gQ3zbxpwaREvD27nuZpwDGY+eTwF2N27SFLhamjF8tL+2DqZEzyS4tzXWj00nD
+QZgOIpgAvMfydb+gXUj+uPSXSepxLLye00wfe5Q7PWreM2nrNEsXxKZrAwftxXOZ
+L+4J/SaDmq6ZAWJ51pm0834bmJ/0oFGb/Ba9EXH6rHFh+H/8sq8KD5SRXaWxxBq/
+cQ74Yrm+YjtFoYbqRabuYg05NCiwoaryvWbKxqITWgt8tanDXxgMtHRfL0esaMTO
+DzzMeOMwX/TD5/veWSRLa6t/CnZBtyuxF6i5ClBN7FWT16igGcBsaPDBRahpBqXk
+Fb0tn4/HEGiS0HluH5uaUGV7BYDEZ0eOlYdrmXIFDLqc2grjswh1/WZ2mwfb1RCu
+Wew9TP43+jPEkTXKTQEwVcQmptBfEyy8VynWC8SzMYj45VMljXS3yFeKWGBvxtAQ
+n3GG/qenBV++mxuIsifYh41GuQW0QPxxP1WdmiSKX9BID8xX5NEP2s/aLCYpZPed
+8ZO/8/M2VbLLUWOBJYx+IO2dll2fhYV3i3KK15asWCPsQVO/aTtbiAlT/RBDiLir
+bEnQiVkMLDKfqOso4pF8p+2rTMT0ljxwXbwJK3UHmCLRPZhTAarOoYReLr2CoVxy
+SohbcL+IfC/9aJn1pEhO/y7WRLynygNelH0IEvEXhd6MPk9xtu9E/3bSGfYAlza2
+KkXy1gTUsy6e4q1KuC+WUyPLgsCWMske0graNe3Yyub4kMj7zYJr4+Ar0O9uVRYk
+ZxAYDwaVdKZbZiY0uXGGnug5+5479Ji4vU3MZSLFRStfThzG7hqLJWD0fviSsDuO
+TXPoeNMC1vJ+uY6yCStdV+HY7eJom1zRv00qnweYpDpbheW5hmhe+dvt7b4HqYEC
+1YZ3dmsbLSRli80/YCPTvjzKEORQW9kyKmXNAW3msG1m+JszwiAG4RDHpC7VXZaZ
+TLp2IRBYOiicpW2QNOAAJa/aX/kvztICJEv42enrJCITHd0jJo+N+zg/BPdbyly2
+cDim6PgnpMdwcFIhOe3pX4ZX9N1UavFFlAuxmtE6l4tnxHct4HUjxLCf4ARU8biy
+Tbvv0SGKhbPXJ7tp9AorYe2OSvigPYdOon1JbfYv5xfGftsCewrV/MGIz83FBmN2
+O917sgPUdwX95jH9/ekvlzEGLaQ5RDwMyOixqrns322xZcjlv5SS84GGzsdN82uV
+s1A+tXcBd4AtScaWjEUA2HsCLspEnQPDBGuLFUuDYrW//FFwwY77VXCA9C4z7s4V
+tG7eR3gWib1FZqrHTyaLD3K3BNSYlGnzbqWiA+K8U9YCncNdcMKeaunZt7WT31My
+25ovUpIZpgv8+4u8CCYZsuF2L9W/NYnuLmQB1Diy4dEl1RfzM9ar3IPd1PmYt0SS
+pJBiI1JLDLz8ag9jsFPFxzcPxiFBx+gZ1Ns1IuexPNJmnPAayS9NryuTKjSIu+y9
+eokTuSIZsw4Mg3+KgsCzVTxLnnB80nacwNHikCQOcQbAVbuLhiXq6qnztyz4iSjG
+UqN41pgCB79KiDancW20MzhMP+MiyG92MrNRyWFZ+dPK66fcDxOT0c1cruJY3062
+fMfcqecN8aJV/KnMj7E6jFS8/b77FaQ+TN89hQOKGUjFnz23n3M2aokIzN/+0yGg
+WtP0MhLc/TrexBcvC9XZc35igO5u0jp9FElBX1c2WavNOrGNellgf1l9wy9l9Q9S
+7OrQnEKOkfRawdh3Jq+yXG9HkliOtv/1LtAzJbPB9u7TPFgHebHMjFC97xDYGytZ
+KVb+Jq1CPNI6lPmTQ5QC13TFjGuxwoKZcQNH4ZOqnTM9Zg3hCFUakn2HYw6jqnQF
+xqAxukTosVhd47oWDaCP+6H+tIah44dLdiypzngTMWz7Ge6VrzhUplx9Dtpg54/z
+K+0OTH4cQZ+uY1DGBnmtQj8KKchFh5+IjXTQ5lJqVdMFPVjU0WBMtxDd6mxZk4z7
+4UbjHXX2bZL3j5PPwWr5egUEJ8Ij/LeliHOZ8uwcYbQoSzkWVjrTcBCjYZG8MJAS
+HT14IqHhggj4f45RP4IGGZkJk5zZliYL8N8y4UgqLA/QiOvErpnuvs2EU8iJ7v/S
+gJI5pVcY4VjUJXczywqWJbOgOzneW1/8G2zZ918/VsSW1lOmb4g8DisPqyxpdcqk
+kSno7mJWYGd9OT3tGWfOVGLK6IOj9p6CfD7ObFHwOA6J3rw4/rKrpm3wBr/FvhAw
+pC7L9jriNqzAUp4v58V/R8k4GneP7dgCyUFg0HeK93t+Nts5t86Oj1CH+ntnOYWz
+T98WxCfdlnha0owb0j4y2pFAgstMhKCKBfc2zMCx15e4D/zDTeirg2SJcTj4SAiZ
+K1L5MvTNhXGlaLPJFUz+j8FoPpzapAkZghMrsH4AZ/lqIVU5o9MmnLossHabUoS6
+ysA1f0GYM7h1hrO0PPJcdJJvfVkLhRAgNJCFfV1ibQ+8e6Qdo83j2IqHVHnrwdC8
+90PmfWT+fmuHS9TSE4DBPbTF19kg1264GxfOH+3rhQpsUdn74p5W1pBclN9AgzmU
+nSqOQNvlUPnw0cLr9saROe7kPn3/+idKZbndfm3KOxzgtQzds5Pi5XgRgd2ehSIP
+N4TcFYHRa9Gvn/6XEfzS7zM/zTpMXX1/1Ixubdqua2BtWhNKUGQkp45gjR18gKPb
+8T4j+Ck8+qySOX3A32O8i/23aDT1keZFPVfgUoZbB+hLhAxu495j1oyuxEAM3ipK
+9gOv6mlwrIzaD73nOZWYerYCd/H1x/v3QnZ9jtmC7O4EZoPmVCMrMDy6lCEIgj4I
+E0Qny1pCaDQH2sIimZHZM2ZiDX0dl5cAZzT53scsvCDicWSsr4dPW7eOUNoPgPb4
+5t6ctDBHItjsJHR1Go+PJvxI/h6ChUXs3i+GWgCNqtlgpZZw8DHQ7prdcUHYAG1/
+ykPmr8lZMkEpWfCp4XN6+cXQ8FtUWWPhnJUpifD+dhObXNqiGUUoSIgK3Em8emy2
+LN/tsVSWAJ6uMmv38DsooTpHu3F9J0LMt9v6e+EBPCdIybobGxLle96xW+UmZu9l
+r2IuDfEMJU47mcc0ZZ5CTbgL82YJZ1z7LIogUvD9y1ZFNV13vwlFcy4rKt8VaYL+
+NCn7xWjXlwKjkmwABDgwwjatKzpeRp4kAE9wDyknB4Cg72NMuOz6fB9HVurJCdU8
+ECTTWW8yN99lIPDOjxc3AXy7Sb6XAZMQgF4FM/U3IqLyJU858/6n3F55xKK6lunl
+2LsJTfOFlufcCg7SLEKqv2uFmC//a/fWXLTVt0YxuAdMS587JPieLAizfPCRBNF/
+sWrGSeskhlF5do8TXZAiwtbx+Qr3By8XMvvfeuc6UahdV6ghQtX143Z46gxeRYEj
+zb4fsjLkERSPBFmMleqbyHmLCuaT4AZQUzaadd6KJgHf/GXoYBK1orC4HCLjDfsN
+G5c7poyeKtp3fsMZqdxzlbOBArsP6M7QATU8Nlbmy1udcp4bIxHSmj9upw9r455C
+Sjvsl0s0sDF8/cqdSW+d4NN6RvZuaiIDH79Rq4sq2w1AjOftLJPET5o2JO+L+nHS
+D9G1Od5N6j387zul07pAcazqk2u3N2NidfDbG4odXQfFPfHz5yBSfYLYJrQHlb2B
+g9wpPN4PcesuvsLfWh/sWlwli3lgI68uUj7BFUa4qq0M0ak4jfdsTb7AgS//q3IP
+gi41WcWAIKS3OJxpx23PFtiqFPVuG3ZgAzH/AjuWeCkEKEU2AQZGxgmO8QgNVxeR
+Mvh3YCfOxkW2Q4KWAoxJrkZCWrjcabw4mxXNxfybV/08VefA3x3qX/1k4bTtQvjG
+c9qYZ4UwGzOZZ5D+nd8j5gwfIaSY4BUOLpj6PIlx80Wt/5PTVlF01apE7+QR3+h5
+ghN98bkPOVPkrTqiusFDAELEcAopY4+9T56ooMgCslRnqYZErKpPix26mk9L96jC
+KloZzMrtW4X/4qJKx2drBMEKNPDDzpCRfflS7Hsk0JiPdbeCSeUEqcb+kY1Mr7Ei
+CNyCbJWX+sOPiBGyVpIJ1bxWbFM31KbTM3V6bVTu25Yi4nokqbrDhYphkiP//l8m
+QWd/a5gRo/s9Ee36ewff/Y67zmYTu9hRTJtyAOujQIx2AgYPY/kgAZlsI/hnVpa3
+43PBVD6FhTVQ/eembN7TJxWS8EOaxTjDgRWlTWDtq24JWUYUWfsFWJDAO5jXBr5K
+5eXg8q0uXlqjf2IOAcvFnoh3TjaBW26VtKDONV1e7xa3fI9j7iACu0xlHCuQ7vIj
+mNEM8CEigkFxo2tnxlnP0Vn3tEk2ABZ3AGxNKu6qHPpuJ6GHj3QCjNf+fA42t2+7
+cMYEM1QrCUcE0NbGmWNJRIPA0kgEXEnD9Pqo2AXWL1aw+rtC1149aXlxJaAgJWSg
+Bs5CgW2vMTjlne3eMAcCmZ792Lg2ArON7K0creSRwaI9Z+Ivf2u2t0KkikoayJ9J
+uPj+vBb8oiqdvOjomBWK4N6kZeMmcKXb0BwQjJiSJ6i1K9ggCRUIPI9Z56HYzrhg
+TPeA4i0wI34A4mRWp4NbPb62Ggx97M4uG2WN8idyh8uOyXNyDilOgxhaWkXdh6ms
+4L//uwherlhJc/Jq98afoTw3YH7fwMlff0THJ9igJXGx3pKOlVTDcSJE0c+BrZ4p
+mowA9axS0NUoShOY6vee20lg/L/ARCLG6b1Oyt6S+3HzPbsIvX1cvJGH8TA/uREb
+pAyF6Ps3COuBHBWr7uJNRRJoiqyoo5W9VUjeMLL9q0FVMRAfKBMeVweGqCiMOGdm
+MYcH4bDViW60aJAAAS7QpBJtHchJn2/xdbCozVNAAd9q3bYkeviaLOOG5yZv8Lnh
+yNL4PO01N3BDQzBQJe2qASDGNSJvRT0EwOCzXjPWVvLEJdPsJxc31nxE702rml3B
+qLYlFqEmOZTJbdyo9/+JLCWbNyfRigQvhiGpa/QsUlZ0jNv7cluIgMPQg0UWrE5/
+2n0ptf/VCJm0+vk+GgKsUXK9PfZnaQgcZVfBnaRmRPZBB78yq3Nt0SoeYPxB4xBA
+t+KlMYXxzQdyHxLqyjHmPUzAB3b6gZITsPJdFSPqakLa8p5SqQNlI965eBEOAHgn
+WMIND7vQyZ9ouGI1UDFHmxjBUJGHawrV06sgKogrxoo1osS8/DL3VzTdE/ROI2qh
+soExZ3LoYdG2hCV9R7ruJTw92GJJwjdV2IIC/DyWjN7EQ1QpDIHbZfjVfLF7Vd8z
+6SWKj6fCP/eNtEG26QT5YepBE8h0hPfvUmV3HTZUIGLB/Dc6/0ZnS5AVzkWx4Po+
+uQtF5QojO5plVC77SX9FjJduPphvRQ6HVcrTaJjy2r8ewBTU2P2TBbRIZZp8bAlZ
+rzUjxLcwnCkx0wMN4j4L8NpyHQqpxI0bkT5eAsvyl44hDkbZwTTrAsSL6Scrg1Rr
+V4ZGStYR7RNhgqswnJOgLhh9J1rL4SzHEKBB/Ywe/OVNrFeI1lzrk5vbFjG9Kpxq
+wy9BhQbK3pkw5H/kwAUi/0pcFbMAQf9ety/m5VG8sPrU7aqMzmerT1QhuEfwqsTh
+kXx3JAhj3ZNSBHxTps0xpUzGlaZAKzwrOUD75N5YZ2MJYFdnI2xUX9nwkzLDQBzf
+QKt5NC5NCLowri67S93FLuzI8W0ZXHhAQ+dRkGaxVNcO/INkHdWcIgpLFjje5tAq
+FIS+oz/r4fDESvbYmOf0krYpca1+RAMoVaVpTJAoLoRthXeDlRQSJ7hwRU87lZ9u
+aYVbC1BmhsX4+qnQZQZmIo5gjPFD/7G4YqAhNKDfd9xMdEhQtjgd4sSLrueCvIaM
+kbc1LJ+IzU5lwixG9+AfYsnpzI/gPaZXogPkdGfL49jAULN/fYhX6KwQyKSMcG5A
+GmjlaIQAmgBTAYgM1lIMkmzoKqDLWTDjLEAcrTVjKgLAKTZm5uzn+WQUHEv1Usva
+TvkXjHs6tdONT81u9Y2cMt2xgf74P3E4NV7NN/O4CILIYe65kmC+QC5/lDHlptPK
+ei6q2KqzJ/jBO5JDcY8X4+aBMYFgf7rOZ45bUaf99/nw6ebkzIFZpnXFf4miuUZV
+dth7R9eH2DcCRF3aNtBeN5BdC1QphbJcibGN5Ij03r/BJW8zq2cl7+2WOELnpF2Y
+yHguVNUcMHHAcEPc+v7sbgDWubN6cVhqVw0l8254EAo9keMjw8tEtT/yn/5G7Jpq
+mhjC+SryLV5wx7LCzoMQqfGqPNqGjgAeRbT5vU1GxAQsjWocT/MEg9sIuB6+K2qp
+m8Rpx+M8xSxP+tRjH7T/ndwr+DDDvZ+rJ6wAz2Zh8y9Nf9E5+9yqRJWGxeSFeRAp
+K3UxQgvP3rXs9xcWuafoJo1xDYolcPF3DS5UZ3jGdPVYShHtQqkQl56jkf9OhBA/
+vpTsfnJMWgDm0xcZe9EgezR5lMv0hvwBBNQTBtkvxGN2t3IuFzahHck7KBzROBDs
+319JeRDkIGfF+iew0GRc4kswBuObsN0xb/lAPSWvJT1ivrHsVFompvQNUvtkNlQO
+vLPlPsnAm5aiied51SRUfAVZ0UK2OUyJyrXr2aZ0LrwOpqycWcxQMzinXob0VQ5w
+Af/ZSSxB0lD3oQQjvIiioxwoAGcEGPItUp7hj5/jHCYLjDvGlMsLYKExuI9cgC/z
+ehRq1/QswQHqsaMGXSwowyR3wvswE693csEpfVWGuuwnzQohwXPXMposEtJotIDt
+Qjzom+Ts+Gy/H87/kkfGnJmQrdf88iNeNyauMPI87wCYGVlEZOxq48fwbpf1gCnN
+rsk5EJJe0P9YJpembdNmvtCQBvsfVPPukZydfFn1dYRVGGnZQfQJ8Pd89d6is3yw
+daPenBhCF1YcZi1v9niZ1Cr+C7SOOgt27+LvvW0acNy5oKn8SY4qlqtibnl/s/VO
+IFU68spjlyUn+1TorLskXg6W7QZdIRKWMS3SxayHG9nXP22xzvtZ2HxAz75nqU54
+0ERMaEhjuoT+B6FbZvZjZe7IUYAEYb/w9iN6nhN8/UWukjVA/pXqaLpARF8g8tRO
+WmROXtsRAEyk4MiQ8DeOXMZNv/PMreIAgQOx9sXLjvzJjm66W4jkfPAhD5IhH+ko
+pAqw+5TO0a3ksLnpMOGxgMdVks/s2LaaX2R7Dzse0vApsIdvIl/Df2rHma1eE831
+3+f4SEFUC2L9ANEIphyxdY/1yrdqU5SMDtKLN3851tDwF7WWIfEMcFdEud9uWpdK
+bdq3x+9lNTVl+cb+2igSKzN5/v910bYQSTP+7PSo8fevUO6iPwGAJbfVcQDgLJOz
+NxBmiaZDDGqrK9F26Vrv0v9FsZd34aoRcBEaveK0oQhQx9mBDtPZn9uo0JYwEZVX
+6AylAncxxA6le+2DOpy8E2CEerdApQEEWSDkS1p3Sip/fZ9WS7agt5sZTjmdj4ye
+psQRjM9tFPQUIwWW+rVJDQPt5Kj9/7zuvs4YNaLn9WyIRvGQZw4vRkLJwwqHoKkQ
+Yj4D6xHgYeALgg1xkB4WfN0KziJnUct8jkVuDWLqwL61KzwaTjNIE07V2ynzzqgW
+r8ip8fnlRDA9mBmXEWA9ywdkV6ozOE9KXshlFoiAOdWUPZ3o8TJtm2nONra/sxpi
+PS/3a1oYnFg+pwA713Hm8OlTYKGhFh9BdsBm3Z0N9/3Msrb0W5YZavdsHFU4se8m
+NKmYJuX2lPVAJrALmM/H6qi22J5laYqiyAL6pGS5m6g+WHwCVIlfqP1jRdV66lIt
+DFAja3u8RTxhQfFeyoreUwQfob2mA7WDQBrieGQmDu3+GGRJ5SJQvBksPtw7Vu7I
+bNJ275V9Vv4kpylnTky0CsX1lc4dTTB+aUJRXGvpqoo0HCsX0XXVVccHrio2OrMG
+lNecgmd+Jbg9LTD6Cn+9x1kklYq542gzRK+hHOfxzZDJqfBnbHxXU8czEq4saRVP
+r6VKenNqZi/+4qpUdPSU2ufrBhtCpb9SdKYZsuELS/UbU69qOfzKmdfkNnNwltFI
+wWtgosLtFnp7ZaTJf6Fw/Td72rZp/oI/wjrqFq2guHg3k2L6owJT7WnP4M5AWGfP
+cKevOxBeJXZVXq82un4ikplZetRXtWu429EtxvcqAZqnz9PYYflccRyo9K2XUcqv
+qalfQDBpSY3LKjsNfqt50MFaHGycw6lJftckEAxqpc6iHMW73jIQg+NCE3Y+SXwK
+y7/NPrk25mOMgZMI3KfIy8MVuRtKWqXpU1FB1QmTzxwYMVpeuXj8Tyb9gkaipFF8
+VPw0pM8nZ7dVO9rIDZATAwJhEzfkS9vP/d7lWTTolm5OwR8hsRzXZF5dBvz9iiMN
+RKxo88YoSiV/H+LpcBSqAfasqi+psNEIWYSs4UbBozBkzQfl/WTU2kBfzEir0Fni
+2sdqFVTVSQB96aqOTjxzMJ+FISsQKIpJ9aUSFrT5G46kk0pPFSqc3gi8YpHbMpVo
+5LsAbWh3f0HGiV238peaAyPMTHKxMzLuc9+sPspGIJJTSEE1GixQI+VEln+KmtLj
+o7XIMOrIGTFw8tN/apNYUBAJBEcPH7fVJtks4lrr1JDd0I94qlauV1ym/iLmzOnk
+O4n8DuyV4SgwHSfbSMrTPRJ01Rty02exjtpV3f5Xopt7vbi0yDAhImXSK4XgMTyw
+dW5+6zZ29JmW6GLUif5B98QOMLWQNPapCaiZglk6PlkUNyJyOVvllbP8tf/p8oEF
+KSfds+GqXyE8s9/hsOQ5SOjLNj0k9g6KrtQeYhDBtJguIO9N4v2FPUIuTPw/fo+6
+SldhHL8S7W5Sdg37daETGh1/2AigabsehVl89AMuRiQUAWOPAMvVHaQMb4Ywe1/F
+NWIvLKUcHOxTRPLr4Qe/XylRhs42E2YQTzp8i3bnmueyh0KV/BSJuLVxvYeZjBuC
+0CSTjUh8CviXJMCdDKBSEjyw57nA3K7dymFbFS9EiPrF/BimFCVP85UG9jxx4OEx
+y+MgvKwzfqd+qyl2aNHcLXIjoMtLFbPxvkortKTXC60IQm9ei9ah16ZmNOSC4TjC
+OU6PPfGOjDcBqX5u5AcZAhsMaUif5LBGlf3YRULaTHDh4ZiSRaYBtf4wcgsr8u/t
+ZsvK97xatbg5/lC0a17l9JDlVuYPevaNz4XmUkI9PMEicsSqCfIdIeTCi7x3gEG/
+WZxB62vwUXOF4nGic30SGlsaKTh0Ohjkcrb9jztM9A8MOHRs8hsfsv3Bztcp74ht
+w1qOGUcvW8I0y324MC+uax6Lf5bI83reb31CGfNEHHssw6g94DEyKdrTtD+eqDcQ
+s3idz8tApq8ak5OVsaIWJpB3BEu42DuI9V4WIGiEnDC4yHWqPFrF8e0HM7jtInQD
+dfzJzHiuueveHDzzO9NtzWXcRXT9gltexXQSIoRFycOE5qRuyUJH86kSWrkgv/AA
+F6j1Z88VhR3EBVyMnbZoDG+rgRD7vgv+7hyryWnmG/ipYqqFfWu1cPyrzu50bXaT
+3ATdRxXGtxkToZQxsAoAIz7UOBtG9pBerxoT62ygf+Z3+fLgVRKlF+HUR5+3snc6
+cXdbXhx50g04a3eZEbQ7xQ1bIs0JINPxqMPyd9ESOGJYIcEeazW5LoPvixz8rEOB
+1H7HSCeCgON5bFCY0k/AZdt2nO1Y/j+/UVgAhdlFnk9+pBgJo4Jlq9RhY7TjLLl/
+2folOvt0fEX6+wwXp1AWr1QYaQwUHOSj98VlOmWBTvyDvRZbLPO1RKScbKDpUPIu
+Xdd404rO6ggBtW76wq6eZ5gfeu9i2075uUrZhRWrkdxK/I275gnPBWCj+SsHg3vr
+1EnGSnfKq72IeyZ5P2/9xjGi1ZFTxKkK2N0sGvN0gPS+q4f0UYsM+1oTIAYt0sxy
+PkP+h+1vUUO8uvTM9J/3YN8eybefN/qEhwLry6JqkdttBByiqhADulMcQKSWCsrA
+ZdWqq89/Np5XLOz7o22bvBNBwbGao0k2JWl7kDx0cq/14G1+s2RKGDfagDxVoUdM
+S4pGD1UDLnvrMn8ZYmaI4Re8O/DgFvU5+wIVUjSfSp72YlzBqP6gCcQyQyKQ79Nk
+tO4/3A9oxdAcmuGR3MeJCFk7RlKfruTTFEFAJAZ5oIO/NkUpSWfHbAVXYB9auAkS
+G3TnzvljltZQJv3RNdQLGAQeSehwVW8Pk27eSZ4XgnypLUYUN2Nyz3eKwrtBbyLL
+SvOpjW8iwDxnZAxVmAprKa7xTT3bEaovwRe7ihiv8dkpf/itBMxuzDhp+KS8/TVE
+gDUDUgvvPqfh8/3ROA5l0qsMCYLdHUrsKFzVKP8IW4ah9Gt4eWViduU1jl8ZKuVa
+aUzakQ/KI09T/x/qfO6vUDBs9VksYn7P6rnnlGGcLzVCnXHf6QlpD15i5jXR+8LP
+IvStWDqyeoxx0VqFd/4J4bz1+QdduQsMAg0QZ5BSRQeOGUfMRuXA3uZYImHgdn49
+Vmo1YRmezGAzQ9zYXQe3boQiibBLcmhEDz3yfgoQIZWZzbbvwcVYaXBTj4nC6pNB
+v+Ea6Y11yTe+FB6sQ32LRSGEKsuV+M/t18SsLeJ59KHLG20t4vjqsxxAaEbodYSa
+rKF8x2rXuTTBq/6PWCaOOfZ7ntUHcJNiTvI1Zm39eTV4S4lSUh9ES7Eos1T1oO/M
++GOUwAhUoOVXtjh3xKEcyRLAtOtPFK89xngzx687iJY2u5THdLxRGvMhy92fPBc8
+GefBWXQkBraesKd65LZBTulGOKMRfBwFluG+szU6W1ojqGD/rFJ/t5ikdh8R9RiS
+lMQf0jKHe5hRY3ZvVzr/zalBo4rAKG4Jx3mYdtiQZptes/zq9hnqiR/dOUIUN4i7
+U3BHvWW/Zrmau73Enue13PjWuu7j9mtvNVWyVUHhZK3jODUETNIwlKxGUJ/aKkkM
+uoP+fId+ADrjeoWn6gLpecYBvxl4Gyms4hzzG59pJY5gt4btu3Uaeedh6RzoL9tK
+7ZZnFHs53w0ecn2FrVyBmJNmcqhaSDlR8NyIaYoo6OpUn4TvKBUxIwZ7Sfvs2GQY
+FLxksTp9PFAoTGOxQzYoqvRVqdY5Y9a/O3WyD8ft/0YrWJsBF3sjEm0tObDXM8cq
+UnnZhPAOnjzjcGYDx8nTh6XP+OAJV0osDeG5zjAB5i/FsvScr+RdgLA/dzzvF8Ko
+jayWhQ8c9aScpEo0zJTyxIOpIOTxqMGFtGyo61ssDBaUJRWRJGhH72eI1Kwbq+3p
+b1MVO1OdAr/DxJfK7771G1xev6j0ogGD3yIV4M009olyDDm4MxOyWiOBf+E6b+HN
+DsSpt3Qe8+XHJDZT7v1VrkrXGX+28sruyrswHzOOCbVKluoQJbzCk+h0E3bH3bus
+XbvEEgVdVUoQt4ce6FhJvaNPnVOmHngoT6RcrRqBMzO7+eHuQij9xwqqp9vJv/lN
+IahsxdTrcHVblNfFETMvf9jIssUGY7ZYVkMn7urL03QaAWkg797nvFxiyYkMQQqz
+lGZ3MVXM2wu08ROH1pUl5vMF9N0kGrCMkunndKMxQS3wAYr0CeKQyNXeeRIUgC4X
+rTNowc/imipRH6PsE2PkYGAf5OctMQmhYxLaQnTR9WupPE9uPiF7/cQ/wYONjum3
+MTukXLUCLeLQSRW/Nl/QOcr9dfwqCPJaal9iyOvmDbaGVArXCe8cvWBBqwuPSzYA
+7EDha9c3aKD2h9eRwIFdV6vO9vMYu2we/Az3sjtwNpvUTk8uGJmv9gKbxqeTUGRu
+/BMSSpNYFUnF3ixdPhUGQPGoRmT7ZFSKiYVC2yLaPejgH8GdQ/m6rBw7vaLCtbwK
+pPGiTpn+vBY/hSnXu9d7LpV8UJhk8ro2MOCrl3X1K8mDuNG5+3zFOxrGhedNCt/+
+tAK39GTrPR8i/7g4IS+ttPpRjHo/QUuXRtaZfRMWzrXMixEm/z1U4Sj1+6WU+pJq
+s+5F4hp+xpRdbwwmOzUqVmghd8Z8JRvd5ONT3y46v2Gy9xdWLxTQP/DEdwwoEP7z
+Fp6DH1CfqHE2Y5GOBYrR0LQhdWOb4J7ezucnGs0aMMAPeByNtUFjFhVOiP7VrEB8
+oRQ3PUiyrk/x0aU33KzblwlfpCaCbEm2/23NhRcnVsnuPFMBFF5G90IG4BcfHZhQ
+c5N+9L8He66HGzWKtqFOQYKFd/TDdogGSCf+sXFUcbBSP1lkIfdAJlhQR5RQxu6O
+4Q0/rlhsYmfkgkbnJjpBWo4ooKh8LYKnp3MofetcBgeP6cIrqceOEHkL1xLXGzIZ
+bjOi47aJmeXCY8oAvq1V/DRxFZZ/r67ME1TlgtirJlLYdByw8yxgFGfJ4bW9I1Yn
+/q0y+cLyL1QG63669Qsk2SOBWMWT0vywWwh0l9YfRjfYSoYa5TyHlltqDNbw7d2e
+eeHAm8HzQ1ahUYEytVfZaSCX4QaQAgvTKdAOqxTYidocclTocOoCDA/WFB1vR3TN
++RSMxXrt7eWoedpBbCa4wbgME3oY+Ap363OCOi4vgN8DSJGF+gBjdZAsWw0YN+JS
+Bc8Is2nd+gjTrhpTWf8xHnIF3YRbWVYXcfeeVcF6fYoDB6QUDhV+jtQ75+09qBLj
+3a1aYKKaW+9LIqfYoMYQDkPk+dE+J2ELW4EHQ06eAbQbNeUcbvgAh/B5wObQ4nFA
+872XhNckPiylFsWilBO0pHkvoYgLZk9lAS/1ccMKv5HMd8RPezd/rpzGmhgLbWzt
+20dN6onCniR9l0Hp1Q6Qin/LIdfh+/6VSqO1YO4yMWzUIdaAueAq7g5REyCpPqSE
+98EuT7RnJD85czcOWHYOG3hMLM5zW0dAZIzuiF2fyu6nSimbIkEkwxm+yvkRbXeE
+eI3sK9O4PfDa4SIPqAXEgdnN+GGEPKwfSiHMBj4WakBCKZlisDKuN4sdm/yct8xz
+vEz4B2x1lpLLJxXb25DXZKxQ6KMy6lxJJxHJUHtrkCPHUXm2rfuKfJ0lJw7oD451
+0SALKSMRJX5yG2Jk3MsBldGSVpL0Um0Qr6MoH3QFhSeChHG9b1W8aBrf5vF5UPpU
+BgOT8b+IAyHmvCbQkojWzKr2vW14mJKmehALUbzvqmKzwMlFcqO5dCmiTUtlyRWJ
+DgsX2FqXAccFziZ9/QuFYUbyxVPya5DEIoHA6ScKNqD3sNUVwrl+3tJiwAWqmpBX
+0PInUcaP6A4A5fsvbECYzaHssEzAQc86ehacuhz0l4ulAEkJPGmXp0Hn6EYcyZDU
+q2w9mgkxF8tQLmXrLYI4rwCRD2+cvN2Tf9cFFFFmIH6Al1THj9wRStdoIhm9dsNr
+2ybPSA7j2nfOscMKxBvG+nxyWZMoV6JymNdYC6IkQ4/wqVHL7SVHn/FobLekH+Qb
+F80hrmYwZGHifRmdyTGJfWS3/8tSrnpKP5R2SE2UXXezatcBR8EDBSpNzvyT5XmE
+eANVUZZV/bwoRjF2H76cKCTrp+wcrh3Om/uyxV3NEf/ywtS1nOeP03sH8q/I627R
+ANSMsAbJMj104kjB+61lwzpuIekdNaYMLtmKp6e/t9CJMXu2qGiK3xkw7ruiZohu
+x1qxtaulS/G3rmepoLrNSlu40xwjRMHD33H8xwIrRoXcmN/BlhayoM+Z5jBdCVmA
+ZntsnYVQUQ5UWxE+eoYBPs6XEhQCQmd2P7mzMDVYqJBma5b0dNFBpN+QugmqWFfP
+kaLrRoiD/dFoKLZ0jdJSHgrGNIHNvkvDL6vRW+sR7oqaddzf5hkHOJWnfuGzeGoq
+JzoumAT62ZP4mnCQbZgQBMVHzbNIzV86tX46DjeDC+ew6ff6yIQZyGYhNdfrRyY3
+ksjKoqOVGJ/GKKrdK5O/lB8A70yTQ6W9AswyAkUtTL11kPYA5hDDZVWYMUbbK3Ar
+awoVneawRRQaxsJ0yMBwydm1FrYc4CXTRC3DGBqTxvLQJd7Sk0iShJk6KnHSVD53
+vjsjAYebMdeQjZ42ARhThk74p3LYdZhe5FtACmzkBObmRxDyX6/Arnm0M5TR1gnr
+H8TxqePLSXDLI8Icg77Ta62DmRMf5nolGOPydiLDEKpu9iWzS/MC0DQdDTC+b6zW
+staYhLCxwvmUUH3ieSH+osrqqnJdHSSbcc/2b8Sts97iZed3/Rs6qgnfww7gM7mg
+cDa0g8KuQbZPi2LrCMyDWItbsYV+53pQ4cEg6jqAvjfYdnUsW+Y2Ph5uvPwiU2rE
+gDnqSE0yUk/ECamv2FWs+xz5iLUUn8DWheufWyRABGugmIHQvNxe2w4LiVwuD7js
+6UviNWWhtAqHG39tMHTowOHp4szAeWW85ejq1gNad3YqsTkqXyzkbP0AoPObrEhd
+A4Qnu9+exW7HPwnZUurLQbTh+hRVpWhVWX2fmWnpqQLfR6s/4GFflOoU7+KBnLXu
+8OmMNSQhdAjrohQHpBx84FUbdOgKvgNQY78uhj+hQW6vHQuJvs4+WHUGW507k4JO
+O+dwDFpSIGxFSwoFKPClKhbxqci1nAvkfSlHS6Tzr2Yo1J3PuHpQUv7Qpb6Y8YKw
+kbi0HPDr3ZSylbiNspTCUj52B0FFgFG1xd6LzoSlWxzc3v59+IzSbdFkxkjpAQQx
+qm2nLn+T4tGtA2EJDafLduK0BUct1q7Pe1UjUVQr+iYWmTYSBMNX3rbQA4eR0GCn
+v4pa6010xuUbBQSHmW2XrLxA528v9WBPNYmCOgYvsAmCcq6de77RAWphs//g1F8f
+fFUI0w1jj5xwL3be90dGUYeL97ywqGiRNppVxudCCeT+IOuB1aUWlEMYGDgsg1Bk
+7YR3V0w2ebtAJyghUxrVltsa9LyCMdxCVKLv8GpdmSPzElG0UgT1v96G8+Hz7rm9
+xjvRf9/5eSxb2sb++T/0nGehjrAqV3zOEB32KhdIQOPNcs5SZDF2H1Sk8kN52eSt
+ItYjuwzPNN9BU/nezrJKwjvQNvtL2o5won7R0Xj6KKD9Xt2ok6f334E093YXfTx/
+i+BqTz6goIoLi93/Ota/EsVGB6Db0lQPU/9pBh9gSPJiZfkbDtnhYPXgip6+HZS0
+eL2gFra44Wa46Mg5rdp0GDjyfCNgK8R4Q0eOyBuFqUKoEJ1Ebhcz75mo+ZJj1VP5
+wuSgtu2TOuEPXvenoqUHZUn/y9kqVGoYM3ysc6G8cJTHWup0pkAU6/+J2PjqX7No
+LMKvyM704wCUfUNDr24uvN2RPfSBrdy4s5e0EwZQUEizyIiM7myWepEoJD8S60mA
+8q3x8plQwRUsZQuo2vAJx2AW2wrzycZxcyDUXGd5hyxAwynvWM4JeDPsgT7jFcZm
+/2Fpc8S8ca+md5ALyCTg8TNzC+Kld/mgBpjxMFt/a3EXxvV6jmZPuRdwthEVBvZK
+Xia9NI1Qh/4FpbqE8ajTPT6IFU5bIBjitk8MSBuuEutXIIxn6EHsWjqUnDZn9zr8
+BVbuE7IMqERMW+x58OtBWKEt0l99gTC1yYI42u4Tr0lt1EY4SaApuX6F4cACueCD
+mb7/i3qW47SSk3mv0kIC3D1TQ+hp0j6YucHBfWe79ERRTXGQJggKuSM8RufFKRV+
+LjGteSvC1JtpYqQmtRaq1ZG9fh8kxhvonQBVJiwwHT/jW0oAC2yaXF6tqy2G+OXR
+urlFXEiYeZrk3WefGTzR+bnToqC+ESYa09rrjLhxLr6GzcEfqGN56vt6QWdwDuuQ
+ItoCuPFsum+XX68EG4AmA5NdmyM10B4Uz2aDF6jycm5KgmKsBwuaaDuwn5VwxShX
+B/smi3vnOxjuSpteMXGTqFE235Y095Fd5vFN3MtVRhkFDJ4NPSsguCcBOIBss4yx
+URMDUuG41qsrMVXVZlTkkxRy8pQL0+OSDPzfHq7H9mq7u9vp7A+NFXiVw8obC+hu
+uTHglGHtBHYK01fdyWaRIehL/4oOz0R9OFOYEbXgq6r/OZiXSx6DOYhKjEMRdq6n
+hHllyrBgVCpvXcP1nGmmW1hPx7iEYCU8QGSTVZ85lOc+g6h0Y8jfRaYZXjDg0lCz
+C9Rn9L0uw58rEMQMPYIB/7A9Uoggo2emF7a7jzh5XJ1fjNGQ/UoOElf1edIStkTQ
+ghVqcFavNyIM4JD4xE81GZz5w2CP2nmAXnPXPKrOqGnQ8VrJ1AwfTvHwjrHgz6G3
+zjOpv5B9ANj2S3iGMZogMaH099e1+645HIFSuNSij/o1EgVwiOACXypvhGYKrs8W
+s13vHTaSh3hAHvrC9iHovfI9MteIZ8krna2aS39X3fRPLaDuPY+hAsUXjSiLZgeG
+ECYJiBX1CE7n8NG2pYR0XN0aX0cIc7Gdd53ocBzbeuqYYf9z+XIan7sOfc5izv3S
+uAIGLCOdjeoUpWHmBDgJtxHgLArkcSZq2/nG7INzX80YgzMhGrjt8oPRJNK5iQyD
+3QKVSFxmy/6TBC0WPbUaKzFgUlLqUZ8Vz1fLoRTO5bJv0O++90p99bY5UDXkYonR
+lh1YJZNlKUaH0bGjPKmZJ9tcEMyIi47Gn5yNib7g4N/h5M7cbvRiMOxq5WPam6Li
+HjWZpH0O2xQaUTHeuKlZBtDTj7R7Tr2ZGubL+G6wXzylb/UgmEzwPPsh1y6p0wBW
+Hf88tpdhYlwr/+HAwNiHgOvaRzfGGWtOoN05U+KTqSAW894XNgGjY8EiVMk29O8T
+4K94zqFGLNWiSPIqT0j1bidcx+0nQzo7PWpDRL6lIktqViBTJryjCS4INpyTdf+k
+RVXqJ6arC0BNKqVKa6Drt2qp4y16Izolx8hvBNMQs1RPzF1u1Cm+uhFmNRvoCeUH
+y4NATy0IrPw7CPXdGk1yZfiTuIFZdzBjsn93hdZbPFo6UJyfdXWu+GEp5VnmxNBo
+LxIcHsQq4BHeKhaHh3xAVuvWH6UrjD9HjXXNPSQQUcHz/2wO5Bz7gD47el5pebIh
+qtgPXWG+SmLbNLA+McMmeV0gdfpvaI3B2wb2lqO70Jioj7GO3noNxoUEhmPbSo9x
+WpkZ7Mbez5Vty2NpLrvyNfbrztsMSvy1KYjHo/Gj5uPlyNj6VzYu89trVxiwaJ3O
+u/zFck9llVW7UIUg56n8HcGqVs+WiNQyLvTdK95eMZ4azRBRT8yiMlcaoni0c/TG
+qYxHo/PnQAH/06NpDNxoLBb8yA21t9mLh/v59OvjjVoN25YviQf/5cLFG0sWZURI
+qQehpT/a4MdZJYlCaXt+1dO6hXV8zIPtd7ffT35A7ZdUaXDEsKS1ji+qFtW8IgPl
+EuakXdvN6nSxiKAa/2DFBXK5RLpC6L4OO/akXaUhwcXSjpz1ZGt0DBq2u8M4Ufkv
+d3xADOUHQjC6rIlXKTCt2Vxl4dvD949NLawI6dzEQdAOWNMd+1ARFYxsHZMLJlyS
+OEzUygbRONvQyS/LzZyg/CCjyArLtrZ+syO5/JmnvquHLHOZyW3S43/EdyKBKGm1
+WuFdyDe37xpX3U0JajZ9CXMUZqJE2TSJmH4D3LlgzaKYcTYXxSptMlRxL1ACoVdz
+1soStaeAGuunuLekt8WBYCt4XmC08l/QQ/dha7akF0BXgdUoqYKPoRyCegjjM3s+
+2EbCFVI4hMWSQ1Vk6dg/tvHI/F66+hzPyDq42yViRg/QPmH4YMPKZhRw52Q6g2FG
+lcVGqsfu71RRsi9uNdPC2TLc8wgSMaw12M1GtwVgRWOjgmXglbqf6xEmcZqfnf8e
+dT613fdVTr9vS+1X0udjtfx7HuXvTCY9TU50tAXMu1sf9vD63VQGyzNj7eZS+ClH
+Yipt4uVpIDF7shc2souHHxnbGCue8XnWYdX5DO1qh5y6S5dNBpwbStTIDI2mwMkX
+tZI/mG/sD5WtYZSVq4x8srRMtTaCBn2GE/1HJBPLFeQHQ7pZV9T1Uv/ZXE5CnceC
+a7pNiXr0YYb535+AtsB/QJfhf2ykLfJ54a0FZtpA8gSd41O+i6BnAeC3oRboV34u
+5A3bX1F8jk3t9YI6dQoTKBM0PgqVQTOs6+7reBFBEiJGjV5ysSV1RJXdN9hE0XI0
+5hDuBNlnWuWhh5TB9WTwdcj8z/kUASs5aHo746R2psDBmiJQ3qOqH+UQ3UUFv+Co
+xmxAHoS4tBzX3NV2gexJAx9DLWEQA1nULlozEPnET/o/vDTgoPWChfb4Dnb/BNtm
+4N5js+vuFaIF//aDAPsO74Q2U3jL7cUWxUIa76+sn1qu/jPmF9uU/Ma4H5Jui1We
+tlvEVVwhPSHdUkPEjtNhgAR7gzRH79+M3XAgBD2k+rPMdB66tsHxgLQZ/jNobbiM
+5X/uwAPD4jE80Ie5qzDBMTrM9p9TpshYU+WPxfvLoYtXK8FSmVovv700YCN4W+Qs
+rmZ8TmEAka9jTRihPYXH3WU1ppAZggN+e91NEb1Y76Nt16NjAPcwkQ+yyndnn2Gl
+UbD9izjwW7bm8ej8V1AdVgy3yVNuDQOMSW8JAPz6odPpxuLFA/4vycUcbRxRUa1Y
+Iaw/m+SgC63xOnFBBCHhog==
+`pragma protect end_protected
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_eth_crc/mentor/gf_mult32_kc.v b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_eth_crc/mentor/gf_mult32_kc.v
new file mode 100644
index 0000000000..ff9f755910
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_eth_crc/mentor/gf_mult32_kc.v
@@ -0,0 +1,685 @@
+// Copyright (C) Altera Corporation. All rights reserved.
+// This simulation model contains highly confidential and
+// proprietary information of Altera and is being provided
+// in accordance with and subject to the protections of the
+// applicable Altera Program License Subscription Agreement
+// which governs its use and disclosure. Your use of Altera
+// Corporation's design tools, logic functions and other
+// software and tools, and its AMPP partner logic functions,
+// and any output files any of the foregoing (including device
+// programming or simulation files), and any associated
+// documentation or information are expressly subject to the
+// terms and conditions of the Altera Program License Subscription
+// Agreement, Altera MegaCore Function License Agreement, or other
+// applicable license agreement, including, without limitation,
+// that your use is for the sole purpose of simulating designs
+// for use exclusively in logic devices manufactured by Altera and sold
+// by Altera or its authorized distributors. Please refer to the
+// applicable agreement for further details. Altera products and
+// services are protected under numerous U.S. and foreign patents,
+// maskwork rights, copyrights and other intellectual property laws.
+// Altera assumes no responsibility or liability arising out of the
+// application or use of this simulation model.
+// ACDS 11.1sp2 linux32 Build 259 01/26/2012
+// encrypted_file_type : mentor_tagged
+`pragma protect begin_protected
+`pragma protect version = 1
+`pragma protect encrypt_agent = "Model Technology", encrypt_agent_info = "6.6c"
+`pragma protect author = "Altera"
+`pragma protect data_method = "aes128-cbc"
+`pragma protect key_keyowner = "MTI" , key_keyname = "MGC-DVT-MTI" , key_method = "rsa"
+`pragma protect key_block encoding = (enctype = "base64", line_length = 64, bytes = 128)
+qc++1TDrgKvKDWZWl0v1raRXudnxyOG7rQgfJPD57YM2D1tapN8CzjkH2IdhR0eg
+DvXhsX9DgjPybh95nX2Im9VzXXpaY4A/LYFnadrYlo5paWqwqjqLueA9MtoXHZ5z
+H0x7yYPLqs5HzZkakw2QSpFxwwl53Hn0QY8/De3F4FM=
+`pragma protect data_block encoding = (enctype = "base64", line_length = 64, bytes = 31152)
+4C7xGwKKYvnQyOkgpGHkZPG3AjZWrekWdLMLdB7DgENFBxRJuVdYURjLsMIsxuZC
+4Ssw82JpYHeu4p6ulFkSa9KDpqPT3W383shpXptmOSauwb0vwCr/aXMmEwcLr0qN
+2xAATgfNXkZV+LTC/3/POriXcp5NjTOU0uqy+yiTB+tihzAWg8D26Y2AKb7omcVp
+4eaZu5G5jQrkqLvEjDlDk+ZrrH78LwH3WG3SPk4aTGYK2XZQr78X5XX+S0AKKfC5
+ys4jgJUzObm5lQWf/xatzkSKidnf6iNWMok3RsmVT7SC4QIyIYx8zCYyV+UPFksO
+r6nKC/LXhCded11cwo64w7yGvp6oS4jCOuKcuVjicl9KUeYNYcUYlR33ax8vTafs
+Z8Hm66IBrW0HgGopN8OpntIQjbTjaRtwwure/QQolC5VVQDnDx8R4CH3p40WILOO
+83cx+689dP0ERY5DB7hVnRA6kjGgAUdbw9khEwBSc8hj0pdoEbelnVZVOsXPv3W1
+7A7MQ4bQuiII7CymU9p3EgEhuzT8ZelpVe04H0lsK6nqnLy97YwUIM/N33/4GkRI
++IxzCWg0UmKp722OmKExJNrDEWHZngvmFaYntuTsNzgYxfMLyW+YOIxGCletdiIS
+Z1GnS0J/qVtYbTJgz1TV8clwqqScKXPYS4EKY7k0wOCurKzc0p3Pun74qITceGTu
+5KuPs68t25TYW2etrQZhQUHYLhi5jYdgbNUyqr3Kwm9klKbxbKJoJjTcHtFpKbe2
+iTC4SDLmvg4f27xY4VE7/OnyH70tKvm+++lqK3k7EkRqubi2TUxLDg699nNVtQi9
+O8LWWSaWthMu9H3pHt9Q+ZIDonDldkwJsU1zsUHFsoRibQgOCJQDm936/ylrZ9rC
+hv9m+oHP/lJVcGdMIhAKMoWdGHuvB72VAelfki13f1KLwa8ZzEooS/cD/CQ/QVdr
+BdKJlx919utu4ti97oD8Fz/9n6bYB+HElSFWs+EtZsoGU6gmIkFtb2jUuwIrqYg5
+K4WhIdiz3yZYiyUxrxtwnDzk5iB40aGieAWC4wYcIjO2C9wQBxdSdofNB8zd9DsA
+VTGA/XY2W93z4nRVGr+jn5QkbvwfMpDVkOg2o8WJVuw2Z7IGbkkyqJZ2nCrENbuq
+KEXvfmdGLSK2bxAgaM6elxK6SqPZHFg6B6dGWBIauKeYMO5brO0lvUlCGuRO5+bR
+EKH4r41Bfe3RD+GcmalTd451W6i/Cb3U8lF99y5zegTVHVPVEQOGBmff/YrsNZTk
+vre/oiiLhNvZ4Ng6Dl8JP9oe0G9CCLPULHqO6bY9+3ng87SLcr4ygwaXkWTFjASc
+d8WN2xUpUHagsAqEBn5m8G6igz41aPeLnxDr4x4aKQoKptOqLyuBGrZnapHSkOj+
+Z/qVycCmgYQqJoyhMZpOM6nsgOrD6IzVm6l+E/8TTGZHm9fBV91Hn2adZDDj+dwd
+j3K+8QkSJXlhZi5Y6hT2eYOIrhfxC+VdR8fYPP1WOaM2QczDTgwiRH5C4sl4iUGi
+yf5BRZEM+7fdOOmcj2q/kAxjZKIy9h+nrBOheJTJnhzY4qA95akX345KjZojWfd0
+hs8OFwbs6wlf8vxhJwjM0dPYibslK4KMCUs74E3VqFQsmwx8nXdZqShh0V1wyeY1
+ewzzAfdhf1ctIxbUrjcJMJwYrKki0Qh3ySzIUOYpmftgnE6n9ziJgjy+NPUuylwc
+RWLS0p8xPTzoBcIKnjhNP+xH7Q0eeZQYE/nkmmbrOplhaMBUvjwUoHyGmysQqwWq
+O3+s5/VGdIiznJ6eLVE4Dv6z8z2QmpErcub9XU8T/V52e4DV0uDadhk0NZLGIYjy
+25AFuR5gEQwf0Xj5G5QwjkvN8cpMpXAMntFASxNP1N6FFCnEei4NiEw5fiJXDufJ
+gOYIpi1H3hw2LwYLITxllV7u2Rtb1GskGtN23mI2+LnPXYp9HugytWZyOCN1oOSA
+qNxJBRj/vMFXw9rHm4kvZJY/iDKY54XJRbd7yXauUPqP/B+dueTbeoJ9f5h2ktBq
+bQzKPLuaPe3aDyGZEknjfGWC/YnkdL6h6Zp145b+e6YG08FCGLlo6Be8JhtNobs3
+45z22c4vOrwEWc2fT1i2x+w6SP0sEO6Wr+vjJMG+PMaMfQuav/1VIhRXx8t1JuVg
+BFpqay0QEQ0n0juQT3ZPLgvaUuS6dYn7GTjL1iBQ6gq2PB5L5TUOioGExUzdIFok
+68oEKibbgA9LMqooWuMCJu0PKkpG8ScSKbewpWdJVISkXuEN0DoACHZsiB+X/dDX
+xwCiKqCyFPWYtsjmQjFksAeVs5JqyUvnoxWxZb/7RjD8zWivZv5XW0Lbx+iLegTh
+TS4Ynod1veVWsorSLyT1MXEwNMyl9/XUQIC++fp7tcBFDqojNHEvtZcRsqMp2pSp
+yJdQXT81nGh/xQeW57yWbdTxpFVLwsBxKcubkJfcEMlSNB26mkX+W9dAPU0qw3kx
+xcpARxa5JwGOsKbRM2xlwdic7P3hLv1Y70HtgI+yHry6m7b1tV+V4bPULhYysOYx
+okyzwF9YjXLq0XH382nbATxt2LVJjgRElqyfY1hNeLHwkQVMB9iIn/IU0e3SNG4S
+k2JWU5jjXyRU9CckeD/kvExnOPAjBs+2YQIZU0uSrNbOAu9aWtKAi/MkgsLpW/Vi
+5aq/okcd2CHOdoIp6ONgyyBhKEn5t3SygKlpapG/0OhZz9OcmWlRY/N+jqSd0A/G
+7bYgBu7c0TjM0kZZZ0emOCPlVe8Xce6+nTOR9UCC3/s0GYdqtu5TGpLRsIEVMzff
+18GCNrB+kyaGu00P0WuFL/NtSJFSiegCf41CUlK/aidF5ah0kC1J617edxvkPuWI
+MBAVCXkOvC/6BexETYeBluLkkrehQRhdJmaI/WNbgj04rBAcYPbVtCBvdgnzsfvs
+Sqq5S0vKv9xh1eYfs0cJz0nO9NtLjQ6B2r9JxhhuT/MkiAS+JEV91lQ40sBlvfeV
+bQKSHgneopu9Z6VCVn2iwwvdDWMQ9HDSruRb0VY9XXR/umQ/EABs2tj+I5dMQsHX
+ySHlgaS7SeILEuJstaQFKbNN70lr6O7gAKgNcoF3C7uJi0IzR3/rdNEjyUiEA26S
+e+ZkGfrKjR+nuYGjSMNb8RtOY7LqalaLA/Jsg6zeUXaCGxBlr+Ldaygg/TUcmU2y
+Fv+/7IsYt+WiqytQkbFc96KYXYf7O9034J7yN9bpswSm0fXbVdvwCo8NxCLQFPHu
+3LnT1ETvVqdfIzkCuFco7uF8ZVq34MA1QvceaK1R+KU01QyaqTa7Ox3uzLDFEmGr
+fHKF5OTdrb8GrGMorKXnOJekz86Afy6y5GDvCcbnhnI+3V0oWTgR7OT1n1L1XIfW
+VZutKKgMRWmuc8Dg48YoFJNwbOYVZKyBmQgpAmmJr/+5i1PjcO3WgaPJOtSU2xet
+iLtCjGc+yM02R+FwaZ9JoTZ13UNrBZlHHnjP5lskrlauLF2VNfydZvmY59sR8ZID
+HpvJ/XD/RPOto1rvawN9tr88GlFUfOURNXqr30yqwbTOYTioH8N2plfPLEaWScTT
+bsvSYEEIxee09ObaJU6KjYqAAAcQI8oVB0p7NQ85eHAvsLx9SjXaIa9cFaYxghxJ
+bbEIGptNyL48/kvuvGODyxe42bae5gEMTU5bRl/6OifHAtZhJLJD+pV/pA8QhPbZ
+4FnnBcgAVoQFXxXkuvTcPKncV4PMZQwab1qy+qTCdVOepaQ0a8t8G6QC1J2Tg69V
+8YFs+h3XgX5GEYCUwC+n/LAiya8Cbv7cvlluLdDzXLmzL3yLeFKRZyNAnFv4xYOb
+aS26/IDk693vydRf+xGHZAKlDsJVpvV7/7sWd6pAAnhSLMqo3aXuA8/7yq9sYPhk
+vYiTZSyI/bxPEdMv19GzXFRGKLT4P2zlf2/gZ2OYFmpkpsF4qHQuccdjdU/O9cEv
+xyFBAAMYGGNCMpChIGwTxD3A4w2eAqQn/el/axUwzCXNxBo34OaMFDHcXnt2U7hG
+2hRsMd6VeXRRbVVE6vJDnY8eXHpvRZezR3trjZE0j4t1PjnntWNlhrq0T+cONYWw
+8i0js/eBuFzSIsTToB15P79KxLNodTosTXkKo+FF1CUTYdFqU0I2KVc4qNJYQ14f
+74Z7twdzaakbLeyPpo1D75Hin4/lmZNhX7S4ngryA0Yven6w9XCCbZwS38M7HKcG
+OH1moXGiGDSfFVrBHNjrlZPS0cOO4cIPm7jyl7iUcjSu0xG/j8LZds/fdYWHK7ko
+4pcJKdmfOidAKNxw4lLOZPh/nGj3frAuXx+JVTJWE6fr7YiabSjVPtZ27MJeoxBy
+2RBj3VsCghp6AmF6gyvlELUmlou7HeNz3JuT2X1I5Sc+08aEO9UuzcJUhkxqTLNn
+/FG92zQjjM/4OOO1pUJPVQZLBiFDjt/K2AQ850Mm4YD43rPEbDkO2kTrdUXvbzjZ
+2BhNWrq9Xt/jvL0DtT3EGd5qsFNEompcPubsUWsmGuRta8xWabDYJgXWy0MqFORh
+hOuJIEllOz4bSRyIcbrGblpTbJGzG/TBA7xkm1goDH7200EmlwI1F0RyBn8lJiNx
+amen0V79RIb7VYQQ8xLIzWGI68gZJKCXsdDVu0cN+6GE0hSCs/vG2CBqOQrlpd7J
+8fRcLxfvxx8Cglp3dNr6cfePLU3aW76K3V2pirvV68qmefkIHWThmjMIpz1jDy64
+YnXJsSu1g3rzRj8KFbLmLbQJ66rJGcWHdHyuG2Fz03D2+9MmgOugWH0RCCxgK+lp
+wgwbrZIaEMRRhkqe1prAXQrEk4kRCRCxkpMJ4EEYmb2umMPgjvT3hvgyUX46mpdo
+XZPWOO4MKWZb9OZjzgScV6WkEjcxPqSaX4gyyF/L2+G6nwZvlkV4S4vm0RwlHqG/
+iuR90BbRu4ADcYgVYOt5Xd7Z1Dry4ILBkhk5jgwWb6AI4cDBJuj6105NgDL7iVvx
+rxsvqBHTb0fxqn4uRz9TxSttgAET6/NWiJMUikDsj/W4zIc8wBZeZb/3ICrdD4RK
+Xh69sd973oJ5psb1jSaclxLo+HFD5mRrky572l9nVpTZMvJyvDFDxIDw+sI0zesl
+zGlMP+rzszcPyiF9TitCaO1U9v3tuS3yJJi10gTUrBsWPceKH3G2qJkpBTxeSLCP
+d6aA7heFP75AK7D6Dy2qsu6F3QYpf+usWzCSGfb2rbSpuDutazXdUbvhYZVaWad3
+cjhwNOkIMCbrn69qZdrBnfh4Lqm3OjGzsqwkgYn5JqwAJBEvnp6z1OLYYsSD6UjM
+h1FHvz2LiNeptmJpecpEf8jGNAwdUziZwlVGbdwCEMgYsUbt+DB5fsQN2ZbauieI
+cIUz5KWHKQGbxPQE2YnmWqz1EkQB8O2A/LeV00dZKfhbMxocFAr062VM6k5sxFY8
+DZ6ztkQ4Py/pud/Oe4YLQ3LEHabuHLtwwBRnIDJGXHMHeOF5nA8cz/evaQVOl1tk
+zCvlzDDYsGVaQVrT2iY0uypVxKtz2XKibp8qavmOQ+EXo11Op5en2ybVWAueZV3i
+bjoupZiXKiRWgyFbxFy37YF6seOfT/ym+2UhRszk333N6rZ5e2eaqoFd4wOyO3oH
+RzC2GgyBPShUyftc4io/i8LaUs59sxZQ3sUW9cA2kobjel6JRMmaU8qWp4i8Isuo
+pvNDu5YKe6HYOH+qy1OzEuoesGvIKA6TihYfDwNk8vC6fKQ+Aw0yYAikS8V0Y/pa
+7DJaCoSqwdlIrqydIEXw9dhQBgv25sGeXZZFWu7wp61tqkjSTRghpBCzcLC5SIcO
+rDxkh/h93YdQUN+0XbZ8jYAbD2AgCVti+t35HKT1/6Yr/TMubIqnbeOm136tUMan
+iPFeLrK4GHHv7QlkvGU6fFwpSqweRJHaVxzZwAeYfQrrp9nUKXySTsL+N9/XYZMa
+75DVpHYx91bjl8FX65i1jWr3H5BDfBkzXQQjyzAWr2uAK/nQHr/Ybu3UA4XEoyoX
+s6Zvp9vSuNhByyAjharQUPnumV9Qj4leu9J2IfhVSeC5XTebjZbB/utTPlPjK1NN
+jCQAHjlaaErlZQr8AwANRFnLi+TpJmc4ax/Ki1Tn7xApqRdYKDye7TT3m/12JmqA
+eD8zINHGHKhJQit0ZYEzAsvyoti1FaMtdEPSYucoWZmk5LzFt1c2xZ5txBOoInSj
+AV3XBOaaf560hNw3S2i+NK8CaCYRO1By3HtbL2S3U1psQbEpkjQAyp20+lRMfUs1
+A4/lgVAR/5ptBJqM+gduqhQGvjYAyRv+C4ySxRacSEOYN32LZLxJ4fw9lf78ttzx
+aYf1Rb+E97xD4KxZ8QHo92MgKtUsJZ2bcDR0IamYPTxJ9rMwmHKm+ZQtnBG1qE74
+q1Xr+WtcknTleRt+6Aju88PwbKlzW+jfLEYYeNjSlC7pqsYBXKpinYz3035CPqnW
+NqB6ptOaad+a8U8IaL2gFbHXNLvCnkc51VPkHGTdM3N3OqQRNuQ6bEkaJOekG04c
+K71qnj3ckaOMEc8U3nZufjBtehlQQOolAlFbwQ8T0wsS1PVYJwHZm34PgFKojmOF
+Au6AAmwnVAFkynXghpYSEibtlb5nLmhiGlnhs+mo0O6MjeHorQuy8eIb3oPSPvbV
+TQ3CInUn8kqLgCij/FsLXwPoo2aCErBTvAgf25QGkiCoZfplncqlisgoroX7vwqI
+JVDD10jHCJwrJvk6YzCkNqxuDGsrMV5FGAyp1+uI2YzYwBYGKiradJpNTg2pL4Su
+ycFwWs503GkzyO2AAKPZao/b8dA/DrZ8StkmhN+sE9sIb/dPT9PSfDbJ9whQZt4C
+cuFGC/xmk5c7PcnKB0G4j7gBVHmQkdPocRPwlgfNyI82IGZ2u/j9M+5Lg9ddmSwA
+3Hr7O5wcHtSZ1Ern2aqtcjXfvFQ0/FaoCnL6gcXZTkoP6c3hCffXxQ7xQUwyYTm9
+VrqlgifbLDvv7V4Ltr6XlUHJ8k9HSwrIMnrV7hs728z93pYRK5402xNxolB4cFpv
+T+N90v16mFgZmIO1UN/q1nokS/coekECaOwrz3kjfH7KsYhTejkcajk8O6Dt5PKQ
+tU0MuNg/jMOanOlWWt/gF6UBWjdEuubfbTXfgu8FwB67HYHjcl6FliCiKE/GiVhc
+Cco3yuNQaDHgwOQnda3uBnFbMWA3Zauf+dWTbICjDDqDxrICnc1F7gW8pbPqx0f0
+5dMfYF0VO/rhXyDqIly5LMfnBqkmJfHHUxPfbaNSHfbQCDRcgOjAOjpJ2499XXOD
+xrKGxPaEpw9AUQTIVOOSAHG2lMawBsiAaNiXZufyCWPGqJ9pLWioFbEhVVZx9XaS
+ogXz3H1IITU3wG0NHVNWdbE7VusEYHz1Om5AdyaN0n9OpOH4NWYbQ0K81BmIKxC0
+yackn6nnpcvk0dwHDLkYVs/BYTBRD1dbwJYl5wLJyYv02eDU4ReqUuyLSzygW2V6
+QUiGQSTIwO0zs7eSyfOcreWz7Sz+pmjFwFCz/41WIy2H1cMBM2dIRyOkwk8odody
+UsBaS8L58Ly2v8uwRybb21NNCmnu0Jmf+C4bJVIOzTwpTYTJC14JKHpiaX2FYkE5
+lVL59zI/dgut8cEsvLKK937FfYWV0CklyOe0NKE38pAorrGM1aPLVy3APyZ83eSP
+WgiiUO/23E96nWTliEnRb1GSXUoKkDZYd+JZLs2wWk68adLSBVi9bYJ/NvjXdmfK
+n78hXr/krnyVeZVZ4biIYUCwJ5HsUmoNvq/qtCJDYQf/c/EPgVLATMcsXGl8rWeN
+e7w0aaF6sWDRMnAJFEKYqJQCwMk8MSkAi1aXUP/MLCQH09YjRJSQphmiNmLBSyU3
+M6Ez1GB532HjY5n3Jpfkwc8GfhIxBsTlN/8eDR40EcCtodsI7smCDIjjWdmGZvTh
+Ac/q13AQQGxvvDFeH49ylSiWkP8Vm75ICHKj2f3Ry8dUUBEYJ/cV4F/DY+2xv3WU
+PWiMSlTswz6kanRFppIjN7xuX5r4BRyumVdQQBj3NOL+edKJF2f4XQRPwb8u7JRO
+379mCp23ewDDIQMDh0HoPYEVfw2xP/Hms3JySyO01Nu4/dD1Y1XjDw8jdpbW1a0C
+6zd16THChP+sGJYg8yN7Hjf7594e5JpdRNWrKvBnax1neuQqJc/VeHEns/uTrKCc
+9HMujPYs/zkKGeoWuZOfyEnJKMCTSIhrvOoAVpbJ6PB1AsdjhMhkfLbxiFrR33Zv
+Yf+G8wXvuE9vL8EJbnYgg4ic6VCXDsSWl6SPHCRuACM/QkxFXjO/wcZwEJ8OQw3P
+Q/v2TNnIIzGz86hjZbRoMMeAKeuarvGVSxE6MJ4pBbCCa/jPD9x816Apv4r6RQZJ
+oZJxyctRmRko0ttreI4A+KpAfUDQBKomsz675USMZQ9oQwQlOwmxt+Ca08rXIUQe
+VmV4DFvSxitgveljISLUo5Pr5Cr9NtqmQqJrBkFSc7BZmX34QbaQ4xeKe4cdUBFv
+8ebxGslhT8QPPScbRxEsIWv+clnjRkHjmokOvBpE202IGiFcPUTHbc7NjiUuPPxh
+1vpdtlgkG4GmSWYp8W4o47O5d5P5XbebnTZa8z+oBScFxiWicpKQIHflOKCaGQ+L
+cT5VED7UJyX2npHoLIRhkVRBq+ecfcACyWEaBzmFeA/ssn9vYkwWn8NbUETJusvI
+hbTVTsp3Hz+atvmUKXLiHU5TdT/6/HM539IEUYJXdjJ1LNhOabk4RSLkfFlYjNUV
+yFDQ1fqw/vLJb+wB4TcuG9kB9QtUTIc9hzXUdb3XVrW/yuY04pmxwKiQmYIs7sm9
+ELiKmMnSUTy9SlitdpxopuMXC9DZASYz4E9wmEDiSuSE1ka+Ev16ZOnndQAYWWB2
+spg3Fcs8VLFEd+xWasQlS5E3EeKIsBObzwiV0v/akDT0eyKd4qVER0YI67vDx/uo
+T30eq48uMC4KVBMv3I+c5zFDhEg/zuIX6anQZ1RNBLKZpSdMNBtbq8nzVQsi1C+C
+4JfftCu7Qb3dFlRmLVCQG+cdNPtGaaPNoiAnTgwOVp9tEuCIcMl6Zq9a4vQCxz8k
+zqHuwvi18/uTvikUkhJ73tIUoNB8VE7m0u4KDS4KjTE9y++fi6IcEAhnL2/zthnz
+jwoIv+ICax/pcRVUdE8alGCydUn88pywkju7uGbvTCq7kJuD+WcOcwjoklsrnAYc
+a1YrYWVlX6Yc4RADPQnq3SIEsY5fXQ7tqT4wzm4yhDjjeSEGQkyJgrRH5Zus9J35
+XlZdd8jeQ+PI118Hw69nMkd60LYauE39wBob6p3osa64/nSVsQQDVPuHKYwEkr13
+qZCjCcaHzU8JqrCqoKwcEy3lYzAIQjyGT4iIGpV0jSlIUyL3IbknGH8a9un79zix
+p2CqBcovq8xjaqmsfJAqI94TamsUbIrbWElk5BP1DIUlkxfwROp40ru0iU7x5vu1
+ho0zJrKFWXY2BVvDONRmiJ+CjkRzl+trA7XGjDuqQPO/mZu7sEtJtMbu5Bh1EPYB
+h/n0s7FJ7RcDai+Oamq7+KElmK9psqkbFYy2mueMb8fsO0WAHU3gqea5m6Toafpq
+UZ5LofBVBs2VcTjk2noB1W+t1c/FO+sqfKPJyaTOc4it4KRYeJ4MMJrIgvSutvhE
+T8IdtRA3RKu2lDYqa6LJACX0CevmBSBZK+lRR9poGPv3cGkSJED2UKxU5Uu8mV+p
+NYWzPZ1Ht+RYnzqRhQfzu9UKO/Diox4x3qLTuO/1MZG/SO9o8Kvr+ipIuak03ja5
+Be4pzOXzUaHef+viZ1yay0FVzJT9oXBDnK2dKnuU759u0Nr3gdBvpDVLYh2jZ7op
+Z3BEKdaki18Q//EZ4HsPA5GO1BwkwCN8mt+YmM68eMP4FQ3jpCgcZWPwlNXoXVyk
+boq6RKApTOB0jpYb18F7MLZBQLiaTnr0lW2J5d0TSB3wYxA2z0edoWrAayVYgrQs
+Aj7H5JO6mWMyhGzr4objBWo2C5zkar0/1t54TLTfhlnS9L8KnQrKFTcRhOzMuA1k
+HASP2LLmWJKlD+F/sQSKzyisb3iItpb7WkwQwxiomlI+33orR2k8AYiUFQwltrWk
+mVywBzJEkcfXx30+20sJ4vBIG9fmq1F8qTCEjqMzi2JThH2hSxizJrlpWxqsIm4S
+Ndu8h/kBBW8I6kJe6ph+yuWE0+iVHHWb5hpSTDrWSLAg3HejsX8rXdJuNTy28HC5
+fGI+08ZHQypaFFpzUs/xnKSJB2GrH9SXVD50yZU8LaJBrzS2Zieow01ASByqDfbf
+8533xj4JEeW5s9tbhheSNj4etPRrZnJcMoIDIgORSaA7fNkVgur75j609JXFWvbe
+lKYO6G/SrdXWLiUT6g2fy3pT2KKzPO069fElrfXYMFHFfTAcHB+Z2EnsHUhqDP8q
+7uRRy5OM50g59S/umKzJMxtC0SQcYXXkDLFOsLDYM7iEqX1YaNCfRyOSw2zv2Cbg
+Mw4opEalTymUSw70RwVb4+lErCXq7CWcQsv3fOFIeS4C4uoWY6eQXTqH0Upjomgn
+bNu1PtWwuHvjLodRYJ6aUuxGzYCJamOWsWIGTEQCG263A93AF2txXASNv+hOIQlL
+E3h66umSM6PRkk4QywK4ezmsdQ2Bu7qsQuto/iceT99Qqb5FlHQ5AhytZKEEmcw1
+kuGoZmpFoG+jdYcIGcoTVMv9FR7+QNv2ySbCHLld+lJqvrxAySY+xTOS5BqWNVZ/
+jZTM1W4Kp7nlDJ0dIBpSm8Z25WNjJ4iG5xST27gW3Hk+n2FMpViRP/hv1hZVjNYQ
+hPnZ2xcaXZg+UhfbKtmWQWD7NDfhEKnYbN87NuvdFk7bHmYYP0SNx+a9QdG9JnAw
+IOTVyOWVQjwvIDZKeYU+j7P93LaJcA4nP+f7VOHn+UFENmweu/BjUyJ+2M/yBMws
+zfBn9nTOrCzVy/AzkbcVKweZkVcC2aTwc2jUrRtEUC9ddqlUVce9hl2uWAedqGxO
+JiMP6zrSgwi8y8LjploLDlW+An2PhfjtPSi1QdaTcwpREc3i13yUCmYBBzWn1X8n
+cKvHWuAcrfqvHZUxV0+imLzSI8ombD9VfWXoYL/5yTQHjlzTWAEtw3vLzp1sd1pQ
+LMCKSE0LEDeBh80dWprZV6ltqh6qsFtOzmGS17GzlJYBp6jBA9T+4p4s9sxeuB4l
+H42oPXf3PE4DP6cFVF5TE0S0WT2L/KgqrWProNnbdACtD3E2sqofOZUsnLCPE3df
+RwbWZhT+XouwG7nT/kLaDAMf6e699jXOKdSr18k431CgMLbA2KNxJXk9EedLgKb5
+KqJzO8Nz7mbcLh21oyARb2P8DgbxR5DDFi2J60PVOcY53Eolo3jq2Q8zzvx1stBH
+xAtRMdVLsGGmrU+l5Ca0DRujNayWOKsmTZZyj1Pc1fmkYKwTzsaEXeEr27fRLmuT
+0UmUkzdBsbq3H9+ERD7tiVr19K2dos9RPZGjRhc56JFxv1tPEmopPzD5S7Jej+gN
+ehm1JLpB1lG+/FgrvufNuBf6DVpGffyeDcHZA6pZHIAutPIgMyKVaVpiWCPVanjx
+1KEso8ST48maalVVWZRHbuJSs+gzezEVXYdoADlG4DTUWgfBRmKpodQGyPJY5r1t
++RDpXruj02zNevKw5KCDItR9Kwq+RdzEnao/G5tUnIbxPCjif0Syykzj0ZQyE5Ii
+LYlzoWvTvl3mzp7TRi/YeDhXMRA8uAQsrdCC/sVh4hprqzL1ccmh9EOapAv+6xA9
+LFCrjzEqvSeGFXBKDi6+XUBHOAS3qEJVw4plguu0UTYDqUCT+bhMVfV2ywQcCY6x
+OPY+Yqf/J5qH+ysL3TdFz7oIX9QznsV5cBEjJx5gQcMS37Q4RlLS6i0K/FzQg8W8
+wAUqnltLRTF1vZz4qQnk2uXJM4pnEEJQyiIC8ZajHZ2+AwdDU/Iz7MUqLDCfBaG3
+2euOR65t0cz/qKaeje5XWyTzeIMrtTcj5xCLqeAJ+9VS7Lf0g04F/Jv0ECaR7dyu
+hRZcSzPq63pgjfLls97v+4yfO6DsKjnFOfa2/TUNrTvttL9AfkhNKXAjAqnmB0xp
+wv6tda9g9ZkypMmZOeRsVhggMik51fCWD7Mtlw2A5auWgR9T/63cGjGlHpEHuvVv
+wklYys8j5fYkSyWRQePeiByveyBE6mfUKszxWv0HISCmzAsheiYV7mSL8LlymYL7
+vFAQYAh6XhOdGn57Ux7P9K9x6IPOGOrdHWxr5vx3VUvDVyFEIkyqq3K1wH2nb5MW
+phQlPB826vaqf7kDPe7qLauK+66d1fMGxw6LsUkqNR04+BybAj4+T5RZjTXBOcni
+4PzOnCMI01tkZ2aVqrUcDobiryzmJ0qf1VU1XtfrdHmGl27H7qTiNoZL4aE8V19+
++WzPUcQlcLyq7KwgGVMTMWlee15kAv1lGlHdJJoRkp8JQLPdjgmo08lfcTKapMw8
++xSQ67fBotNDebYnCAiou+SJhzMR/6iV8ns9eAWm+p8U+BH4RfV65EkH26gdamls
+1GAiFVljI8RiM7D2SO80tojQJMjwn6Z2cY6nVko2PLF8/W8QNFSVeGuDS0I80EJt
+aVaFQtUEvShp7MeGQg8z/AAfRgrIIMi67hOfKE+wu3dRwNExKmC7S8U/3jdhfkid
+ougKJgGpf5+eRjfl77v+DavKlbMHGb1z2ghHq2kERAlIE0A9LH7IMnVeYjoO2Dm2
+9io6memlNDSV0GPp915KijrltTbQroUexWg5z/bSrU/Qb57ZWW0ZB52eiipKx42t
+tZwbyZETlEpGOI4CSCGWj5nWv65raWegOo29jT0pHr8OgGD+kZ8zuwzQQoD0qwzi
+1FYnSGTjkIL2jFCITeNCLExs0DppnRtbZyKm7o38Z6o+lPZtg4tdfMnTeGjxgnmb
+fMdwn95ANwUq7JCzn/ndzdkzJAgph7i5ZnE49Mygev+dKZ5BwstzGEqxOlsiHR37
+lpJXIIXghwo9XWiO2X0nXvYGJRBlQO2L8Bju+I0mesH1VhjJ9V1OShObDVMKepP8
+iopkguzTzKHYN24/pR5KpHtP0mKqGM3Cmei6Hl8bHOnhL0sU7QvYQH5SJdMgmYXn
+8LAfO9H2A2eNw6HnFSIlf1KRWwVLY5gMvl7aN20lbNJAdd19JF6GBXxrXdrlca7O
+DDb+Hkf9zon5evlsJmQUDFzRTWPQyq92iD+QCQx4T3GScsFHHPLD1FncrNFWJOm0
+oDbFlE/tR3Ww8GdjwsL2+A5oOBwhSzRpU/ZMQeq1KomJnku1lYOKcpY0wnNuHoS4
+QGI1IEQLojGCeu6AyLS+UuyOXArK96v5UcyFPVBkwnJuEcIIyS3yhFlETJ+U8Vyp
+qGW52vkDkpxHDNoUiBtAXhZbzeMunKgJc91SHDbkYR1AVYJZIzOhjmG+dMNsYWGK
+EEr1nE46E6hWIlGYYXbf5fASSPG7kbRDHgb6V1iLQo4vjCCeVnrWg7EEg82N0Uid
+7+5qydAi2bzpnQYtGfpjUf2wLHymGe6acuFUPe6yqVIqnW83d3xREO00q+qGfc+H
+sjfNzTdyAjN3V5ikuDaSvCXWxSiQhrzhi6naOqDDDqNDWMpbcN3KGALwP/za4ujh
+o5JQqKVb8G2H1rYerKe4kZom4gTu/lmYCzJutAd99FRIUAOpco/WspGVyk4+uHKH
+34Oo+n8+sY4ZMfRHBotihWOenoYQh1sgNPllYnT8ud6PAyV108WPBHtB/FgxAvnG
+oMHwpKMeIy1+WetI95qZhm+jeuqh/6rwV7tbskYXwHxa2EyhcKfr1FQGikW1M8ps
+OxIJwnrbNiNo3qE4at6JOnRrNrXyiiMjRKEwl91ubHnZEwArYg85xlZ8iV37X+5Y
+gFtWXxgd5OD3TiIMpzmyYnZcJqcPb1QuZoMN0I9eRteFhy7H4hBrSdPAoFGBlTF8
+kFWup+zf/1SK1OFDZW11dIRHQgb0henwqtENxfnMC6I1UoIzBoZjCs6KvWqQ78jf
+aCQzzbj6aV/z5jzOcBNbxLJF/EvIj9fvyAnjhZjxM0KhqRygHoA4NcdVlSfTRngS
+x1hcxN0MSWLZ8PvboadgLTOM1dK8UQoQPuHZd1fab+yeKDb+kflc9NsSOuSI19VA
+QZPlPGRf+4XixqVDB7qG2AvY+ByRE/TDicflRVmy/l6R9inW7+30Ji4FL4ZBTVk5
++UPK19lw+3tekE2IjURYnq6SwdTlVz8yzACFNtc8psw45uYZqyFfn+hPDihNuxbw
+ABgikDHy5k4s+UvRu81SdciqFivqGyb3DaWVoPmzWmoHvYo0nw20CK+5YfRTcGcc
+egw2QGUX50RTZrXEmcWm1jOKMNDORulOzXrquNLtWQFRKfqIGcW/x8uRfF8FHo/N
+VNaOfIHBp/FMRYmGM6FlnFljzx77LT1SMQquSlllx/jmAfW43qzg4Qg0x2qwgGXo
+Fx3ghr+PURLVGYktbSMU5UsmP7Qz8Kp/9K+kbdDcaDZuX4Gxk5L41DMi9IZKydcR
+ulyYXKMoP43jU2omFiogUrRRGop8hV0fAi/fIPEuJhs+B8URP2DLSetUHDikXvsR
+729cn45wGy8Zm631FWlHO7+w0kupLrOSeADgSMgjqb3L21cptRvXo9olQKs5pRTI
+yr8/ftV6sSkkR0RQT5tQMppDdL/YSbv33yHOqeLfjrS7iAAh8Z/hWrx0EhYKH1GV
+z8rLb7p5Ncu3H09LCK4bE/fZkg7ltmD9xEmFbRCTx70xOWpp2j/g/jwARKGAIrwM
+SGS5kY2WpJUO5ydWt5zOwJHtuDBrhLHrnMgWywUd8PasMTXwgokvKTWN+VYwdJVc
+RN/ac+lSmwz/s1dvtj3QkwhiYRFy0Z3auGK3k1qwVV4ck2ltFOMMpeK+gdTKEs46
+a0MwrgaKj4UgPOtZTPOD3CuV6Ir9M1StWc6j/D+DXN68wQ0Lwkb5IRgojAh/HbeU
+XPPNllQO/kkIAAm/0gKiWCzDjiREiCPvxTfVo2AKE8zO2UL1TYhgGyexYUWNCNfZ
+wX4te19+rKjVDHAGlZxPP6vtP64oZEwvtFzQD+WxI6ueiC08Z0aa3JMYK2gq5+xJ
+mwlcxuazjoy2qMYt44BoHbA7RlPXJ8NJ10D2o03fJ+7VQ8QCsSr7MlKwLbttJQgR
+0wj+yndJ477eKQ8aQi743esZ+nef57Zc7R555khdHtJzEgf4ql3/2/UX3RrXCnnE
+6VoS1YDZvGElSXFB0vkSNEiCbimQ7X02dLstKVVp3GIpbBQbjKSss70oUNOMhf3S
+ahTutJguKx7npJTp7+6rpzEfF7MNy8Uxbi0e3rIGvpWwwq0I6Smqv+FfxJXoN9h1
+jrIJTzTwgmGVGYKMD7wlW/wJJySuKy1ls0oVv+gjWTB+zgWQd1j14Gri1myTeVOw
+CM7/TJz6MSbFkbNtk4F94WJpW1BphQdOZ7YhHQX8yChTHH4gjvcUrjiOxm02DJME
+QKXQuE+eOZVxNWifpvRQ5i/VRp2vTfpoFCR4sfPdoh0SInZMP4EeEtkYUxHBN6Aa
+VtnD7uzdpDdQEu+UMUkIv7OnguG3dtetqJsgKWgjXsPBuGMX2QcJQFlBcwZXT4U8
+xA48e+DB8McJU2Wdehsm48KGWcEiwqj1NMA4+iw9DSQeppA9SFok6u0+iXEaboRE
+ryZ8QLBw8cAHZvfdr9uOoH6jre3bSiSAN7UdF2diuznoTP6jkXNQg70K3PsH8a7W
+DLdC2Yin2lDu3C16LOENCSumt9WXAKC5uGDnGt6dMOCUFbXrrYEPc9a3h5wG4vFu
+C6ewYO2buT1PhjQbC9RLm5o87VJ/9UJxEOs29T5Xt4Pt6gUb/12uJRs2dwdIXk5f
+1t5lQ/J6tAIdAdJn0xvH8c4DK+JEJvB5SaaM5VKkWm0XVg+ROGEpCkk8Zd4qSC2r
+L5o+jvHXNdJL+kZyLfO8ATm5UT81Wem9gvjBOvkmxwf3on69RvWOEwzWDLNi5DJ+
+EP6p0ES5nVmUcoAg+6l0QpB0KFYpKpaE06ZsNEvpVAOARfs/sdyInc7hP4sKqf7J
+fuNwdW6Etjh4y+5s5ZGLa9bHkiWp/OCrCCKqDuowqtsYDgsVvh+JoL8m8VylGWsU
+Jv10wz6JxdXEZfc/ewT2IotX3ZpGnFX5WdjcpTNOi6a7COiP35rkrpKPBZfrQEqr
+BpELBNVEUJOGHof5mNkMTQCYR9fa484w0eip87U+oH59yB5cKERGfIl6R1jwW09p
+kn/UN/aR3vbu5dLYMDgf3FRvjQXDgz3Je1Nuj89Da6I/p40DbTUZLsptHu60WH8n
+yNysM/lsPJIV41iJsKvibSMkNtwu9gv7xIax8lvPlZwNVH8kMBKHkkvnwbIpCiJ3
+oJ0uOQIQkhuB4SflX13BCkcKHG7c3Kd6ZGTB00+2fRgQdG4WeN1iz8jYQKUL5gc3
+fKRFKwNCNbXZSq+GvG0bVNOOKtnBjIoGqRKn5KIOCFJl5BdZiq7DOaHwPEKdwIey
+monoG9H6czSv5DZKdqvMKS/QgcWidw61D9RmUIg+KNRGzDH2OKX89H1P1hCWfAD+
+oxFmmO2HhLRZWlKjcP+bSOBksaNmLOamLPIVVcXpiffdcJgFQYybsXtBE2pcKEMb
+in+1ywZYIetLYK0FPdyDdU+hXLNSOLY3GMHj8U0Lzhg2VCU8ElZZ6TvVaMvbvrAj
+gsJBvd5oMgjaXrKQZCpSW/VndDiXklEL4Eia/8bVGdDddTqUAlkVyFbQWtD+y4LF
+H9Ssh20Ai2IKqqfUbwhxp3jWC5WxXQQCzs0pAlvi+1CI8OjqTYdnMiFCVKrOp7Ry
+R9Axhlbfreaecrr2/pJar+ZLDcdfj7V4q2+qxLOpdNvwiVUSxyoECK1Q6aPcaKwK
+9iYFemlGJY4mdVUIU28f2r/9KzTkeaymeFun4Cghi9muHSyoqHjQaLQ3pTJNtrf1
+J4OxL2BN7aCi5OjUzoudelwzGAS2QDb4ZZTvK+wdqVUH05iFtZgEx4mIKSjzX0dg
+1UAksA2JdLpP+/MdDZe2ACjaMqBzfyk1tT2zCxeSViSLQmAUycbh4IT5LW9LiMLg
+z2MYTQnhkkd09KbuKUjvil5JCc2dzxqElkpSgN8WE6h/N+lPwtVXWp7nfDR3C3st
+8jvwTSALkUZ0ZbAz4rqoRdKBUqaMnUu0lADRfjuWsp2E4d8JUo1M4FvKFMkeuWuZ
+9rMab2aVp+G4jldJpRLfMUf/iMu3tqB0mpVkUIyLNBm/U/1jEfwTrYjrmk4Pt+hj
+Ykrz7p8OdQmVHVCo+9wOvtJsymLfe1VtPbFrpLnc9TwhghuQNTaJJR1S/NwkA4zR
+IvX4cwLw6spU4BQWpbnjr664HanLCu+UcdvLGFDW2ktSZBEpKC2flZXSsosEtNWt
+pejMbWjTqgfrge3dgoAmlysAX265uDWoiT7a20Msw2d+0PBFMDDC1F5Zw8utt2nY
+7MFqQJWQ67fElakP1eJVuMg8Bo/34q4AQmda7zvsWhcS7RB+7XcRptBRsV8CEVDR
+UqW6R8Sc1LzIFU8qJs2IzgYJKIAbV2BCJzQIEIvGrrWqR4k+xheR7WfbGJ5sVLx0
+RNnTBOVQ4nscf2Y88WeR0W2J5tMXD7LfVJc8h71iY0QLwk0p/7EJSCJBs9XcxOdb
+OtPWoqkYxAtKmzLt85/jBPYpjTMnDbpmQtyUbnu0n5Od+QI2FZ+8euQgUHaSY8a5
+8lcJ8VI+O2I63ZzHl9aw1mKNTN6ErGxupi8GTh7ZJHdAZ4bu4XBMvbUwVcEpaTHK
+FNscBCTLblzNVOtJZ3NRR28MCRLoiIuQDLDbex0WnarZdkSkurABB9OgKn6s/yea
+vXb+rhwtfQvPxJXoHzRt1z2UtYn0SGtiDft2lCS2rH66/VoY8DY/UgQpAEJFhysQ
+LR4ZkpR7dIJ0SfWpmHqsDaU7QkeLVd+68XrY/svVV96XTsiK8gZ62d23ljBKpvEJ
+qa1Rytct8npclE8jHOrNwIBDU2pgD4natbetFNRTzwwzEPgm6wdWdSaG1NdaCGOh
+th5qcW6UeQZKhESTy3uJU/QaWac/ogphUib7Y3FBbN51GBR0Ec+t3M6R6OmkOmct
+6EdF6jEE1GFadWw1BhqDMb2dZtafC/NWSJamTyye4g5eqAogWYeFC+6Z+SuxmYqw
+kqLrVRCBcSf+H13PcRyfyenwQcQvFh1zgvbVjo0FpShX1udheX9T4oHDjjUwNzO0
+Y4jGwUrW0xUryG8Bw04CZrBKaoo3svat0OoZ++tSGxOelYcqD1/PCsTPqvqNZNXe
+rSOCo+pbtM3nSoD4n6DZfknuWFQM40ybrs1Zlfz8NqTXXCIM4HsHYqjIg9g+e32C
++Qq48MAF7Ioc0/qbPLM+v//ZLxP8qTOm7vXaCt70uDwsE3RbmuhIpqFZfR2aRb9c
+pesOiAq0jWi2z7Z2NpCEmbdMGJiv9bVOE4mj29jzo//4UwRzUnezzJb9+ZXHZDD6
+ka2wm6UNzb+pOv3MdmQ4UM6ao4gGD9g8TX8CMkMdFdhi6Cg+KOD6W6V+Tw8UVnfC
+WBHBUwZNhQn+5IjzkJhM9FhHgnsnRp7EEb11Vajblc4NzksgGLn5h0JvysumUWpC
+e2zZ62hSKYRwV6FPTRg0vDOsKUNSzyebQBH+7Fghp3wzZEtG/kl7Dekv4BGmI+H+
+ihlPxQJHlAJQkRJCsSdzvUcZD+n5D1e7D3bGxpctgWjRqu854rcVfILp1QA6JwKa
+rTVexQWqyy6twmg6WCkb5rujhpcUntvVByQbfQbwJ0xCFAWCsUBhZGQbhQNUEpEf
+4b35q04lGoLdJoBHR0VwP6A7Y2ZtmBpVnA1LYOwlOnOATxAoBPyPOzaJVwgo3YQU
+KLJrvFCsqgPM89AjHVN1/OpOvRWGAQZPFGjWS4W36Wn2NvR0ZNd2bN9kk3piHNhB
+oNK98EbBNwesbZyxzfnlr5q6EWw2UrCI/WPBlHweopb2ZB0pZFSTEXChMqhVVTif
+e80jus01N6AdbTPbjywg8CVTD0hAjko8TClXJS34wAmcB9hE3uaRlEUQjAfvi9LI
+AnaA/EHEfyqqgM6L/1swE9qATMGo7h+keWnfKEdpX4ySxomk+rOfzqTsdTpVuRl/
+nVkcec6kLbkejOI9ZY/hHmTZ0Q/opHWalgzR2qFOdmIq8Rbh6iiZpTfW6G+Vz2zW
+TYVXNiaoDd2W6R1She7UiJL+b5EWPiUn6ilRBwxKBvIdKjm+cuudxfcyoGtf6En/
+7/KiiVIfTxWWjY17EZjPJKJecD2fRIuQhuAe6rHA64johYEiidbTM78Fl5xuubZp
+hvr6yu+pQwnnnTGewjsQvNCSDXPzpqzGM9MlVdq0AvFoAFV8Jeee9BNop+3Ovanv
+YHT5TqamBguhVDa1JgJ9V4Pv0MJ00fq89pkKRCtm5qt0Z9g8jFp1vxB58+Nn6cVx
+HQaRP1xmd8+3YVlDAmxnurLfo0SEUPG9ALP+pG7ON1FM5IC0lPyMEB/TmrrxdEoS
+munPUO7mKabtKRqDl5bHPfFEnbHeaVNM8EH/KYSHp5egHoAAUNt0Qp7dSL6hZL7Q
+P3CLs3rYP8U4pbTrO+KekslmNF5mbUqZPlz+C39o+86mIXFfeDo0GUfS39AI75DB
+U3Ofoti+PMshABj8VIgaW9URGrhDgAzUutZ+iX8eaWENpEwKUvfdXWYNlrnDkWht
+dWqCxaVgZfoUM/+mOrumw/Wl0Mxvs1AUEnTZeI9OKAUYJyhOcCfAuPJUun1QlhLV
+YBSkQPQq23DdOnIt9vWarHkKLDbMKQcPiz9B+eAry8moh/4p65x8sOjPcJb3BlPv
+7dGNrpFuekhGPl0DqUBJEU26/U20sC47AsS4w6fjWgeRI3GjqaYn138ZCtyqiJ22
+8851nQYlUerD3XZwcM/D/q12dCCZBF+vwwiKGP6x4o6c+ezr0S9FCb76vKp9aYm+
+fl+cxoFzebHPfnBuF4sRJ9XSsaH3woq2rgHxeRscZGcfp3sOeNnAfY7Pefn3ktBM
+HhfXoEMLlZV3of7k/rl2in3QVmO9iVP99+Zrsk1uVDSR18TAmo647GW9gZoGNW9q
+AZw7E+P63GrcU6hd9dxV+sXNAh6O/KIkm33ifj3plMM4xHQJkhYrYW7CWEqQaDBg
+hBcTvxLBtj0/s0v3vvGaztW4NSqCp4Eqzo57KeImSFIh5kN7wddtk48Xv87lFq1R
+AXn+s3BFv74dyVkMe/UiU7w3HxMn5XxSAm0+IjM0X8xb1ThQjeegDq7Lpn9BJ5jM
+gJSXK6sWV2FTt/0/PtEerWpiKDRXQk+W3Wu2nWNfpnRXxrEBs1CUp2eS4jvrGRUG
+Jksm5l+wZGrUylmsTj3uVTVn2QVdkTAynq8z7tbhgOlhec4SGHf2PPO3cRYmtTs+
+Yu9hr9W/TE6MIZE/w5LMhPSHVw7+6ZEcBfaco7j2VTNEGtWZtYxKJhLWW3iruLP2
+3klfn+Y2xZiOJpBjuE95FPguJyR1JoEuwBmPjzu1gtp3/jUlqC/TltInNeJwhyYh
+KBHTZ6XRMZnMoJljTBfEJ0oCvDxcw6eQU/gW6sFWkCOwL3eU3XTRNeOoxfZVk+Zz
+jLbJ+87vtrSgrI6GIKv/Z1jM7B+cGn0LUxmMZnebWoSQvlSBAnSkMDCw7e0+rL6u
+AnfAcStTuyynjygYjJYW55jv0QJ8EwCleoO4yfh0ukGg9iJfq/RJXM9Ch8TRjgP9
+pyxRsYg1Ux8p92Bjv8Rcybler8yQxqPL8rjZSaKmqsEvDqJiQEmpbUhRuUS+0iR2
+JamB1c22st35PWX+iPSY1TfjYlCGI0QTsQi+HJfzw27/1FvVRh0j+CXer8P4Mea0
+J2jB/vOV7vju0p2vHm33ozvZB+B3+Mp4aiwwNGHMoaIfAV050jAC3VNPdcVha5ZT
+OXfMusFNWaoWeNZfxKuDTvHnSENJMaMeKq2ZEtjF3wZJd6W7jbArwW2w+e7UqU/0
+n86LIkSoyyGFl9IC8L5K6+DT8sE6w+g6FFor04GsE8Mqc1xAA5Z4SDuJZUAGDS0E
+uJf9Jw8SEdeqqTbP5P4l9CYTfpAsrh0uRczzv4k9ZtwoaugrtS2mqTvgLaFK+1iD
+9G99fKLCnHy2GHsRP35gPhN1MjVlZLt9iN2GLNah1UL3FupTryGniDldlCdFbThn
+pZJzFHM0eu+E4S49Z0N1+/Cw++qfVzVqY1qsQRx5M4PQWAzzXTIKlraTk0MMVxhe
+1hneUiu8mhDDfHRWPRPazDmzgAe1SQirW6QlmEzzz7Nlx0sQYjA4ccLQ2NREhM7F
+QtxxItX8DEVQVhPgLFGk/ODBc23rSX5p/SbRIZZeuQ9pGQXgV3I7nTkennKm5Y69
+KD44I6feLkBKdiJ+/UHG5rrLwYaXMmTtUMIkxB+26NKmFNlm62CYlq3efKwAGPJ2
+pNLbZJamxcR7JTT+5yvVVAbLrTCSwp3WhgMXIO2RiDdx5hs1S/ZAa5gT+uEjr+hC
+V4XxDQawfO+NAMhHrhkJEiHcssrZBfcVSMZhpkc0k8rWDqVmpwZ58HisqPV16knS
+9Yv/plLGojzA72+expwFJHTqPOlj9Y2UwpUL2rntM1iRJhQXg4OuywXI61wEOk8a
+8psFE7J7c/PFMQHwNT6vaJQFEo55mWr+uuwGbtAyytHeas5bZ6f56JUtwAUJlLHq
+QTA3CY/jDuOsHlu72GzOiirRq3UWV9fBn8rf+l5uz4WayKBjZjwOJWIl5y6qssdI
+QxEoyFLQDBa53RxlocSNl6OLpNksHqkK+CBNW+Map+Ls6x8Lzuy5wmhnR3nS+deb
+dNTu2pPn9uaMMTyXjq/Y0jMm+x+xmufqgcBjTbvDwcBw4HgaVRlR06g9WyBSFySX
+anLsjJ+/B+EPz5ApuuoTLEIM2d4f/RiNERvtAzWNxKnxcqR7ENUqKIZuPYNYXunV
+iDmBE9qRVyqjfFDwOhJnfZ1Oo3v/JbTqDann/Ras2JLtuxhFzsB2R99Cl5j5clmu
+Ic+N9Q+ORLi15sTash0t9sOLvNzRkZg4p+pC1/4/d8AubNWcaQ5zxNw1EbKs79FB
+jLcSs9M8IiwWNjQjmGbkBtUJaymjD68bcw9tzgHS+Gqqa5UlNxFraZSS3v9JR3V0
+kvYmpl5Jijvb11OtU4rSB0Zi80kEgAO7PfM+rDwf/3bFzxmnNUVkPXZhYVmoJheP
+snqYIBcv7tBqsytL5ODcV5Il/2MSykD6x4ROS0Iqa/DRU0qHZHrU1raUGXL7Jnrt
+5QCDFrPmGcjO4sJNgeTHSK/folczqBDHWL850wJMgoF0z1NZ4TZOZF29FEOqnoSU
+QLIb+ev5QhKPysTXDUqactvZ3BPbBGgDNWB+PztvwmUsnydqq0VO35/qa+2pdq7y
+87/1ArFA2IVwIHdQ3MieqPrimkcAzfggysvBsNgP8CZgqSJYqC0eXzQ/LxrZAhxP
+D8LR2ABp665VqnmSeqScFJT15ocVOtBdnUgwbSDoyLq3Op6EMq+HhOz5rMyeMlfj
+8EwGLCXgXLOtL1VTcRytEV8Ogl1HOiGajffEIXXdHTGsckRShyWiUKGwaLqhTuCs
+YF/U38H5vp8tX3bZrf+wDvHf19pCA/ZfF1rw1oVW5uF8ZzYfwojRhT3Mma8T3Ew/
+eS8L+ldFLbznAwT45LIHRrF6CGYu8Zulvq4BHxmlrwMdG8ntqTjPoDDk75AkD3WG
+JqEV74zgSgnIDxqbj5zBittKGQTH3uM/9gISUGx/mFvoRMX8/WuE9IUBttwFqyHD
+ZZHkXMq9kwMn39LMOMjn3kVNbvzBq/1EZZ5BSDpBMXEle5+Z3QoyxZtzFASN6BeT
+UbE6xqGBsij5L72gmWPVpnDUdM1HUxIStvYuKJBXhx+S5QtCwFFZF3e0u0nisJZ7
+1PDTATy76bYPcZXTfmgIKfL95rxsKLNdmJTUEweF6TuRVCPbzQ5StI8OAYoQGQg2
+qQ3KfpmGBla84Tw2k12iJ1Mu19BTwxum8gwo7e5nu186igBjLtcA0uQ/h2rECaEC
+WIJVm35fDGU/nUbXz2wy5VOijnyrb8l5IEcKYGcdms5GeChr8I4p2rOsc/PFK1pX
+AXtvl05luPxq4QWgRE+uQwbUoFeDZfCmq3oxOopQ0U5LMaAyqHqlFgtM62Fb3BVD
+qEd46oCxO4WMTBDWfrgYB/Ji/lnlIaYdVnvxY8dXAVuQf6Cv2bZ1wGOK9TjElych
+6KtR5UPpp01wmLVPG3StJHSUlh4XEEFBo9OXiCZNosE5qg1gB0vMZ4Igl1XB0qIb
+1M4UEyJpuAiThqQjM99nGWP0iLaCKN+2c4HmJA0QbKOTLwdOKoRoeocuM1pGrhAK
+Bw71QuOT2B5G8XA1nqN3rfgD/FJ7RvF/pVpjw8zLScGEbiH1rcZD8zM+or71+A4C
+KaX0bDnh1rNF3WgbFngy/ruMyiVI48y6w8oJDpIF+uPpIjmdCqghhnQn7v4zDWug
+XgU1vxsqZs9llMqunuy6IP1O3S9+tVxDnzeco5nsdByRXbAGC46GbUO5R4Nqko5H
+VRvRAFp79glRwbSBF7bPk8OOZR5jMhFSjHO/D6TuPlA8s97HSSqriu7w7PzRtDtZ
+J1N0GElxEFIFqITlTjPrhggGw1+jnEbwac5bKRlrLw59LwJst7ui3exyted9/MBQ
+gyyi2w0vrDGeYk4UwHsaHWAcBq+KSzGDQKKkw2BS+uEJTSty6I7KIsbbbW7LpAIw
+EuYYxbaDiT7DmoYymkZHKbLvJpIrtii97R/X/aRziqFWmUF68aWyqz7VqjngBhhs
+E8PFOX7spmNpg3eBQFt//KCaalfY4UHF2tKwllWvR8jA+HS7VwiThPSAEPxc/cYN
+4XiK8VkeBB8lix9gbmLh33UfX3ppEnRZE1R8YruQw4CRQEWqP0ugYbi2LJI/G7/+
+W6wvPF4sYfb9IlQAgTtYU6c1Y/PY4OCwDxPuRUcaeAVuxS3b//Og7hRahM5DvCdv
+q0TlLJ+vVQ3RnnyCQ2JIWBBmlGelbvJRyiumDXygfN+6dadJc8YuBcJOnsuuS2y7
+WCVn/aHLZsJn60sgjVC7vIOOtEPI7fFRq0yCE44tpzvtuXbREuftytM/GOyMz9R1
++vicTlCn13m4NNgutMD8SO7bSfMk5QPV5FO2g0JD7TaC6kYOXRft6rSw9P5fIbJ7
+YKM2CMYYWEQpUp0oQqA24ANYsRR5NhpWz1a/okqqpfXaHynsE0F0L5FcDrD0CGwh
+FBzd5QUtSmZZt8pRCJKEKE6ae7wLcLml+rPqnJKQxL0a7KDoLEvIB5jKd2Z17BoZ
+50dik2L76VBQKkt6CeVc9GBrDmRrX5FbIGKHr2Z7N+/QJBbsJP4nW9QqzEKiSmiK
+ai2iAEema4caWAK7ysRuqB4x9KPQhuW1cLhQobTHveFCWS3VM0q2bV9RfoqgYVG6
+BFR/gdRhrZIq403MPjU34pgFXTVfuiZ7YmdGIcE2kB4CBODk8owS6q24M8rSusAt
+MtuJD/K1lEgPTzBD6c2DOr9vvpxyL3z1xSNL5Q0miMrVz1PBOCIcXLL8kZLi4NtU
+/04q9Pkm5d1YHdooKde4XhL7wRAYcb4i6PMlClzyOd8eZTJ+yLMELdRxDab0hSAb
+wk/yzRj5IO+7QByMlxt+7zpEIiJR1SVByYkWZegvT3PySXouDWha75tqozfZ6hsF
+M1YqCeM5PsR0YIf4OLsjZ3YrJp6i/tvBryIkJdTIuX1z35s6xyhS6/51UfDRundP
+buehbaQ2fzVcjyyFHwVYx/5n3NqiTJVOG+lMyovjqUWP9PDSoTCDmwv+8pCG//uX
+MM5NRswzNJVIScR/L0At/UbCAONzOs8ld5V+EFJgo5VsDAQogpLHrmwvyvvoM0OA
+sNBilrpARIgMOEfspZr3F4v6Fam2NyMH7T7rYNbE4QtyUVhOax703atN5Cz3OHuH
+mQOWY/CO0QyCR9SrRK5hQcqRcwYHYyKjjbOuM9aqEyy67F3NXUzTA7W/MfU/6XbR
+8RgH3erXA3Y91O0/+QN5bGSoDsani/BxEgEO3+XH5XZwKmw6IO5lm+baxss36vMj
+ewj/4eRkZieMTebBs3ZbG1cAHvfmQdcIFPfIZwP1uvA3nVX04n8Ne+MuEshPd1vS
+lmNHTwWTBMBfEB/hg1vUoXlVMaXPqXINtQMcho5i+1+kg11Gi/psJ3fSRjwQTde4
+kAGsVouWkyy9Q6xDFmPOwuBhyA6rrt55DG6cbNVNdKaa7vckL+H6EO3y8ZJH6p3H
+UgOdioWET/3/coRzOHnejxj9M1wFU8NHf2MhZczNplK4TZTTo5GRRjap6XWZ+9UD
+RDbV5HlLux4hcjR0LwYmA4R3yakrYdmHh9QBNwNEVwgWboP2kGKvKQ3reRKUiDYC
+irTbqmxbT/82+v3GjyXEnda/6m3e435iom/bzpzeluUiKm0HimYQKa4X35+sLrE/
+Jc2D7gqyUcfPzp4wIfFYrqToaqlqWHXBwJa0r+0TF9z1stIJLahSMM2wNmF2l1Va
+KxYon+b49M3hz3fZVlgtEYqVh8jbAk+kmo3Qd54OmV5hK0WtKPaYxT3l4ajjmXVX
+tY/Zd0U/mM/PPU8phymnkj+ZOSoGGAaZJuXdkkbJgcm3jIgASt+Hvk+CSrOhPLrq
+tdSuehcQTMRBmXb36v0wrBQvqZDce0P47d0UBCUqlpBgHBeodIRuxa/6I76+zZDW
+A5rivTsVAvBGCl/33Qe1q4CNEsUh5HbcFu6nniYN+tYgDmK7XMTV11Lk8rA7nDzx
+qm6BYOKV6Jvxz8SUEALzAL8HI+z6vB7uUL3+vMNgpli7/r+t3V6jT4tYATmcDeUj
+FrqrLcAq6tomVdoF8AeyXCkYbgFAILRxJTU8416zNTfrFCi8EBbBaHxuIMjOPhTR
+gjtRhKdKhBe3uWyoUT5aCsZpCwPTTR09CKK/a71xeFKHFLKKgrrArUcDmF2qjwDl
+qOKJLtwFuTGQK0OR8tcNf33cuG/4rktyJ/i4nfyZ7AKDwKjhfrrcU+a0zeYM2Qs7
+ogdOE7cVD8QysIGPd2W0MrTNKIhfmJIKel6p4kT5ThYWqMMDDRP8Rhc8HABTkL5z
+FVfzK0uOCgVYak6EB/wdcvIK2G/7lzzctEVdv5t17vJj7OKpoQRyhi5Lx6LAkz+3
+cpO0tmyXLPJePbtzwYS6CVFk6zZhUbvMVOEDmuld7YEl+Sk6vhP7OmS2KeNKVb78
+UNBEsInbPndobs4KIflb24OAFypwuLkJmg1aPWeOKfg/fdC5KXjLDlsd9EqX6uEf
+8mlufgVj20gQIcfefqxYzivHwV2dlY4aRG2exZNUeM/n3CyUC9igwMXM3qr0bE7w
+bepuxY7a+J8dk+nhqmdYqb+jcRZV2c+PGipBxDTZzgn4gr0EFnJjlnvj+QriQnK2
+ssOBYBDd4UmsYmItsQIusyzkd5tL5ki5RtOsqNgKjcoxb52QOFeS2I9pipTcFT+s
+dgBK4+4tC1cf1RHRgkQj7EOVD0SXO1DsM9CTYJxbnmNe+Qt7nyBwDa5Ze2qxXK/3
+Ixngpb822KTYQDhcFtNZrPgF3AAfXYyOGSnGehiobrMFnmnehR5mkBcLzwU/npM8
+MjLzUWK321LxdWte9Kf5aSMzlOluo5X6uv3JXtb2ZalZBk0BHrLUfTF/gS7lGd5A
+rR3pYRdWwGgZXChLYT2dQKuEjsPxCnNFcYMLF/5RTiBK1jZ94ZNrLFbJvGKFZeGh
+CqZ5uI9ZawGiXeLi7jvhqkM8U2LWkDY9GQ3I04SG3b3ZGxHiE48wt0XsLKAAikAL
+EkyKfOEco6vcyQzNv94Iei9mpzN1HpGa8tY813r0fjV6olBNPU0iB/fvJdpkyJUp
+Ik/g0SaZg8l0fGSGrVthG+ehmusE4QI2URV45NcSwF+s/u4LAteUJBmy56GcLivg
+sPG2wdn3WrkFh/V17YhL0LzgGACPHo+JAQGPagmGeWl6OLVuI/j4SI85G7a8NiZu
+fT+OPwtxkxGqdEnXcNs1kiCOpLTeaQix2/gHtQrgC54jOO8wd7Wm14rF0VTUkrVp
+c4PhLv8glGC7ehc5VXe5hqxzER/V6yc1wnxe5Q52tF1iyigd2p4M0ypPmr/8sJVQ
+8ninKBMRhrEuuRu/iZf0VPNYMkjE6COdGpJflLk9VIRZSmqQwaoNJLpJrXXbgTw9
+zMWoO6UweVXXVVUaQyO/ApfnbMjiF6PwoJ++n5SlCEUJoN5icp/kmvu0R0j54SfZ
+jXoE++jWVMYk+s9B/UzgTtZHkh0dsAkabK3n2zbpv7laLYgtjf4hWkELkkIRzs81
+rmRn8cSuA4aVntGA3Sui/0HD5/o8+oEL6LRQukrddx2qugrsE0FvKsrHZOorxAzB
+lodZjWMuao6/dWsbAad1kfSxS80W3mh/7AUHdlROxI65Tj/iT2m5+Q0nSaV354n+
+ER8CQrHL5P5th3C9Qn1d5a0SgPNIsx9GpsKOH59LKIboDxoA8jpb7+xeG0GD6YQG
+Fgo6R2cK53bpCcHBVEIYymBFXyEZrXHv0PgwZw1sGUuhCfHtEwLEe5Hf+FK8Q49B
+zOKOXVODdMv8QZPlkUKhNu60e2IUztWljYyTGvPSvyZstEMcHHIBBaBWTTZEM+LP
+8nHiu+fw81k3CVqRyMtvtrI9MywRmyXAV+qwwkohB9rtqIWgxAd6GN/uKNdIdgKX
+1xjSUcB+QiN0wORoDLxUyFZKpuxXwV1wRhETAVpR8wTGqF52RHtFBgJepWSQVLUJ
+33Ac27tk6DMfXGLxaxZde4YTkd4hUTry+hlvaTX2prtMT32zeblCZUdzOzlgEuOG
+MIWJ0jDTv8+R07917/MkpIE26PHKOHRn0VAs3F/pS/Q/YoKRNRdy9icWq/15IQqI
++uerVpY5w54zKGMeveHN6fxi1QPhwrjGqNsw4uBj37JwiFyFoXLr31t8GtE01POp
+WhjPSDBACtHK1ANT0pUOGZFc7qe7GsOdE+OMt/cP5pnGybJ449uurfGKXcxJmXNX
+8CypgPQHhiGDqmlsEtbzTkXFvqRG1ankOohuMiThfriD6mgzJyoqvyCv2oQGoiOp
+D8GWT9GhAcHpSa2Llo0RwEf1W+glrYuYgZeR+c8Mds5btX0R2p3octYO5zXdhx+C
+5jNuTmKxmPbt5m7UTKhuyE8I6UMD6R6Fsn9/QAGM4JwkFZgqYwK/PvAG5xBmHh7y
+BUjJAJ2Pe3ijZXgXJxTi2o+d3f6zEUAKFfxUgoRANZ1vU70pdPpWMt2D0fdyzi1G
+b4Lw2coHnn/1k9JQVMpHMSGgkgwVzudkvCcAXd+SzKu6moNL6MtPD/OHLXLrj7Oq
+KvvOXkdkeyvcuZFsTTP5ofJJSIt1nysMEq0BfWFRdKHaBzRwZGLgpGy42d3YK0WN
+WsCWP4DIKjwR2Myd8S2QiKihQfNi5kZ2yLejbvm+mROnYM35bBdZF49Le2td1rS1
+uzp0TwcG1VcHiXdfjd10XCc/By8ilugStW6Bq+whlT14qGBDPOULoRXnL6pnS/KF
+Q4thtMGgbJIAWGNQmiq7apqXgWOlHJVpLOxcQqWhD+vGTul59u7sXNe/+9g8TuTY
+ZOGlEqavRddb9+tMJw4Sp4mKuvUee9MrZ0OQaxUpeVwjI7ASapweb1yv6uqxBtvA
+oKKcg23z1uA6N1GU6I4vY/Pe/3FowCdVzvUHhxGWWdPcUV2fz4T4GdK1KqpEyFbN
++o1g10IcWE5gMCpUuvcSA5rwGBonH8BoF4ec0uFzidDaWZvH1rpM5GyfdDwVt3EO
+Yifg4k81sNWw8qVCEkmmfsvMmAANbzPEqDVT8bg6cOCAtULUB9+sJXJsNur5iixn
+gUsivP/8ZGY6gXZLVzEED+YLvfRk8AY+MzlASiBFpunsjO070skIV2bvPrB7wt/s
+1MYZ+/ka76xkIlBLY5hPP68UDSmpGKRPvxls+ScWeGuk+03yF/c2GMNbBxBLHEkH
+yNysSmhVZSg17/jKa0XTLOekqbQUoIimQSUSC6FvMkOmoAkMfL/HNtPDsxZ8aSf/
+zteT9NmWLwul3IX2k3j0ee2oWglOCDSZVSdL314lHn+byqKGee34qbN1JCDZ0Mcw
+uPE4h1CdKd5LcFRKGz3WR8mlziBPixafX/HX3SFpsCbh1PrxSiRW7YkxfK6bMTtM
+15NKa8ABRHjzxBuUb9a1658HdDEKJMwmAZ2vYEfGe/TO1UKyoWc4VJmDdpw2wqW4
+8i/cKEJ1gAtmv9N69m65AA6VojFyYsvU8IS7rp+p8ax814VYyQVpnZZZQRKQcDCx
+6rF4Zx11wxgZv4K5BY9gULAVpd77iqtd6VtB0898wridLc689airxouUm+4/oGY9
+hlE0DGRF8kUbgD6E26CrIe6vSKSwDbgj+kY9gcZc8ykOOHpbLRv63XCAB8eRUa3Y
+RBW5anLGtuQgejjRU64CIDJEqvWLeqm/BoJIF4uR5QlVSDUZFyFSovIVxkN3IGr/
+Tp0u1N5c1D+8/7SrekxSINNSanvF6bEcOlFqtZr3u1mW8zFWur8ynMKIaHO4Ahei
+HGWgAcHT0dJfHn0pHxjBc4N1SHZZIFrlYdgdmByQKutqIisuAojWJI0ISFg+V1S/
+SYkcjJhkbDIdXpb+50IBIF0wFL0wyGQjTSlY+qa8rW3VONaVKavr+jDE+grlMVsk
+CQW9jV7fYyZnzWg8GnLtNj9nNd4vg9wjZgOydbSOeMCOaqw4kAhuiRJZw1zQPEMr
+fXgbyUFqFQwBnx1DiFgHarwS7/kKCNC910hs9oPWNZyqk5BhsCiPR/X4OMitegd+
+gAEo09/JAScl1eV7voQlKrjDLPMpJZlmDBORL0Ofd4t/vwm7Xr+W7xAftfPT+u+N
+QOYEnl6yE9DdfPcbqsox2io38uguMEXm98SNa90Z5JJ4Qa1ELCcWYzbWspNIkCHi
+s/nwFtWvfKgvN76OtLqLj3C2CNE+nY6ww+NtmuxMKY85ZEbTOUr59yJJsiUkTv4o
+x0m4gWzKP3UAYhKGf+FKxVoF2KfhZ7r9jw7Zdf2VTs/7Qns3b+cAL50DRGYeNkMj
+RXhZKrNEbQukBK8kwJg1b3uOAyVT+FPH9ySeHV6pJe/h/HUQdQxC5oZy1jqjsg5R
+gwhbC9r54VggQcXNAZBOiy4aZc1jBRpMfpNiN5eliyaRw7HGZdIGd6t2ku9V1v9g
+S7rOzbDPH7ZUn+4m+rLX4Eac1vGvYnEtInvowUVSfS2j+QV5vAF3tyzPC7R41ZVo
+ics8P9QYRK0O+L3xPPgDSFS2kWOPyNCAlvrhBqoP0tC7zaZ9We02xshniP3rBaQj
+Dl1gvTiQ3YMU7JWU/Z6xgzxBFBlEHwAOq9I+HzWwoTcBFh0EKzPVkgnOmC7VauTp
+YwwC0V/34uGuYEK24ofEnv9BKOt7KS/+6G7OOsdc7wTV2JPEIUCl79X25vGbkAwC
+2F4R+bqy1c65X8GB79RPwv5VHHJ39l7hzkXM/0h3h7DxQwVgvdUPHfqv9XaZc9Hl
+zN+RzbcQdUSGDxRC+gmrzVTTMTD14PzUHiPzfk2Un6iFfdGDoVwcpQfHj5k0jQpN
+dMyf1V8aggMmBgyi8r2rLjUTUkp0yfQZ2edmgBVIMZ+wmKC3QjnifNYNd/szwfnT
+pNba42c9Eu8LTx9X5lUM7R2Nczj25SP0DwuRXknZQWHWgwVk88rl2PQsiuHqoF5c
+fOSFVAnCGb5myXK/ntwth9bRlZe3p3E/i2x3Nd7KWUbyBDSJ8qEnC6l8Lhl/ymLq
+A3vUq2CmLHJUHweAd0rWAuBu8DUIWZjFNcqMODGZxb0v0WoCwwO/nxyzIAqT20MP
+3Lahu76bSf/+exnouvrDR48NYgeBoQ539/3ytmnz504Fhw+fGDEIB3YCv+isvqPS
+3IqhauxhHYgug9JT90SYp42jEcCqG2pcV+RGqLNUKUniEgcMEewYfh/m85wHychn
+GLfUkRS6dvNdfHUMsNhycz0KXWCQj+kClWBWI5hR+5oDcGrCLU/edvTNphIGqJeM
+4tbNcsJ7G5oxB4iga+8Xjl2j868LCkkwkvTrI+eYcnLKDfrfqF7XykLpMlSrUwNw
+hsbsMjYoqa+iYHaRxXFTsrLGYDJViA4jKyOh7pQDF6Vg9wCHnNlaxiTTvYbnSwEW
+Rf+EPfuTHRSwxamqg0g+7NI8EExvjVFYqyaFk/+2QPQYvDmGYPdNndly5RXEaT+g
+aI8WIQFjSNyEWjxeiIqMCnr09/ldkcgqRNn7XCnl+VB3rv0loM7JIk3hv9UNjbDE
+3CGRwTZrwjS88AjPouPxUMLcOY4AOzbth+7QlA5PdSEjYnvkalDA1BhNmZVdvO9J
+wQuxAN2Wcabgk30OF5vwUh8s3mfnGa6VGDCum3JG6hQYslcY62JRaDBFNyXuUe4H
+0+/kqm5pePiecf2/Fd+BScnjxkyFds7etJLINnzKOYGLR/WQ2paqvXjYkEsuayrN
+5AWmeLVg7Ml3S7c4+e3ETrAYjJFg78PMhA+GuSGo5zL2T5224Ktm2GBTxiPf9kto
+cZMNMxAnz3nGJWQ7YehjNRkdWmp1Mg+kdFTLGzG0eXiJbXJBmrY6KwfEHsRtiBje
+FZa33oej/0/0T0HiiAIx5A7rgo7LG5PzH4wAsJ4nzs9VZLtttE//m2JprLacSVt0
+0sXEymtqGISAo6Z4quQ9goZ5hJ/bTX2y5SA8XqNs93cJRX1Z9uaw1rJrGNntNcPR
+JY2Sv4qtvNrZ3rSHS3fxC2a7vQblxsrFZdKSiy2qo0SFNY7jeLgGsV/3AfxAX0Jm
+ofRjMTdjpjrwLySU1MQgzcJUu1yFvy8tHuRdGGGeFkpv6d3G429l9m+Yy3c2teFS
+zQGOZvKkW+ja4NoTSM0jcXCPL1vB21m37o0txPBveCLWe/zz0j8dU0y1t6kUfpl/
+K7Vw3fJxkwpIKYLE69sEXSyqNFNNQ8ji+vkN+9U7xVJ+7OvEAH0Hfhpe2N48KF9r
+KTWUYyxKggwfBmcZoex/KdixDLAD0Q/aW6cjVMkqqIuT2JGh/ur2xqWDPO4WvI8b
+fgZdJEGlegXDWp9rj/cb0twVVDTTd9IXTO1TuOJk6cnZIbIUSDZqVS7DR3xnATLN
+31S2wYWaIFxyydHKN2AQm003vwsWlkc3Kq3HoHctKCF+JU8DcYprcN9999hffk0x
+haOs0jYls50B2kzLfwfxY5/0VNb1bZpn/ldp10jWAS0G5s9taxyygdM2dagLE0K9
+c73JWAAOrsFPZGcHUzxQkJwkJy6E3JXGyJObIVgJihEDZp/EpRMgV2A+9AdYhJPP
+thTRJFaxldV4HdtpvP9oif75w5PGyizzKJeSmHxxQILak0hP4mQmB3U4yrDjqmZG
+UGp2j2BmWaGDosGxMn9IsSIhvlSSyMzI8YXHwQjQAYzMEHXQYv1/hE5MkHYr7mMX
+2FsKem5QJSdlBkQIvupAIYRCEjU17AlRr639mxtlmwYJQ29bg5cqRNRouqkkmXr2
+shkMrtmRBGF63hO1h7rhPNAOrRNMtkHLfym+tiDGGgd6VRZsnW360BDkoXCBs7Tn
+P/Q8PXk2Q5DnEgvbK5dCurRTqOQLofr0QvzPC+H2fpyAm6dR1DBDRQA11KLHuVY5
+jn50GQMfB9jIC7cobqghsVDbQoxplgVOPmru52oKNJm4KlBJ7ZmmbG1KERz3Kdiv
+Zk2FmqO43EeDdQbqqBf9J/pZ92bUEXZidY5gcPkTsqyC68r5JFdowLK6vJR84gIT
+SmOhpvVnpj5x+E04C7FNEt0MNJ1AUQd6yqlZNKOa78RbfdBsSB8+gtOuSOky3yD7
+ZUXgOwCC8p5gXUC6/vikeajnQuk1xIjXWj1HqnVp++S8GnLoE6L6beIaAwfd9yMl
+b8O3VVrLflB0lJABE+6ZDNDbnA/od7OTF/pohRvqGzmbwp4pQ5DhCF2+iEZu051S
+Vk2kxegUpFHkQUgH2JDY/h1ZLFwxsQ+guomkxiBOxvPbomkIGFsig12k4NyxUk1a
+Mon8XpHMOylmxMn2tdq+K7IDn2bKKWS+7iS2bkd2vwVKQvjo+f2bjkEpK6NhOJut
+U2a0ik3ocr5NmOI13XSLTtbFnSOSK42G8Q6QdjwbqZNIXZ1m5ZRwXt4fPEmCiIsb
+X7iAEtRqgONTsMzJsms2EopR1lIl9cK9JnAbF1SNvrCH9AA7PI8YorbBnIRflnRF
+tMbxhkoqe2oi8RzcZeR+2MLqBTJM6NlrnaTpU8wBD04uQlAlPAhMoKi7RGQlNdQW
+WbhEQZSUMYeR7siFVKmz1JgNXrwx4hulG/K0FhOLPVucJNNvNl3xen4z25gE/yte
+MnhqRFD2zRRs1qBD3/ArfYxT9dyRw6gPg8vJCVSaxsVkO2LCs0jJEygz6m6Mq2xf
+ysvl5mAzgPdRvvD8FWxQ91gfkbnDAZloAs1FJbHBiG1s1tzwdIGzYT8a/Z3DMDap
+Cqp7jjIgD9SOzLiiffCqmgCMHdnztuiOQnpwISNC2I4yjrY9/IIbsfw3+LMdwcKp
+dDu/flVfa8d1xCf2KshjWji4M5OtXfezQzwxejHyoXVBm9QB/7qd3ugsXZQ2LiKK
+SKZCXe8V0Sl9X5YdBrmQIIHgQXtjMge5DrttL8MT6p4kOPCULJEbiHI/LQnDsl05
+FgnOmB4m+vOBHJz0TFBAM+8hv/h7fuzshjSdDDbfqexGV0/RvRqpaCI1y2qkNQIE
+dIvaHlotUD8DpVt+pP66lPMOGIaKHyQt5LLPRNXnaIvbDU7XTsX60N+kqaFYsypp
+02c552OxV5wnC/a4MHQRGl2oMuT+DW3WdedGg1bEGg/JkzHNJaLwnh66MoB+cek8
+rnlezxJjv5sPY/6ShqBa8uDfKDPXj3+rR+JMEqTHr4Z65hqkNUilDwi4ujWECY2Q
+p5QdvBD2YHMDoTJrBPVnbFbV9BgQLP/fWRBqwLXYnrkHyJlmElOg98Gc73JsYzdC
+F4CNWV6ZN9EKqej9RZ/KdcTB5chQFOTTAEAu5zaV9YKBXPn1SBFqMX92gW2EtYDR
+AKsGbp2D5K8MGWJIVkDhj1a9NtE/bV8OO9npq+Ca8hCDHPx0PbaO9UwGaZRqQ9x/
+bXsWkPN85oZnvqWP32EAZ6uQpJRcDsmlnBdVHS2nHpro6L6g0MhpbwNshXts+sWY
+a22PhKQ+eodUwsHpFoz3V7UYjbU7yghiMTlUcFKa2ui1OiMJl00lTH4Of4WWk77H
+rP9HLwstHdW8lj7vICz1bjgKZsVfM7vrhznJuN5HxZByuDA/KR/LdzRTjNAB8xFd
++u3JfLIJyKawGJJpyb6ibSjzXCaSMiJm5evR9YhmpKFGiq89Pb2rWvNrdn6YOb47
+9cel1AWWZuM0qQW7QC4ajf6X8OiEkJcsjhrhHG9i3ECUkK5BsECTuaDsrDl3BNaq
+V4ZkjT+A4eO1PKVTwTpPsF3Lhc5toC4WNbo2Ub8oWDWkSE8dYIWvutAb8VkR8yqY
+74IAkzEy6c7uwzHChfESA0fLvP+d9UV8Rt7azOt7OaPhA1/dQbTDeNNDaiIKJCRg
+B+SpmLignQ//C49ADnMMJqsNRO/b8vhi+3SfCmZyk+u3ygrsJUlHvid7miz+QIWf
+ihebkzKHUqG2NCisj1uR3qXn8jp9hPrrATot9B2y9LQsPx021OIYTz2RKP8LhJNJ
+EFQFWt5bHpPoVptmQwtx3AlNPyc4dAZaTE/gQwgYqRbnICv9153kukDZdKs/i+NK
+btWkqrwKroH6VCM3xU3onTcphBwN0/99AjnkJiAy0/TyTgLzvh8rBEsKZn/jSQVD
+UfxTnt4vQeD2crZVDcWyflC7sGWnBKrfsH8OX3XAR22uecZnd15qBAan2vrkir0Q
+lq1BeUtX4Gass6k4CiI+/3CLL65sfotn6/eLFeLPDQIi07jANih1VKenUf5/1Veb
+wSAPK6HctUxCOiuN+60mhsliCDlV99ZjACvqVaMdzZn7WT5XA9yZZA6AUcap+c7H
+FhzB9tDuA7iFH/mPZtvQyIkOHYRaeEfovYSu9z0AtxvWe1zPx91kajD4aj9yb7Gm
+MJZW3nNIQl7pdxhHYObBRU3UK0IBFgBt3JAvB2rPZpVdVYaiatlHnjMDd7QemX7k
+T8pq255qOfI7ctCjhOdPWJy5gwW4Uxv5MRCzLUPwIZR/IwTAAMwkyVfos7gpbkEV
+qsQsIh+r3HF4qlsKeusWGMxrZcsiW9jsq2FfMMOcaWgea6qU3CKejvGV98kKqGTf
+KtQsdmFVnFAR+Bjb3UorN4Qb6Q9vz8pbcDXUSp2e5i/oCHWEbgBY1CTxaHoibFt2
+rZhBmqAUKaSIkhpJltV+RIfE8H+h+N3+P7kVBvK3vqj3jQDe3lqbMP4q3qCulUGT
+f4GoVM/n2RG3PTZy2m37sb3YiTiKvdGERAVh9D9SoxOYyMY1F+7ExZUWjiUKBywC
+iAoVZu42XNbF+FnaHFkD/iwpAhEMCzt2mYyEtSfE1UXG8eWhGf/zDNv/p8WeLwlo
+7AD4zrUwtD2jeWvC3NfJkneRYDLWvUSwHKOxM9xverMcQMFmMZ8kyUBUYbqpwQ1I
+QlnarIVxluWl+UcJIzQQkvyeme41+FDLWx87mQBjqL+OEMVMy+zOy39BEF0RyHSk
+8CtSqjKgg7DkAzMv93u5KS8EsDZ+nh0bWJQQJY5qZPcwNZiZbYJbmymRXU4Daig8
+Qd1wFdOvnl+Yit3QfNQnvIC3XBtdOET/RqJXRhV+oco891FRn1A9o5M3hwpOPcrm
+Tt5wusjpXG7wHAdaI3kjXe92p2YgJOJpfyJqVu7rj8CkNb+6exmeoJCgjdk6BUiT
+Gj83nYLwx2OA2sAAwj3sr4HZ/qznOjGZ/ZbYuycIBt4RBJc8ZDk42oRNyWvyyY1j
+ETospunZiulC+A76zGS1oORy8xUMa8jg8Y+T7uozWIvo2HzXoQP0zTw2ujgWLoYJ
+BovlGtJB8BtFTPZ4iG6ogUjHSjTIWh6Jo34pS4Bv0JnpVBxmLK6LzgcTykaWPT0i
+11FXs9U0MEGPonBqbI+7fcPPh25SXQhU7JeNZHuCDbI6CKL6QU7sWhmRF3FQTI38
+QO7GfUmO5+anKjAtH/u2pOxjs0+4EnLLAqfmzTh57K1OrSdQSnORUxrOdgyGybZc
+9KAIHHKFoM5kPmcLyclSi5zjtzFNtPoD4lI1yU11Ov88Q37m6wqfmmCnYxjg2prI
+E93a7zgLSkSF/16qz3oHYBRCc3r+cFUxdP6et5atEEv9pDvuSwrIsg2dK1G6Q68N
+D4JHCpBq3OHdLUcBJ0sRDNHwbWDOXdDZAFtqcnyekFtH0Xod3f7nKAYummtq3MRV
+m29LhirgKLbS/7QSR71HKGRSTh/qR2sg91v9iFB7M3BT8ceP1vudyhmJlsgIFw4J
+g/Ksyza9utN1DYBAls2mondNy+VawiTVIU4R+yCW26M0eUp8yDW4TaZIqwPIkHOE
+I1OMk9x+uZVZ/jzJSDXph6DXce/l9oN7nm3JxP2DCy7hMyEHJgAy+Aw/mRraFisW
+a7VyveKHn9SSpxyw9cOY47r8ZpCj9wroOtQR3N0q6idIhWK4cldehSy46ol8jWAi
+vnH35BHPgQ6iGtmBzq3c/DohmePNN7T3s8gOP9Prs76yWmcCCCFlkMfs1oCl1I2e
+RayLzUNoYZ8FXxeUF2xa0fgWz4jGBJXuAI6Yr/BQnaStDLjW97SmeV+ClpWjHidy
+4P3VGkRN/fvYQCHfoyXfv2y0arVZDeHyV9/RIW40pvIfz/qes9woFk+DEtbceCz0
+b5b7XklKMVvlT/EbFP2PZ8imr8N1OeIQpJ/o0CdQsZ+N82MeL6SGmq+bfn858AYj
+HKP1QG38Tt4zfqODRHmL/d/Q27wrL9/dbJK1eriqP9WsSH/5rDLVr0oLqFGv5Lrv
+4cqpGK63oMugsnCqJI91w46qLPtXmDNdSD+yjwnBcvLV8bk3Pa3Ma1IF1+sJSklR
+IwOpt8qGX8S3bAIdb++JcyhavfteownhYib3Nihejvi9z4d9pSvA11+pK+Tiq1Lv
+oxuAedjbZPmONepBKW/y0iqG5TQUUveJdbGMeTyDlJR+M06iMqI6B2dE7LCwYdi5
+rZ8Wu6S3FQvlEetECnb9x18u1JpdeUOdiV5bCbr9jy6R4Brn/burJD34t4xAbBFx
+g6ozFEh3JGyCboMy7RQiBIamztEnGjhm/CsTnVQeQc5JAIlpbCoKiFYEtq3Ee124
+KA7zxSQTbYqu+k4Sm2HdADbV0l0ll0ZOAP4Jv2Rm1idCLDg7yh/PWzIJ6fQbMftJ
+b+G2oAqeg5DMMwdO+bgZ7BP50jU+AqtRf9oiu6L3ak6pRrlZ1W05CHclVHSdrt/v
+wsuLptNzAvHuAkYe2JXF5bSDOuMIH1Ym52B3c747gKDvHGgPw/0s6wv74bn3vFgS
+KyB+L004wpLPHFHkwK+iH6Vp6cEcskhm+js9TjOC1kEgeyn4JaUon4Ky9yIEqANn
+NvP30mwYvJHZSGvUal+GJ+V4n6ICDT5kTNthUikOhuZuz/m3Az2GzlZlDxDL0KZB
+FQjm8jPfAHtSLh5K/gTtJK8jH3UjBCuokWX3VsliJoM2WfebtMCCWpwlCx8FE7g0
+fIkRW1B0IGm1Drpzs4qD/xEboTLcVa6sxW0tLiy6/S9RdIglkhw0LXeXJlsRYCG8
+F4fJ+EU8j9OuErJwBKkp4ktxT0DDh2wkBnPQD7MEFbjsPzD+HFtIvnps2zWHn6K5
+BgkVJGWDflcc67SAj+0u9Z9eFXZAU+AkiPGMfaQJzFczHnsYu7DhhKlAx6oo2VJn
+KobGl085oVw9wLjVEvriEwOWIU3LocEywJgSL05a2owIRYJr0pASSJMkSKirh4fk
+J9OfBM7SxKY3MWbwDKBqyk4dXUejzE43WZ6cLLK5Unkm0a0yCdfXpgXHEvlMUG4U
+Epdyc2jTMRXfO0FKplq1lgOZtLlUZkVCcVhNuwLHtWpedEHHR4+XGKM7Pzg0n32D
+TXRzrZv1HrlWUjFeVMFwrvbAvobY0s2kEWzGSxfVw50ql8m+RLs1Yh4pfJu6Fv+/
+64O/k3O7V0d3J5AoYbJR2HC/qDapF7UNlva6xYhBWZZ2X9vJ/2b1GBB+d9i88FHF
+AwqroGt4ksv3sZ1JanY9GMMSK0xzhqbtPbBqE32movSzUgrkX7a9Xu1E3eQeDUsj
+IBOhjGcRFrGR20fsMyTQGFb8b/RZGpJP4mBIRTaI7gtobqnvVw6LzhtiGvzbrLDJ
+qBWgFFjqAWJ42QUFkARlAVc9BJqzU2iIfCekNbnxmfvAc4k0sPsFOPAH/+DB+fzh
+Dq4yJvBSpnKRJJhCyCEFaPYF/8JX6Er63q3fPQ4UISvcQ9xEc0LSwGV+C3vLK8wd
+JK4mh3/l2NpflpFZAZJFlsaeJAGX80WFTiV37QCe517paIrZm3mwr0u0+LLJYOBv
+TvrRf8/bsgqU3H2DI4nAe3ylls88QA7eYU/lfdvV1whFbk2YmzUPzwmZHiqCNljT
+BPxJH0JhcolWKZTUhhpCUmpzAsh48Dyxctq6ZoMnLqUeq+XvxZVwuMefFEUuKhMG
+Ho84KBJh0v/PCt5mnOKvtJXF+/s7UaipcB2p/3lAHDv1TPvqXn98e46FZbBhtKiK
+8Tfs8gTzeeC+r1Au6aJB/QXvubAFKVHcO0yXNlJwZ/dA9GOR6eQ76hH9NgwCE7U7
+6qv5ywppvo7ch+CEadh+Kz6n6//J4TNHu80s+3HTNS3arOnElRHltRwLjlBT6MHz
+JR8yzl187Oy1UddGRRYQe9+SeHEweN2fDr1Os9LSnFMfwbqQyNNbmipkwi8mMzs+
+mi9pnwF3PoURQo3x/2kvEw0pTNifs5CFZal2EPLNn0U5ZgBGaRi2N1n1L5RVv5oY
+hpBBkzqCWnKwdU3J7tBShP3xNs1iCbfT2EJUxg9sKPTOJR+KWkytXHZf80rK2NIW
+ff97J8vhgLgdamE6UoXnHlI7BtxTbX5vCfgowutMj8pSi20oi6azMck9fIgRRlvZ
+2u7eORAO+Hpd5M2IPpLryVPXk9Moc3CSEYY20zfFMCDcmAW7HBnXeqq+d5/ykU4K
+TtpQyQxy3P6W3UTCEQwOKY0EmvH+QYLmxthuxpLgnyiwAbGlH4aIUgUrtLu1tpVP
+Z6hx7PV1obuod660GWDiHmDGlffKTxNP577TBkeH7cx7Ja72SE5Sxj6KTOkRFyj4
+C0MJwCUe5yaVSxDDjQf9N/Z04aPPY5rmBiRzLbx6935fAlpU41spuyRVU+Pdmsha
+yslgFW/7Ms+AJ0ScL4QSZ6v7oCyhWOaOK7oWrb88ETOrE6rMG7xq0X44jng3kPu0
+mq6UDV4pmYSd/SAOZZjGQFtdh3SmLKtUyNipuzCJqg8slxafs+VJa4lIpoLWZ+eS
+xVQPLci7695TG/1gX5dnDy9xQEBV9Uc4q9p+Zaa4vYJZfVvq5NuXno3fRBTGhfZF
+MCq8cR1+q3h5/UiCHtd3oWTtUfly4EQpUnQYhMKavsalfZN0QM3bZtn/xzIIgEd9
+M+LL4bXSc2e214YsNdo7HB1T1RJZPqQ2h4DKr4w9/3xMZ8VaqtMWVEtIvsCuhqu/
+mTLwNQBbnTvrRlc4fXy38Fuq8affzUJFDM+vOQAqp6THA4By4WxmOAaNa4eCM+LN
+4BeaiI58t4H2OUdWaBWSvfBZQN49HMaYKumE++gwYmKHjvYADeDA/TEiPd9lQH0b
+8BWaSt4tDAqwzFR926zZthvJ4GQNiurfvsLyQ00FltL2niZb9CNKH06Sk7GE60t6
+aaPLgUWQMJA8VcS5hEWvM5Usqg+eDS7TB8mwL1e0Qlb8k6G4cnSrFhf9xAqIff9J
+wnuJtU+NefU0ZdnNYC6ciEk7Sh+3uN+2lPew3hfh0/Myg4hAuQR/QxI8V9b6pKqK
+AmMMqv0+jTKklALdPxm1QEq89nUumesCqiW0IqCy9sUCXBT3qbe9aqQi2JuMpNr/
+J33/WwtPuvg7nKycU5U38mPhXjaRSer2v7jyhe2hdwIQTq39v6S94nH6SO7yj/UL
+VtqetFfc7wB9THzh6HF8l2ptjc/tiWtlD284npw/eJBlWDM1k509ai1GYT31hYX9
+mVB1xmCPDJmejMqufjdXA8l4c81ZxY7fQ7suXJ6EmgDKVgUIWfdgFwQNMOdX/w6K
+X+a3LWl1C7lzpUYtXGTeyRZAKpf+Ml6NMxcMqVeiXHubpf/wHY5tpoGuwbALYz6R
+zrwdagkNpzmLfQdPUmB1/VIa1cRaY/kNE/jGVVTrIXrxd1aHYuCoJtqV4gtkDrRt
+N1hFYhrerNJtfYmt2Z219+9FiI8Ef82uu2sZ/0MzwiFRLTSVDq6Xlg4QK0zBco9G
+CqC59LRuK3MQr4a+Ap6lIwNcr9BnjcTEvFPIT3tUlnA2gfZZbp0wRxPv33U01K5B
+98mnGMcNxU69ylW4BxlD7PHDcEMCSyZY45i5ClvGDKG9PKrAJzZPC8ZiLqwejN0i
+1abPabXeQnKG63Wbl/pUXW7DfevyR02/6FRunNMBp+jvD+Tz/bTOFTYseZV8YSKA
+7lAbQz8SMej2uxN+ZOks2eQ/7xCoVWl/A6Gu+RvUreD+i1ZrLwFoEwpaom1fwtFZ
+/0PvSQyST2oNzSAc2zzsOP0Ev7Vzi9BkLeI8phlR5hxiTYCWb2w+s22HMszejXuI
+YhS/w7/9ugKtRfImek4HoezhGMGwR8P3YB1/8twhtIkvVpyA67B+EG/6sV82SoFe
+7nni3Nz+PwpBJixNgTw/fjOsGGiAyZziip5HPaLlobHevmHKfssHDNfrpGisvejn
+7+UqA8B7chPIud7/aQXkc4ihjffSchxenAEamsSuEGOyg7zdnt0j/pUHQdUsCQWC
+Ucvajhlo+oUd+2el+7vyegs4OjwOfWgsqtyv+ZNUlKtJTIN6gXa4gtquhxurSGzH
+pUm3GrgaGeQyuDpkFKa8oj4tJ5cKPOVyI1D0HyN9V4TdSHlNnKD1LNV+bJpKW2GO
+soCemxs0LBMaH/wvnAJeke/0/aLMcS+GolSCZHcKim9SmSqTuLRYC+E4pABk7vwY
+I0spiipkLDsVV5pQXF7XVFE+Y5CVJHIYwU0IN0383/XCaALE9oDu4xslxQAEzoG8
+Yrtn5oGTUTNcq6rlBdmCu01/SYR381K7MHWBcNwBk2nrNYBnK41HfY9+nXuqajkM
+48T9V6W/Xcn0IrxBTOIUxaour/6CtevzWetMK1CbKvUlEAn/BLGwWxRU4jAXenZN
+JEHFFPRZyDcC/xzdyK5fPIZGxzZOBiRslIa1JG7GjNyuxVjCIEPOeufhNIHdBAVz
+Njqhg7dYbo03fu8tbZ9h2dGia7IiuTjP7GiaL9a/0AC+ik5kyHa1QStbSlZ2cOAs
++PlpSDgg1BrmBHIryhN5aKzbOihCaSa01nJc4HwK15cGMim6NFV84lY66+WPLmLT
+l1kJ4fsYqC6XpsSIKMnr71LnEU4z+MH9MZ/3+DcC+xbUbRV4+/tJVKR1Q/uUKFhr
+`pragma protect end_protected
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_eth_crc_pad_rem/altera_avalon_st_pipeline_base.v b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_eth_crc_pad_rem/altera_avalon_st_pipeline_base.v
new file mode 100644
index 0000000000..d4edf57386
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_eth_crc_pad_rem/altera_avalon_st_pipeline_base.v
@@ -0,0 +1,136 @@
+// (C) 2001-2012 Altera Corporation. All rights reserved.
+// Your use of Altera Corporation's design tools, logic functions and other
+// software and tools, and its AMPP partner logic functions, and any output
+// files any of the foregoing (including device programming or simulation
+// files), and any associated documentation or information are expressly subject
+// to the terms and conditions of the Altera Program License Subscription
+// Agreement, Altera MegaCore Function License Agreement, or other applicable
+// license agreement, including, without limitation, that your use is for the
+// sole purpose of programming logic devices manufactured by Altera and sold by
+// Altera or its authorized distributors. Please refer to the applicable
+// agreement for further details.
+
+
+`timescale 1ns / 1ns
+
+module altera_avalon_st_pipeline_base (
+ clk,
+ reset,
+ in_ready,
+ in_valid,
+ in_data,
+ out_ready,
+ out_valid,
+ out_data
+ );
+
+ parameter SYMBOLS_PER_BEAT = 1;
+ parameter BITS_PER_SYMBOL = 8;
+ parameter PIPELINE_READY = 1;
+ localparam DATA_WIDTH = SYMBOLS_PER_BEAT * BITS_PER_SYMBOL;
+
+ input clk;
+ input reset;
+
+ output in_ready;
+ input in_valid;
+ input [DATA_WIDTH-1:0] in_data;
+
+ input out_ready;
+ output out_valid;
+ output [DATA_WIDTH-1:0] out_data;
+
+ reg full0;
+ reg full1;
+ reg [DATA_WIDTH-1:0] data0;
+ reg [DATA_WIDTH-1:0] data1;
+
+ assign out_valid = full1;
+ assign out_data = data1;
+
+ generate if (PIPELINE_READY == 1)
+ begin : REGISTERED_READY_PLINE
+
+ assign in_ready = !full0;
+
+ always @(posedge clk, posedge reset) begin
+ if (reset) begin
+ data0 <= 1'b0;
+ data1 <= 1'b0;
+ end else begin
+ // ----------------------------
+ // always load the second slot if we can
+ // ----------------------------
+ if (~full0)
+ data0 <= in_data;
+ // ----------------------------
+ // first slot is loaded either from the second,
+ // or with new data
+ // ----------------------------
+ if (~full1 || (out_ready && out_valid)) begin
+ if (full0)
+ data1 <= data0;
+ else
+ data1 <= in_data;
+ end
+ end
+ end
+
+ always @(posedge clk or posedge reset) begin
+ if (reset) begin
+ full0 <= 1'b0;
+ full1 <= 1'b0;
+ end else begin
+ // no data in pipeline
+ if (~full0 & ~full1) begin
+ if (in_valid) begin
+ full1 <= 1'b1;
+ end
+ end // ~f1 & ~f0
+
+ // one datum in pipeline
+ if (full1 & ~full0) begin
+ if (in_valid & ~out_ready) begin
+ full0 <= 1'b1;
+ end
+ // back to empty
+ if (~in_valid & out_ready) begin
+ full1 <= 1'b0;
+ end
+ end // f1 & ~f0
+
+ // two data in pipeline
+ if (full1 & full0) begin
+ // go back to one datum state
+ if (out_ready) begin
+ full0 <= 1'b0;
+ end
+ end // end go back to one datum stage
+ end
+ end
+
+ end
+ else
+ begin : UNREGISTERED_READY_PLINE
+
+ // in_ready will be a pass through of the out_ready signal as it is not registered
+ assign in_ready = (~full1) | out_ready;
+
+ always @(posedge clk or posedge reset) begin
+ if (reset) begin
+ data1 <= 'b0;
+ full1 <= 1'b0;
+ end
+ else begin
+ if (in_ready) begin
+ data1 <= in_data;
+ full1 <= in_valid;
+ end
+ end
+ end
+
+ end
+ endgenerate
+
+
+endmodule
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_eth_crc_pad_rem/altera_avalon_st_pipeline_stage.sv b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_eth_crc_pad_rem/altera_avalon_st_pipeline_stage.sv
new file mode 100644
index 0000000000..1d22052c07
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_eth_crc_pad_rem/altera_avalon_st_pipeline_stage.sv
@@ -0,0 +1,160 @@
+// (C) 2001-2012 Altera Corporation. All rights reserved.
+// Your use of Altera Corporation's design tools, logic functions and other
+// software and tools, and its AMPP partner logic functions, and any output
+// files any of the foregoing (including device programming or simulation
+// files), and any associated documentation or information are expressly subject
+// to the terms and conditions of the Altera Program License Subscription
+// Agreement, Altera MegaCore Function License Agreement, or other applicable
+// license agreement, including, without limitation, that your use is for the
+// sole purpose of programming logic devices manufactured by Altera and sold by
+// Altera or its authorized distributors. Please refer to the applicable
+// agreement for further details.
+
+
+`timescale 1ns / 1ns
+
+module altera_avalon_st_pipeline_stage #(
+ parameter
+ SYMBOLS_PER_BEAT = 1,
+ BITS_PER_SYMBOL = 8,
+ USE_PACKETS = 0,
+ USE_EMPTY = 0,
+ PIPELINE_READY = 1,
+
+ // Optional ST signal widths. Value "0" means no such port.
+ CHANNEL_WIDTH = 0,
+ ERROR_WIDTH = 0,
+
+ // Derived parameters
+ DATA_WIDTH = SYMBOLS_PER_BEAT * BITS_PER_SYMBOL,
+ PACKET_WIDTH = 0,
+ EMPTY_WIDTH = 0
+ )
+ (
+ input clk,
+ input reset,
+
+ output in_ready,
+ input in_valid,
+ input [DATA_WIDTH - 1 : 0] in_data,
+ input [(CHANNEL_WIDTH ? (CHANNEL_WIDTH - 1) : 0) : 0] in_channel,
+ input [(ERROR_WIDTH ? (ERROR_WIDTH - 1) : 0) : 0] in_error,
+ input in_startofpacket,
+ input in_endofpacket,
+ input [(EMPTY_WIDTH ? (EMPTY_WIDTH - 1) : 0) : 0] in_empty,
+
+ input out_ready,
+ output out_valid,
+ output [DATA_WIDTH - 1 : 0] out_data,
+ output [(CHANNEL_WIDTH ? (CHANNEL_WIDTH - 1) : 0) : 0] out_channel,
+ output [(ERROR_WIDTH ? (ERROR_WIDTH - 1) : 0) : 0] out_error,
+ output out_startofpacket,
+ output out_endofpacket,
+ output [(EMPTY_WIDTH ? (EMPTY_WIDTH - 1) : 0) : 0] out_empty
+);
+ localparam
+ PAYLOAD_WIDTH =
+ DATA_WIDTH +
+ PACKET_WIDTH +
+ CHANNEL_WIDTH +
+ EMPTY_WIDTH +
+ ERROR_WIDTH;
+
+ wire [PAYLOAD_WIDTH - 1: 0] in_payload;
+ wire [PAYLOAD_WIDTH - 1: 0] out_payload;
+
+ // Assign in_data and other optional in_* interface signals to in_payload.
+ assign in_payload[DATA_WIDTH - 1 : 0] = in_data;
+ generate
+ // optional packet inputs
+ if (PACKET_WIDTH) begin
+ assign in_payload[
+ DATA_WIDTH + PACKET_WIDTH - 1 :
+ DATA_WIDTH
+ ] = {in_startofpacket, in_endofpacket};
+ end
+ // optional channel input
+ if (CHANNEL_WIDTH) begin
+ assign in_payload[
+ DATA_WIDTH + PACKET_WIDTH + CHANNEL_WIDTH - 1 :
+ DATA_WIDTH + PACKET_WIDTH
+ ] = in_channel;
+ end
+ // optional empty input
+ if (EMPTY_WIDTH) begin
+ assign in_payload[
+ DATA_WIDTH + PACKET_WIDTH + CHANNEL_WIDTH + EMPTY_WIDTH - 1 :
+ DATA_WIDTH + PACKET_WIDTH + CHANNEL_WIDTH
+ ] = in_empty;
+ end
+ // optional error input
+ if (ERROR_WIDTH) begin
+ assign in_payload[
+ DATA_WIDTH + PACKET_WIDTH + CHANNEL_WIDTH + EMPTY_WIDTH + ERROR_WIDTH - 1 :
+ DATA_WIDTH + PACKET_WIDTH + CHANNEL_WIDTH + EMPTY_WIDTH
+ ] = in_error;
+ end
+ endgenerate
+
+ altera_avalon_st_pipeline_base #(
+ .SYMBOLS_PER_BEAT (PAYLOAD_WIDTH),
+ .BITS_PER_SYMBOL (1),
+ .PIPELINE_READY (PIPELINE_READY)
+ ) core (
+ .clk (clk),
+ .reset (reset),
+ .in_ready (in_ready),
+ .in_valid (in_valid),
+ .in_data (in_payload),
+ .out_ready (out_ready),
+ .out_valid (out_valid),
+ .out_data (out_payload)
+ );
+
+ // Assign out_data and other optional out_* interface signals from out_payload.
+ assign out_data = out_payload[DATA_WIDTH - 1 : 0];
+ generate
+ // optional packet outputs
+ if (PACKET_WIDTH) begin
+ assign {out_startofpacket, out_endofpacket} =
+ out_payload[DATA_WIDTH + PACKET_WIDTH - 1 : DATA_WIDTH];
+ end else begin
+ // Avoid a "has no driver" warning.
+ assign {out_startofpacket, out_endofpacket} = '0;
+ end
+
+ // optional channel output
+ if (CHANNEL_WIDTH) begin
+ assign out_channel = out_payload[
+ DATA_WIDTH + PACKET_WIDTH + CHANNEL_WIDTH - 1 :
+ DATA_WIDTH + PACKET_WIDTH
+ ];
+ end else begin
+ // Avoid a "has no driver" warning.
+ assign out_channel = '0;
+ end
+ // optional empty output
+ if (EMPTY_WIDTH) begin
+ assign out_empty = out_payload[
+ DATA_WIDTH + PACKET_WIDTH + CHANNEL_WIDTH + EMPTY_WIDTH - 1 :
+ DATA_WIDTH + PACKET_WIDTH + CHANNEL_WIDTH
+ ];
+ end else begin
+ // Avoid a "has no driver" warning.
+ assign out_empty = '0;
+ end
+ // optional error output
+ if (ERROR_WIDTH) begin
+ assign out_error = out_payload[
+ DATA_WIDTH + PACKET_WIDTH + CHANNEL_WIDTH + EMPTY_WIDTH + ERROR_WIDTH - 1 :
+ DATA_WIDTH + PACKET_WIDTH + CHANNEL_WIDTH + EMPTY_WIDTH
+ ];
+ end else begin
+ // Avoid a "has no driver" warning.
+ assign out_error = '0;
+ end
+ endgenerate
+
+endmodule
+
+
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_eth_crc_pad_rem/mentor/altera_eth_crc_pad_rem.v b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_eth_crc_pad_rem/mentor/altera_eth_crc_pad_rem.v
new file mode 100644
index 0000000000..fdbad951d4
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_eth_crc_pad_rem/mentor/altera_eth_crc_pad_rem.v
@@ -0,0 +1,291 @@
+// Copyright (C) Altera Corporation. All rights reserved.
+// This simulation model contains highly confidential and
+// proprietary information of Altera and is being provided
+// in accordance with and subject to the protections of the
+// applicable Altera Program License Subscription Agreement
+// which governs its use and disclosure. Your use of Altera
+// Corporation's design tools, logic functions and other
+// software and tools, and its AMPP partner logic functions,
+// and any output files any of the foregoing (including device
+// programming or simulation files), and any associated
+// documentation or information are expressly subject to the
+// terms and conditions of the Altera Program License Subscription
+// Agreement, Altera MegaCore Function License Agreement, or other
+// applicable license agreement, including, without limitation,
+// that your use is for the sole purpose of simulating designs
+// for use exclusively in logic devices manufactured by Altera and sold
+// by Altera or its authorized distributors. Please refer to the
+// applicable agreement for further details. Altera products and
+// services are protected under numerous U.S. and foreign patents,
+// maskwork rights, copyrights and other intellectual property laws.
+// Altera assumes no responsibility or liability arising out of the
+// application or use of this simulation model.
+// ACDS 11.1sp2 linux32 Build 259 01/26/2012
+// encrypted_file_type : mentor_tagged
+`pragma protect begin_protected
+`pragma protect version = 1
+`pragma protect encrypt_agent = "Model Technology", encrypt_agent_info = "6.6c"
+`pragma protect author = "Altera"
+`pragma protect data_method = "aes128-cbc"
+`pragma protect key_keyowner = "MTI" , key_keyname = "MGC-DVT-MTI" , key_method = "rsa"
+`pragma protect key_block encoding = (enctype = "base64", line_length = 64, bytes = 128)
+spDUqdo2A5JO2Eaq49coxfXvJ99rWlpZFAbbzrQXEwEBptlDVAcLTDW/QzwGgIPU
+kcfm8S3EuV3Ou4hMotE6lqJ1C7b83Cia4XSvHsK9/P6CHZFGEsNJH6ylgrs4AFe5
+0MvRPKvdZjH07iSLMdCA474FfIJodnxO++Tyd15QPM0=
+`pragma protect data_block encoding = (enctype = "base64", line_length = 64, bytes = 12240)
+jB8l/iN0c4BLUo4cuTIeWAIQZkXi+uUBqLUInrd6+NwYfrgQ0TekHbfTgJ6SPRxt
+BafDMepC5AValeYDbVjSJX51LKffnHuhBVBZ0/rnvd38u9ymFmWbXJhZO3KwkEb/
+99woo26lNEetKo6iBeoMP6xQ7954wLFELGSSnpnZKpaYZbq+a83LUh0EVzfjqYf3
+kR/2cscVHZrnjWUNXDEVFemAHViRvtS8BNwkbzLilii1gFTL4PdO6iS9d2RFLAuW
+/h+3R1ArXc+vFfTd6j97HJNteJHUD1Aevquiy212W+z+rFAUt1TQRYv9Wia+1Y06
+q4l5s0/6l87w5dwed5QCOlEAzPvVRemiZ1N8qP9BfhD5tDRF3Udl+fOO+05bNFPQ
+bG9sNE/QYp5V9Rc2cwflBPqJ8/+05E1/t90rvfMqgz3US/jsIg34N2XrDG7PkDCh
+CiFwi5mc2cjT+r7WfQvZzOFAno/O4q8OHyPEclO2lqx+jZjc/lrGF46W6p9VTOaG
+LUgde7OytmfHW2yOcbzIeVNCFWkuoJKEDPnPVJiXpG2eONwEQfxqZqsiYHDEXBN4
+FbD8GgkefA3tf+nXWG1l3HOooJ+kcdoBb4jt8c3lpgdEAtGRT6fxD2ZCyYqs4VoU
+htWftzzG+AO0m9JRAaNlsQo3s5e1zKut9MJ7nrnftTW/mw/AmTYs6EqRP1X9rY0y
+hVRvsvGhvclLd5Oogr25Qahe3r3xdrI1hi/3UxbGjNilc/DHZ5fJD8WfHhlAkyZl
+lEGAE3CDHAVKSxiQAXGGAea/sV0A/ohro2FcrKlmZbNtyxopGgJV5FbED67g2G4Q
+5h9KDNSwTNaeIF5c/rlv6Zygx7tHE8kRqM8f4xwxdwiSEss+2oGsC8WifzudvULq
+kE/CRs/GkUQ8vP7qkTDuHjU+qyjsTHoWkHqvbOepFgMXwFt/imlkAyMVxJoa1GyW
+0YitCBGJDAfx9f+x2mfiCrIps4lRGHyl2fW0Ulc1zAc7zhiWKOmax9duS3SHtAp8
+7CJatgVpAwViFCrxgi+rwsw6cVk+ci2+DW4mBvoZgQEF+IuXiNRCEfEyq4o0SApn
+j03VCJzOXLwG8EUcKFPFXH97WF8PP9OHQOAiKe2o6yfpfrRSp4Qfetfvd1ONIVk+
+D1puSHUz2lftS+DSpdTkUl57ijBD626EN5a5LP1uRmvJPIO+znywWjfjO5zI/AxZ
+9oz5srTmTNrDIoIcY8x1F0SrvTCgp39MuTcY4iOO+bNy2Sop242N1EmILrXvSIyt
+JVfauK/b5TBM106YBu+hID/Sv2HdwVlk5Q0wpr3/3/aVEDJdZYKH7M7vfAo9i5l0
+aLTxpoZE5k4eLdtobvUBuAefGtPq1adzRtK2JsC/lrlJZ6Bxd0QXNOtXdSB5JL89
+F3Vqv34y50X3zLtSPjntaMGqzWL+7zVLpA02dkMW1XeNW8JjoP0VBCK5DRLGC4Ev
+lj/5l6jhc09JwTGpZf+X4BRVdyQdXDJBIRZFaMriRf5UijULeJlxHuhex5mnjOZq
+HcYHTiC1uC8QbQixefzlyUtGZO7ykx7ZlbyZX2LGSYhzUrUKI/c9hZd8RCfSE5JL
++/BR7JyLKU4iyCVzOUQm4sLdpxyEvDtbS4uFYExJAfmiMF0tOKSHKpU1myLdFPzO
+tqNANga1/XhAO5Z5Jr973jyPXrw5m8A48xRFlt6Tz7QrlbN7IornoGzAKnbm4FCv
+lFuGzEfveOVw54eMe2O2t7MCc7lqPJTHqrOjXTlvR6Ok1++if0QLgn6kMJ+0/UFl
+E91feHBPfZy60XoxGrT6p++j2442xo18YPwWcroge7PHElfu9wRj++AkZlfUq2CA
+tdgk4uO2OpFfTsjMVvPh03iwAWLQQt/pRFpQ3/IKtp7WyL2JsttwYQZxL5TI/lRD
+gdJ1IQDJzVrLUSCQtQl3AGdZ1rsSAjbGbhOl1DIg6u9pxbUGXWpp+lV8+5Gnn6ED
+leCB0ViOApLgn6kNsA+IdSmn4c6l1SdwJ0pUiSi194SFz/1b0+MJ4cenWKONiDUe
+wOSTnOKRxSLazVp38r/deyoVqfgktY69ZrJ4meaou6BAu9S0jBJ2h+yaj7SdDVEn
+sVIsOqPosUEyxAMMPLv5gN3AGCmIjZO/xxRJvmQx35/vmjVWusyaa3OiCS24YQ5W
+o2WhlbiK1oCUTm+JbACbs8+0PM1KXHQVZRLyWKk5PSy0kUfb4ot7pJF2HRjnyZVG
+H6CtpXJspMQY13Z0JJGGogTdhlEIkRTtVreOmy8PLiJiRqhIOvyStX6j6xQib/lr
+TSxCc9ihAq4AX4Ld3UvXQ3xN+OlEmBqvYfdy4KcmWa8pXg8qDtoPfMMraISYpT7U
+Zrb0lCukU3cZRXFuqOyzW6q6I1tc6CQYGZgj/8pIaktLW2KEjRoUfaB827GpDAFH
+5uhpMeDW082qMJVZbLYt/16nbYGcQMcXu4fzUA/zYaAktI9zTHyY5wgw1tSb4oIA
+M1BW2qcIPLk4OClHQJMNytz8Hx4FXbjO2a5oipqisdolwJLQRqhw1VJXwreNFykm
+4wcVXkWMDQJyCWjKS/o6ROdwx+3e8KMU+ZyP7HNB0f21Bcl5Ros9mOUBoLNMmpjD
+YJKvNqjoIU5ZzDzBlWLpkdZYML/XOCEhFP3tIUTmaviT9WGW1nffTnwjrVVAJB16
+a3YwCUJyN93wg/LfVZBvgntW8PttgKvenoA6S4gBhv4LUVrrPRMjuEqb1lMAsJ3f
+3RlbF/5orUkhYOBO0Gr6RYMdjVloc08wnzmV+9RUYi5yzSTtNHJpx6HNsjny/w1u
+hoMrZuomPqnOSMxsy1QBcwcbCbyygSrKxIrUNbH8/+ODw8Tm1aN8iyBj8VPNDl4S
+YgowNEU54ffxyhFfyyOjK1aIcCoeeuLJYu3Cw+caUXxPCfW6Wsuop8U0LmM+5lnw
+d7HuYIChRzh7xwCx8yCwP6688OVy0+XIXf6oKIe0mN5dRpfMNnYRuElL/gNif+aG
+lpdgJCmSKnUF6a59t5mGvcRTj6NiPpcshClNhLBZmvMfl/0F2OAklkDlgIWSULnq
+6IsDHae9m0Vgm78LFNcKCAEipOnBTWDtkFkI1fF1ewPwyL3aEMHPmmRpA9O2dD/+
+vZUG4dk/7g8K5lwH8LRPd2fYQLg1IbzxYgknSxW7JHqhTIQ4uZfGSnTPsm5sx3eN
+86anQwZeNor7sSoypv59CDM3q+kNKGkAgLVss/lYy9BGB7xH5pI8xj87O/qR4PZA
+L//vez+GkfsP2Nq+88xzASO6NHjJQIYIZzmLKiDqWicJlJR3PVgyt6ALv41cyrzr
+QZqkxYdblEp25IEGfHA4dbc37IJ+E8jLwSON7um+epaXTsrFGA7NXESzKTdn/qVb
+LlKcI1oQATnLS93AoO14FZHMbEI1hTHsrM9Hw+6WAg9/WI2EHjQK7bjr+8wZzH5Q
+Y8LpCbAi2TkzG1E4guLVjv5wId5xckCmN4LyRSnSy/KoRnxumrHFIjDW2zUvV10+
+vbdianFDXXVB19KsRsa6vor7ib6wmfgxOzrkJ7/HHjC/1iKxMirkyVer7Jg3kqVB
++FPmz/CMEWdlw9WZhhNywQuA9WqkVFADWgo2IS4FQRVRGSStmNPyKuly+gA5s6IH
+wDDRuWCfm6UqAORlgXS4yzpnVc7h1vzLBEsx4/eNAUn4vLTz+74SQS/aVesDLCyx
+tJ16qb8/he5IyNxXpxWof71a/BGBH3NJTLMnMHfq4eUTS0MQW8xvs1bVQxTJEPQC
+rNxTObWCCGaej3eQGhQjqgqsDemvtJO9HCmG0u0JYq+15hXnfov92UzRdt7rv4DR
+e3TJMEseCdO1cnbHEtvxnSWAN1kBC2BODSmskt5hLS19IvfP9bZHfG+vbsbvtO9e
+68aYqzXFPGGz6Zijd2Bi0RGnoxOkpn8EZbWAs+mMmVcFgSY3d5/UW5eWC+0H9aWG
+K+NosUh9XEd2X95xhZgxQW1joh9OdiHXf0EU6j6fUpS5cVQF47HwiUYHXxAsRYtE
+Et1qmAEciVAWjwz91xux2nqfyd2/qVpmIWV9AnPcwypLx3u2DCSvTGskzDh1KqvX
+UtOV1UiBDwl1GoDmwZonxGQUfRv52YLMU3xkG9h/Nipn65Ryho5Zux67sXzmORCi
+OBKh+aM+CHVPa3izmei2LQGizollN3hhtkvYUbW4WO9MpOrypfQ3MPdTdTEgFa4E
+R/2TTlyka8sGDYZDIyaSaGNdESxu5udN3Zo8C1TjTCbGCjuazVOhX2KObOQc24Wx
+tmwwuTREsW12tLI7buIlJ9HdztUkHdbOqlQ60UgctVavJ5s/8sm+AvYF6vCnF/IA
+UEsTVV9iMnvyUoNzFJRfKx301vAfAPZR7O3VyuW0w8Tnl38IKkHbR8C+JIjDGjtx
+4trxbJnOu6IEqcF9W54GqCcS5grFbrNqh2zbhVef2l65hOkaFRAx+b+EueSbWhn/
+wSdipwRb2By8yqX26h1guzJrjajvN6pTMKZncw8dnYaLZOhb1Ku3dDX42ijOU0gZ
+cZA53duOR/faOeef8UyArDWaOKFhm2h37t1dtIySOA95fZHqQRovyHQl5yLp60br
+MqguIZKFECnejCX+A+rzgFZtmFThvUJEFH9J8ojazgawOB4jD/32aypKCUW+n/CJ
+xCeSpiQs0CHu1Tz0GIAmwGqnuSJgsQVnHY3jAKPa7EavxM80sCj+tcwcOPPcpKr+
+0DunyUj2lbG2p6zuk52AfkAvEiiOE9I93RA3GmWLy2D8yqCFO0uvTDFZgtm7vfg3
+pxlktTluTRcPLOLTc1dxJDq9gQUu+u59mOoWaeNRkT+u1Nd2t+7AeFKHKNNNx4Eg
+tbtys3qtAnhWwDrVaaH9EKI3dOx6tAq4zmMgZo77UpwmwZYNqN9zsq8jChY8ET+T
+hoz1kcF5q8uTDYfpQ0ZJ1bxq5066qKSsCVKY5gzbScN0Gqgxkbxz/a4YzDOOi82F
+KOipleQLxDZ+QrB1YvfSLhSPKYicI7bAk63qPwRq/Wm17DTHWhY9as81ZlCy7dtg
+eDUXhcYnLP0h2eqOrCRuBieMR9iEvUeXBNrG8DNxk46rytM3ReJP7DWtOkou4nLY
+ueLawW77cSvJ2Jhbonpfp3K1gE/TrJ3ZLjNRzbQCGvUj6rRzNfVbxuXUU+9uMwbf
+aBomo+44fpTZ9mzKa10rZ0TUUIt8ScRuj5ELiykhpmYDFoLIh5uqjJMY/grrvW7Q
+HdJrjmYms6cV1RVul7V/8vItlqgWzjrRWFnNmwVEbzEE7VCpIuGBZrsO3Nagla3e
+85Yi8/VRaoKtT61chHrVR91W1m+Fbta9wxD1QicwH8GwvW9+E2D0VnIvbZUwydg/
+I/HUB/5w1VgRpB3YwQy5mt0bWCidHBJLOhre5diIPqvDrmOr6SUegdHWIjLRFLuZ
+m1/lfXXvMUWvIb+RTPkRtrWIuB5bXgOFOhgidy8/1JYLq8Z1vaUj7pd5JH9gOjlO
+VDH782KCutcqCURYThJA4nkfxAo4+Cd52/g5xu3YXYYBsQ3TOfvS9m4t2uqNtyPT
+oKDa+VUgFLKjmYRQYdmRw1p8UR07RHh0wy4kPgshRo7y+cnkt26YTXQgPFiHZj1n
+Sb/LI6Dyn1+qX8ZHrWeoT9imtiI/IJ2bD6dgF66U8U8K3Ol5+o8m7fBXgbDLzSIL
+2eRfg35WlW0nyr9JzYxOONh9TJf+B9ESLMuTErRwqw6Jz0klgDd9IuKBTZhpOoVL
+LsxjZp4HdP+R6A/4YHohQil1BdKI3bixl+JJe5WGBNpbqGXCSbGHw1ope48Ko/d5
+mHx0XPA7tECRQgPFZkozkuSKH2HEfoudNKsXpEYxQDyF+beXSizMWQ1pzDsypsGh
+kpw/vez5LqIAcbyRcrysgiFaYIrNZrby1v92vdHYUbynwNt3VvQAyABG3tPE7cZa
+XIGz+l4S1FYXhjIBwSVBEvfpCShJmeCX3AfSkKXVY++sTgXGKlzx3J8VDsx8WP1k
+FzAPgc0Lmr4SbzT8y1BatkNRbWFMJ49tseK2qRWd+yr+MmSJGTEY9K+1DHtxObKm
+Fo+j+q3sI9erjgjqxSweGvHoYOHp2uQSiRejeA/8mALMVlFpuuRt2apGkpEXs0O8
+OwsxbBMBmUpqM+2WRsazxKPhrXXxsw/xoq4/5nmXDrQB5hJbabJnSyVHES0Z98rE
+vyWQslh5s0i1UMmeW3b5T1i2DbQphXxJ606chrlDTHDKRuJnK5HJYB3D3+3Du8pU
+3Rf6mvfmuiPxFnjU3ksSMdOD8LN8/NFWE8aAldVB/Ll3KHa/jU+7h9NOHDWIeAzR
+8/SImjR5EW+Kclj33FcETMHjdUy7fxyFGGNjcrkCkq6bXoHqKsJP91BHYscemV26
+9jJkjJYoCi0ji2QBPRG0+Gl4Y2spmPGLwUUdLZzIOVk1rpa6EuXHbshY8Oe2hWXh
+wvlhaDrT0nyql7XuOllPYlTCxWVydVy+cCnUV9oDfHmENIq27+Qg7saaGuQyZpzp
+3EplDhgSJ19AdqQsOE0KEodKGoQRA+TQidJ8rfzfldGb4PKFgGP05e+xfkmyGCxP
+57XPR6t9K3xlhE5Ml4DfNvdXVjtAmW/D4OZmGPnPNetyZ5P/xNoUK6TXK3JPiZaP
+YLQy+aSEVHICzw7kRtpq8B4Vz01aLBCs4DTyjOoC6cUHcDK6FT7KBM/VBqUMEClQ
+nSu85vtCKn3dTHQrPm9KJUR/HOhfwI0PxzW9K4gxwQw2cVYZ9yWhJg1A+Z6A8epy
+3KMWQiQCT63sCaskTqjjwhVpbMXoyq5it1rYSNK6uujmHvIuLZGXcp/7lUiZDMjH
+QjxWpVX1JOdBEIH7iBZF4u8ePCcYzT05cd2tY6jzamWjHz8mHT8XTDM2/mikFe3A
+8bZlyYi5HPR6oDPfF9DEOSx+UkWZoPO0pJnYO78rbkx/h2GzLAMRNyF78fUUXNIZ
+TOdLyT7Wdh1lfqo3TSGbThysLE/Ydoi9G9HGI5CNW1cflqPHg1D+o8G2Be57+I+c
+vvA2u3XrVUSWHG82ZUQbYM54GLgIPLlte87Wxx1JZac9ciMPVSGP3/imZtxaGqK6
+cLhUP8yQ2Y+SmdR1G7dOcObWBRe3a92ebgg5S++rsBBO3cxM+vl0ltL3JWGNM1NV
+kNQTLIip3kbyM/KMI6XcLVtIMq8IeyIe+DQzb5A3T95NTzGCKY9WXz0qoCErJo2u
+olVl+IoHdTxg0P0MFXNrtOqe1vRanhq6Atn2cyK3j+L6qO5N/aWiP7wpih1pi/XJ
+7i46r9erdnyvQdDdXWmYiDiXM6lvNmMJcEPjGMMKo4wp980wa8AE0uORrDgp0Tvk
+P/7YX4b6DwIV4z6lTNqJGyLh91lYu+jO2QXSCv2+N0uezIfMuijInoOnDUZZH40+
+Oftqxv9Y48V8NODbJ42Ohu/Gjr2Z1lzN1DkWmJGiAb8grY4AzEMoCwsopjnnJxlK
+JeLwGkYQvKiJlY3NPhoR94Gnx1GZGnqDjPii0Ql7qzKc+bQX08blxB33j2UCAl0v
+XRgoyxerjaFV4tG4Tze1LC8yeaczDFOPWv+60/2ty1ivlZ8WLzBtU1Td94r4fRkg
+jjP7JXk2spgvVapuMpKR6J+T4TIO68me9CO54VHacd2aAS+hpV/r8n8kshnSW6gM
+bZWaCJm+ySBhAwKO+y5kVec/Z0uS7MGRGDXQqibPdpS9QkgnDFydHZDCCTZj2peo
+2aOk9twGPG9UAlhLjHwBDp6gjT+Sjw0hpCsfZAyq9ZJV6ft8dIwOcCeagNQ/kfBg
+FzjY51v/KhvvJ+6k56tIp7k39uAYjqkyDqZmgkrQrr8764ElAmeUt5GzT8MBwFmY
+Xwu32tTAavxCA+ZzOu6NrauSO963MFTVRvvIM+O0z4bi6EJvpeWF3NHj08IE0Bb5
+ZaLh5anGHuRoYMDy8BbUHKi6tLo95D9wiU8WWltkRWOH4qLxArhZScC/wfRgmZZN
+D2WPDxnIyDbKW9dz+RgccZRZCgD0ueA5DKj5m+trjbFwT5cHXUrm9M2tIwLJc4f1
+3A0DP6SJputBerfKBnsoREKGMIom1jZlb0WYOSFU22uWWj1np+5HUV/qwdPA5rIW
+0XzuJUaUBXup77xFS/R7W1ohSJErdW2MMaTX9P7db5l7sNcSSf6RAFQdW5Cz6k+J
+vsgu3diCPzTyX6+Tp9VKej4+hRBGtAn1acmtuyO4NDRx9tbN8RpPw3S5aS1xTvJ+
+97OBLHWbwtp3uBwc/ylxunWxpVXZxC+xOcD9/vnRssMLGNz3SfndxnhTu+kIza3h
+mXfhzNRajv+HppKuihpwHZ34ZobJORQ7HZO2PCeqt7+lC1XNCk85N/u4hN96OI0A
+xJadnWt/WmjUJ37HymuvtzgzITzvYKMrHjiVkPpLBebkN5r7dOnJu57hylKyZlhV
+uSJiDyaovI5XMK97Wz/A3esBXDFdoTJHQWWfVrdI6cJp2/vZ+AXWT2/DUBOCi4Eb
++almHa8xRAxdtpVrbjefJ7THmHlIK0aJDZOBYlwjdsy9J+c6+h6BHTs7DOojk80w
+iiLUrqryV4T/q5K6xU9TrYG3hnJrw2HfxV8zkYdDTySMhclSink2cFBp7PNb0WjS
+5cljSGBLPqoLw6Ec/r/UtfUcW/yAQAHXQQtdl5SDJxE5Uf85S4wJAsZB19S9U8zc
+njmalyJvwSaItotf8OjwA2rSRsbwRZVFXocrODddoV3uiTM5aRKKmjVZtiESxVRU
+gT6ZJwRIAkKvvEfVWd8VBUg0QaT0sbXgZKKgwEJkprdAx2EVlj8pz9e5hh36R2Ow
+wcgbIZiDYi+bpMiITxro4hkrn424A79FrFmXHHWcC0zg9KUhBVzXJU43SOsyFnJJ
+/vKuOXbiA1TFEjDDnCmHKrhKtxG7JtPd25d6RSRtNmqJ26qmwdFIkg4iH8ki+CnG
+o+fIOPkjzqca3gjhNzStpzMl2qsq4M0piKCkWBLgVqimgcsjTpbb6I2RnZIHRE9B
+pAlavkNt/AsWmCh7PTEe9G3RCFqyx2ovqDyKy8sSO+v0vj8aQuu8il9OC35vvjZs
+K6Jy5Ri23+u/y41ySjpSqYg6zBV8MJtABE0UsJck/cLC3LKyvKErB8UibpygCE2S
+acQDR1sWPG9OobcXrajhI6wGQCMx24mRwD/PmgMLeUna9wBtGGPDxCQmu3LR/hPy
+TpAo/gZelE8cpFaZFM+Lx6gjNp4PvjA++pT59R40segh4beU1eifQTfdX8aI0eHc
+1yxHat7ik0a0gPWR02OYGKLPAebUg/2vQxbiMggYd8PdjCsW+jNs3uNQGYu1F/0j
+2B6jUUDpozyh52tUZaWU96KRSd+ihdNI8ZAJlfkisLwG45sA+JxRV4qK7NB60plp
+5AqAyso1uKEdE4wyAgGEpLnMmwKrXxY5VjNAyZszp/NIspSwz3n36dYbgWYY7aIZ
+0PiDrA67QIxyvkzBq1qPW237F+moQ4frTO6V6GeCsioT38CDne7pCfFm10mQpBoC
+n0VAfrFG9Dr/WgFeWRHkhXNNvBE76nI1stkH95yhdMNiHVZWootuc3FAj2arWd+a
+QQisDEvJCxe3H8yixZPFlVtIDllyCML2ahr8s+0s0OaJBtcWJMp/KApGhn1+Y596
+NJMz/y0Grkh2oYgm8V/enZobWT6hA+CQZOKMk48y04NrnqDEh3Bqpj49bVTvcrvi
+zW4RH9G1FX8ZrrxSNnHeY2Gjh7J7acl5XICQjLXkv5/N7ExVgTksQuy6dmnsFoFr
+crJ9mPZA2nYFFHwOpCP6bdwb9Thxtyy0fMCV7klyIDftbf3NCFpVVY73Zjd6dl02
+0uKbyw+k/9l8EChh1qmOg4JwW8Gh+dvzs2hBYBgAWVmYegzh9I/Lc4iOu8VnjuCq
+5uuGnAFI74ueI5Gh0y+2R9FJbSggHnKBRPGwVXd6qj9Uvet8WlcBnXMY2hzNyBor
+Anbt/bsOr0l330AObth4KkDWUR4mwbarFHFOd9wo0FrLKtwXHOPadojiHWcJZkiG
+ZhPTKm59CAyFXcpxgv0qUTaWLonDNHM6zv15RGFR6n2r2jqYCTHrQTD60tYrUcd1
+wPuqfvgocE+zy865/zcKthV8IG6RlAR2olahdcEf3EaC6eXGA3ezruc+Do+uj+r6
+JZH16+YpH6649UgAQvUj+WQGOVGj84wuNByUB4qg6aQAZ/9H1f4YrAqzQu61u32q
+wMi7gfeLKnL4c+09JdjZjUlYATkfzeE0JVm03EM60I3YMsXhsDKoxUc5QuXiFadz
+oN0metisEQZ7zhbPKUANZUSyMBjj7hpwXiGYvthIylE5HA6NTE05InoA4lWXqBgv
+6XYTbqZwweE5WQYLk4k/AifhU8D4n76ouLxHox2E506E6afpSBnWTA2skDCq0o4Y
+jtCXs3YKsbKiIY2IVzzNe7pZS8Xo8hyQR4vMLwSawjD/VjUsvVAMosSX5CB4GTVh
+Cp56RifvPhSTI6X7SXijx26Xa9RdADo5oNhpN1OsY/OOfD0SgRzhGQwxvTiNMSYD
+3paXQwjG8Jt+M4jkjb3jOLp+gjGCfB1/uhNw1NdSIbO7lPUr+2tVoQjfJ6B0Z23m
+CFCU0xQ522HjbemXgdSFlFyHzkd6ioWqcrPZy2xInkFzjyTbWXnj/79ZOYTe+oZn
+ZrmbaA4I6OsCezY06wRn5+cz99jST/mAs8or1P2R/ueNO7WMF+QylI6v3ESlreVh
+OfLD/TE0kwpuDH0fDdcCIZSvpvlXqZL3NvxgsUxaKnOyFJp8Pt3o8H7atYC9MHZN
+T03YBNXx+uoCDB1RpdyUfGj0+mLXNuBR0jheYaHKTKLC3vHgFs7uMmm71PJFCSrR
+XqHV/yrdKmzBLnCglyjz9E+PU+kTATVLDGXA4WFt8CrYuA0xuM86ExE2hNRi4p0s
+ummTcZdj4Lw5ioTU45sfNCCqQAklAonWZKYlWuimxv57OQbcXe4Wp92zem/g3eei
++0RjCmy3gI5KJNkO4GQ2P27uxlquv3064dYXxblbJZ9jd2vCZaMQsXa/33+4nD44
+ffZdZkWmGa+hxfs8zWbXqkK6kc6pR85jlNTmzxjYhHrrhWqcb7JkYSfs1AjFHpg+
+GXIwNI6e2FQ/aMBOofSgol8tG9V09XTq1YbVa5er3wlawemLU/pRuUb3wmlWKS7n
+m6VgkCrcM6fAh25pvpW+sHeYl34ZFp1DT2lpiDNR0kCLVeSUU3HLkkVigToeVigw
+upicI/jyq/j6Qcrp1uezBNzrEYYnMCXTzsCLBlvj+h1A117B2Pi5o9XX06ERGOPO
+QoMnrG4r4NBMLuSDhvGi6fZLxhdetowRtDB8y7VCDVhSq5uON0MyfdBr59yDUadP
+v4XNIlH90eayBCYc9EPOL5r2IcfQ6bEQ04z8Yp0+/Yv/hTcwtVl91LVc6gWZ4z+X
+pCgeqxxemHD4iXzZA8DYqm/hrIZPvyg1rPE7G/r4foy/BJ7+OzDhGiDyGKz8xjYX
+nL6KdJj2+pgG2THBid7J5z203U0zOSonBXo04z2FfA17gkjFj+sXQn3b1jvwiGZH
+ORIJDKMApdsHPERf7Uhf/yDdhYykgfb0QdApNHh9NJ4YOKT9YXx6q/nsB/sdBhyS
+1hqdrHpwRw0bSwQAifA+vOQOcXzBMNPADSv7GJb95FjsI4elOqvxlvCLZMKRaN/x
+Safm9xYDqKpVE1zYtmiZtmK5y2XRr9UhxG1GXIxdk+kPcF9uotEbz04h8G7eOlFr
+NXuq8JnUaGaawEofVkTcSyyxmy5p4+kelmJfFxER3H7xcrrrQVYygtJiMwdjk6sC
+LQAqVpYGvhqgj+kvMiIP2nLf0ItOvhuMwwWT0Yc695vQjOyaBM2aAcVXR7kWh8HN
+5ynLpjfknxL9sAK6xKPwpK/iwzEdtp1DYTSHw1EzQzTSXhltMlI/KQISNoXqZo9A
+Hf8CLf8ABipQOeYGcwEj2AjiquLCnZsqZ9QON/rD6eClxjgXd7hiBzLq+zswEpjw
+psiA+jH3F9dZgGInDuyPViiXgYHcz4/nuoATiMUIMLOa065qbZnollhWsZmCM7A7
+GPM4vbGfMNYl4hlwD4cTdVRqsqzeqvijQFVWZUlzxGjyyyW5vRNBkvxnPJGlGHBg
+nL2Vw+3W102/D9cB8p/uf1OZcFsG3RZZtT9+nkAu9A4owrnYra8RXxdXGmdxAN/U
+EkXN/Uovvjt83rVdENFw12/5TC1hpcNiNAaXLuYYBUmwehIHEpSRnSIi4Pu/4DEj
+FIFVP0Ct7MyGpUm7dnYR9nR9QMyObqZHd0hsGWSrpeNMZJS3Gpxh81zDKDHT69DO
+69JkQHjKWY94xBuVSmEU5nBMlv+Smt9j0T7W+RTJo0L/aM1TqX2O24e1MWm3/w0q
+7JLI9qyiUBhAKIG+xedk0U8rxCxcHRoosGc3SE0sFsWh54tT9U5PCaDjRg+WTAkL
+PwwiELzrVq79NbIHm7AeaveWGCP+BfvLaHjOwNgVHkj5vgkIhM4DIGTyaNEsqnKV
+CLUAt0+705mchi9XTuxR3yuwgMErVPXCYBNiIS0ldT3Qq6hwdqh3kj5wa9zgeuDD
+x8+QdaZ7QG2pg26e+E4p0N3ayziuoL42ftFS91F51G5lWbUlRNl8NKLJk+5vanW5
+80ZCvOW5GheiL67fXVjAUumFHRX9oEGN7reTxvV3BdZgoWsivvjD5z6uCv2+A51R
+2oEgCWpwIBPo4CR3ZdmPKlIXaDqvFuTGN32WJkT+NT4FbHc5RT8NHFfhsaS7H4eW
+Mn2ZFRwJ07WUgxt7LrAZgP0JGUFQTsq1k6GUTMHETbXhNXtQy3JNcETGTcJhkj1Z
+JnbQ36Bp98pFn1haidcq5S+9QmHrgWIVdFqHGdWLPtXY+JB9Ctc0AZfEj7n/TSAY
+dlRMSG2y0U4ASOLIFnxm8tMs74WWLsraptaGxgyWwoYsdYtedCWqn5D5ZeDc0o3S
+SJBt9OzADIu1G40f70ETwISD3NTF3RtCbnLwmKgCNz+qFE8XydBjxSrBIXwkhemH
+krihypFJTlsR+qtXHAMDTUDKopvynbWakxgZ3HjI9tTgRYzZcPMrbopILQ5EwZVI
+46/kSZ/RntmBQPOq9Q3kedrm5vwRHAD2s7u42lD0exqWYVG2cShZrYJ5UH7mDlSF
+kA8oGZV8tj52ISQ+OrVGu7czMMcILkq2ngotQ4Og48/I1PGD3T8s+BB+0ZpVMO9T
+dzZqcdRnB62e6VfcvCtnJtarmbFqebkRVS5xFp6R+M/pIgp3ZlyG45NJcWeXxTHc
+i4fu5s7SujPJydMyYt/ie5ErOv9kbHGkITzjjTQfBfCt/ThJZvk2nPMKNlP5QQ8V
+wwwzQaEWUauHDmZmtMvRaFjF7lWrEjZ3dV5r0de+Lk0zAwTOARDUJq1Q59OR+yRe
+6UCaMSQqVpT3ygk2eHmK+LGVWOqLjBE+/sy7q03m3DjA78RUB8NfDTkRVsEnGrDZ
++an8rh+BL/zy3kUCTqtfo2ysoDp6D0mKLUH7G760VUO/tTkVMiQcjL6hkY4mlUZb
+MWhdZEjJZqdvWc/xB2B5Pnl+yJZO7jNoH/x3xvcGwzfeeyroIMyZ+2KC2x1fSZ43
+TiVG0wTCB3FU/RijYoJZvhz7tHPQxzXaaF2GvkRidpaf1hL/YT+khft9ZP5nDZFt
+y5wBXiEY9hKWYbiomiKNER0bDGJWAKYxKv7Xyu6Fk9fkTizQbKdmp9KaG+Ag0DCJ
+NMTZkuG9caqmPRJavMvlWbSGuOvH6Ioh/u/BXbye9ON7AtPd+ml41HlLgpQyJ4Mx
+WTkLIqxL/b+OBVs6qWER1o92AXanXiGtdlpsEMAHG55DRy30uX9I61Y8+P7gEtoc
+2cTphMNc8yBhEdMZmaYslxptGxRBARfMxI9wB7/QUP77erny2ifWrgvwykpJtiSo
+LPcWWvrxrSEN49QJUJhXE5AiHmBEMwKEQU6RHDpKpIdKv+pL3gvx6OTAzjFIw7Ni
+nqxuGXVwQoQUIL6LVcvWiNqI3TYmZSDLNeEgpbFimeRglFvlRZDTuj7Q3ZM89m0E
+juSIT/nyjhLgsNmK9QARrxgXB0hU0CIL4v2irXnEgzT27iyc5y4I8W2lnDGbeySD
+GRJHK/5PVwmQTcBuUG+sF9siX+7Tanj1HeR0bSyOMXveYzeYqEnYaLWchRa0UucF
+ryIonpkmkH8cV1B3NuFXLxnwOrCCgWZFJ8ngbUNHqf1aXrcDNUg/mSKW3WfMPeGE
+P+jxqjheEXnziFu+cc0W9DGm1lW4Dj+hGYsGlRg6H9QafUYJv8vJp80xD4dTgnCf
+NEfwEndwVHBcx74WRWScF/tQ6HpLfqrjZvksSE84ZA0DFT1H7rVd/7AziujSJnrW
+Lb+DNyBTQD2jWR8giBYk2me/xDWHIyt7/OApxn7VBtiYuBAcXmyOCDMfyv4s6yVW
+8O0u+RTcbcfI8ZDyLB+9Y/8PBsvIkdHB1JhqIZvEziOAIBSZXv7GqsswgJUnQ7UI
+KOBzP0q0DBhz2ckO/L4QuHJrifgHinhda7y83PD0obTcR1evgFtk57pn92gKcKuZ
+RzmBeoyMKoe6T+YTLjF1v7QDKBV9qmzK7hg7VVlRlyN9xEqWaPkwy5738PKOOkQq
+I0HgnA4RXHNkD1pYLnMqlyYO3tHaWq/gxP3FmVnaOoPqWSfawIyLCqykaoWotVQs
+Ua/Jq/WB1/4TlF40gZzEFZ87YcYELgVwDmda04rMV8Sb20MdJw3fKGcm2yZXcv5B
+bBAoBO34lTSLyH9emcy+80gkMf54khDkNGx2pyyPQPQjX0ymofYhMKVcg177oPFg
+MPIaHtzrKAs0muylsXiZZhtIKwQB8O1NKGNiFOHvi2ghHBlB9Y1d6Ell2mxnvGYi
+OzqlfvEpBddUKNvSta/w72eIf4YSVjNUtvVbTCPFqJHeNSLqrb6ugSeourss8ID1
+6Mh+P9MWwfej9VlrXltAmP51/1jRdRbE0UwbQAwP1AVpxVlgohcLwG6GtmtotUUV
+8093nsAO8ahqylJAKKelwNBL8hESByLNCKBG53OFTks2zVL+ry58MzsShy6FokzV
+5o64Gx+1OVM7b+7S6Dia1Fo4q2epdA61pZmJFMtIUCgno1hLOfTZql/g9Uf/joMO
+wPQxmSpb0L8NULTpcOi8+Ibog07FPIhaltP8XJviHW0XMi3pNjZHYpQyflLV2Nqs
+ttgQOCpzrnnL+LQFP3dG7vfy/F0AGDxHk4Unf32YXt7HWGvGDXxU3oYPT1gax87d
+Xi1zPUi6MHoFzd7tFoXksJU3qIuauAHrxD1Y4mpBS0wEOah3yFbu5vtt1YoayoAj
+yK16qrBruPalG3Ry/u/X3ERb3I4oP5geMzaMrjppfB4OahlW9aVDZxef+jpxB+n6
+yZry2WEnKgqDZfMnRBhiE+fvtjUT7lsNrVBRR7qmwuu6U+NLDnPWR7ztJdy87w6j
+tvKiHhnQ+oZvwFg5aFfm1i6WkSbrw+fGJv4ILyB3CJ5mV3+dS2GHsfdvTrrUDBEI
+2R29pxHnd/vr1gkoVYFmWCE+NS0T+wM0eQAmVOEdbTOwoGxKhFInhBRKQOqrbVc5
+mg2kJ9vvSkFFM6lQL+X1L5He3K/OP/rkNDHw7otlz78ZqmaTt5nAJLqJzW7WnRSo
+5MD6utaQTpLQlmB1HWYn7++7fpwBAFwQRndRzmQDueVoRdmNQyQn2mboE5TIieZw
+er07LVlh9Y8vifK2mh0hbuq4Nt0cczRokCvcQSJny/4yMkTpk5HGAWhgKYO4E29w
+pyxcy6TRj1n2C1GubI5Qw34K22joN+l+bZU5Q+KSqaE3LV7juOmBoVoU+PRp+VIr
+vvv72MUySWKKN+kWf2mJjM0/cElFj7eRG+D0UKNn74RdJEA8tUkKYcFlsvSTxpeW
+S46acz3M3JC6NOMjL5gxRbWzeMeUAb6tE8G3dSYWqnllbzgrJkC+e7VpmOoibpJ8
+3crKmbz3bDa8rJEE9iJMBAjPmhpsvNV+xAiX+vPmd8opz+jIRtbHZ5OKHZsiBRLO
+lWZW4T8UlfKF4PEcoeNV6mx0IyNubdjuul2wH6ab0uUb9deXf1PuCWC3uz1hh95n
+mF/SChtUjAN8KlRfzvoCsBenBftmvNpPtsxXc+lj8wnZ49+ONoPbcge+IznyjEyK
+bMqcna64EiEEQ657PTVXuYj9Ygo9deyb93sxlxQiYSYY1ylCdCGAM/CF16XrcfRX
+bpypspXYLAthSMNSUbnc+cdHPRmc2aj10/c7bV74q9WihtnXqxu1Aln9mj8lqbZz
+`pragma protect end_protected
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_eth_crc_pad_rem/mentor/altera_eth_crc_rem.v b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_eth_crc_pad_rem/mentor/altera_eth_crc_rem.v
new file mode 100644
index 0000000000..e1b349d732
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_eth_crc_pad_rem/mentor/altera_eth_crc_rem.v
@@ -0,0 +1,252 @@
+// Copyright (C) Altera Corporation. All rights reserved.
+// This simulation model contains highly confidential and
+// proprietary information of Altera and is being provided
+// in accordance with and subject to the protections of the
+// applicable Altera Program License Subscription Agreement
+// which governs its use and disclosure. Your use of Altera
+// Corporation's design tools, logic functions and other
+// software and tools, and its AMPP partner logic functions,
+// and any output files any of the foregoing (including device
+// programming or simulation files), and any associated
+// documentation or information are expressly subject to the
+// terms and conditions of the Altera Program License Subscription
+// Agreement, Altera MegaCore Function License Agreement, or other
+// applicable license agreement, including, without limitation,
+// that your use is for the sole purpose of simulating designs
+// for use exclusively in logic devices manufactured by Altera and sold
+// by Altera or its authorized distributors. Please refer to the
+// applicable agreement for further details. Altera products and
+// services are protected under numerous U.S. and foreign patents,
+// maskwork rights, copyrights and other intellectual property laws.
+// Altera assumes no responsibility or liability arising out of the
+// application or use of this simulation model.
+// ACDS 11.1sp2 linux32 Build 259 01/26/2012
+// encrypted_file_type : mentor_tagged
+`pragma protect begin_protected
+`pragma protect version = 1
+`pragma protect encrypt_agent = "Model Technology", encrypt_agent_info = "6.6c"
+`pragma protect author = "Altera"
+`pragma protect data_method = "aes128-cbc"
+`pragma protect key_keyowner = "MTI" , key_keyname = "MGC-DVT-MTI" , key_method = "rsa"
+`pragma protect key_block encoding = (enctype = "base64", line_length = 64, bytes = 128)
+SJrKXoQ0fg5HyKAIido5PZ/YTq451ayTLoO6A8OEbfRpkaI6a36j4/Gaj78j84cl
+/W5La5c/OSkI8Tha3rOUvSy6z+rO59EDi2OVKgF3+j2WirvwHeGalf6uW3TAa3QL
+YWBNgtRn1f2yN8AyLnVSu4dSLqB4HOSFppx7bPsteHA=
+`pragma protect data_block encoding = (enctype = "base64", line_length = 64, bytes = 10352)
+Bfxev1kSCy2eI8JJJNNC68B8RRfkzx8Ioa6ILtvIKSMpxvIF4YpKcBTucXvHAAGG
+ZVnZPgzaH6jaAujAYV1LZYDLwHYX/Np+jNSo8FGOmgfTCreed8V88wDMmZKABJgL
+phxwl0T2BHNbmEIbSLxhPO+mS5wmmEajLelhQJwZuKjGzgzWPBmwnSC/pE4uTD9s
+13bpXRY5SFLlNSDI2mLkukzIdUmjqJkEN1xcauDGBJcczEK8thUiVMy5QLdEEihF
+l1gPdl4x12Hq6n7lDDNk6Vl6ydBVTk6CsYRkSmB94qVrlCniqSF5h4uaTSJPxMTc
+1F0b0xT2ivn8+mtN1XFofni3GLq8GcYt48fdMHVgCJ5dz5BbPHkM1UcHG89s7LXd
+yPmtSVpBzFzMU8BhMsJWAcgLSP82A7XxJaSYKeonAZaJ/D8HW72I7pvdEFi8HVfG
+OQiVLXq4U4M/Y7LKbAGyo5wawXmYSqTg8QnO6dw2/9uXFUwr6phrOFg8OdaAJdhp
+dmDqEEZP8icjxFp5WSITJtZcpODTHpzLm7jgfpjyzb0Trs+QBzj2rYVwGAO3YCKH
+YrKNan6hEdJK0urkzK7nWvrPpGZsZMxqJhwf6IfA+N9BYFsZ+Q2tCQkKaUdpIXJM
+OBYw6kdCwVG5xWXdkM/BbQc/OCJn00Xhb7QvaOaDPQNesekvlTkdoVFOYiS85Z5+
+gzXKjjEbH5XUxXZM0Rw3B6+AYJtlS6eizPDdZNVsueoxTbrEm/zpZlhVJG4UTAxI
+pOBVRjRKDu8AUSugPtfoeHzr/IXFT3GBtsQ4CtwVncaA4EeCr34/IefFlzovlEtw
+WLpgAl2GoT0kFnZvDlsjWD7+dE+6YKKn74k1I0rzJxtATi/+CwIj8l3Lf10sLooJ
+l5unXEi5WebDV51LBcQ/a9X+Fyx5YqhnLWicVaVtIiLgz8nZrUSXYSYTz5bfWPWq
+0vVD/WloJuh9FR/3DT7Q0F/dE5otLjXoPA2P5X7LOYrx1oseTmEcTFeiUoUOhRFf
+aldGRA37U1cORlSklPVBhZCQsy9YKFiPXkPvUI98aVvFPNryvr+cDgClqFGZDLYf
+aMXKGNidkmp+D6Nv3VZDYhbyLqJ0thlEALLZClTpNMdgkJWPHQZgfEOsI22ORT6U
+qRNOnFUwbBur5BQMZrHf7ZC3MVn3jiBdMbDlYsqSC7F3im+PAab+bu3VJ+7+Zad2
+1MDd5l4OrdMMtk7xH4Z9qpvlEmxdeMBh9kML8+2v8YOhotBcWS7E7hbLkGOA8bps
+5vkQSIJvz9qurx/CcrSe9cmLbAgkdisuI44BQHQzpuWf1mmozVe6nAfzy1zxkJEe
+MPT0BPVg0wdvlu1ouIOVr7Bhih27kcQg/55/DbMH2gXaNyGMW8ZBfmNXnBh4gd/0
+9GbAwjOu+OT9t6QYD6R0JaesClHKpt3aVL2uxjsqqeDL2SaVxyYJ3cGajaL0f7nX
+9ESmlfHQYHNFV71+pv99AgXSHv/7viIG40QbVHSFdUgg6ytAEGalny8OwyxZQAp+
+oRudkTr2NiMAOIYT/nfpI0vYRgnN9q0KiOLUl3AlG2l4U82FhANo2VTO16Kt6YLq
+Hi3DvqxCWeDk0yjdXveg1QhP7KC9P26CxQG7pgjE73DDU+6FNiTOyNFav5vY3ky+
+er9xqmXGp8FFwFIf5tib/mkFxFbNanN6S2tq51HvBNt8AfTqxKG5qdnHfLA11wNU
+9xAC+K82CXaBdgMhd24HJwk6L6EIrSSrw8sYWqaDfUjUdFH8QPv/Ovxu5+lgem2C
+E21Tfmq7bap7sgiAG/wY15Yy2S3Jqa+6Y4rqKMes45ivlUlCJkdfA1aPORlfMHTT
+WnC3ATSUW3osYLBi6pAZPyE4oqijntDflszH0VlNC7J9gDXYi2xWVoU4vi/j+92F
+DDL5q6w4pe4Ji+2C++daixY0JrvWxJc5OOz11U6f/pZY4pqd1lBHMvNMN+c/dWpE
+vI4JD6K4hYvN/RjLCkeL32xpzDEpKIpd1/y8Et9Ba39uaeHnu1SITbxKjimbBHUD
+LaeJlA+T+GKqpJ77I7rjf+qbCmdk+NBY2pV0LtTyhIuy5X06HSYmFCEIOW9oJfyG
+IjF5EhK/q5GmfTMA8YwFQKpSe+uykyYWgzpSEZpFBHuq5mKkvEgKZrWYw8deyF0g
+8UNhbtL05rNHzx/9ON7i44eEXj/2iP7QuVEef8m4hqfcBpUcX3o7B459l73H6Zsl
+qL1x56/9t3CNLo2rKSnCIkWV5eKj4TezUI/RNKkqH1EwA6hLklszf6Zu1/DmL4po
+JA24D8jR77U5cjYUnd7xagrRWNUYZB/nF0srtfuM7FvpN2FYdTis8PKWGvfsHfWL
+NZ/ULVcUdfg5kDUvspPsfJzpTO2UkXhexrjqePNiyMnwzOxLgMA0BIg41+vYAsls
+Hxs93+RSw2fIJzPo80AGpuEKXNeX7neTRtH018Eo+xVdDt3tzyu8fI1V7JsABCow
+RPFbAzZsmdxHX5esR+Tgam4k8p6jqVUq4SRuw+gvNCKs0VlGC8sEtFwZjlYAOkX+
+SQU/QNI0jnIrfwNcIvx/VK02/umpI0RyDKkrPuyFOa8clylEk1z2DdeB2+DcARKQ
+E/O9Uoh6bu9tRQjOg8Jm6ZPpAwtAdCYQjA3Sluh8xk9hngY2luZLZbhRsbx8qUI1
+8sAdCtiWjpxETg+1awfAEWXBunb02vA1EwBgA0kbH74HNyfy1bIDBmDq7+KWSW96
+MWbT8o0FDQZUsTi8F2uzC6kousagDU4vLJgyZ04F5oN0SB9ZCcSnkfwxZbC8a9VQ
+erwHfAUVWJeh5EOx34q8JBeALcPT6Wn1yGuLxe9m6tkqXICOv4Tt/jhWy//x9JvW
+gRvfBjC/ExiTvKYGFh3ncjgNR6fQHuaMw2qcNTyw/BCOYRws+e6iawO3M94nxQrE
+Djp9kUnXaoaYI0OZZXJIkX3LtHIA84xHZY9jw+5lvkM1Ar9m+TbvMooMBIDCeFrM
+7bPrVbofaNPt47jJjlK+g20sXxfP3iYtbqCqgwfibDKhn1rXZc7nttVq1HGaXFFn
+6IYtliu+paIDcbuQHd4aOLuPngFlEjh43OSnap28sW6ynnaHz0TOUkMUuJIFi27G
+AYjvRtmk1Mct14Vu6KXqcAp8Dg3iJylZwub1Pp4K7J4IZvLBtSZIrcqBZailSon9
+SYppdem18fi8mCDIcQhUtsSbdaJc9nIhW+7qv0Du3l6W1CYdL9D6q9Q3DVnvFEHx
+WfbRTpFQDx3w5pAoTLDiP5DOHvQrN5O74gWJ9L4L15+RiV9ZWahvJ1Qafexw0Qig
+EFaxamCk0skF/H89Zfy4wp9pxGrmr61G7o9dHxytm3g+WWHj6LDxZc+bKnhCeh8l
+PwpjNhHAo1Q2KAllRvZOzJ/Wv1WHB8S78UWFFPLiXWVgbyomu0oKhDMqo0NRD4kK
+EA5fdM93gx3w/fYnu2fngDI9TgG9TJgDAgwcI15nvjFLE+QKqvTMm5bZg/SfKfHG
+R2BbaqmnwcVmb8BhBZV33f2piUSR6EenC5IaSfeLis/d4QET+SYhA2ZI3eONGJHa
+njpDLplLo59u+6MIkQm4r86UXRS/MvV6XpMOToAkWeGhjS1tlGWUYkaGyvXm1iDk
+IXwCnHYPgxG1cN/yb8Y1Ow6+Wiy5ujxLcRBJKFAPBUmLYJNO5oy3bvcCQxnnIebz
+DyjPRwUwGdUvMZdcxCjU6cokph8tLVCY9k7JymvNFdZfhmvfL9GiIO9o79JlHID9
+zHHgb75VYDJz8CHIEJHXF6HPZbILh+agQpe0SViRdC6byQDyQptrExbfjw61BNPS
+CssW85BhbluKhck1/HZicBaCe3dW+5TiFOEpZcS3y8YKrauxw9XMSW9HwueGBGI5
++bx46vB6SsiQBZ3LSJkcCuxjFT7aXFPhg1QI0Xa+yF92QXDU/V2XMh1QOI7kcSaj
+7d7Q6EJqZXuIYWZgTOKsMPFlGneNHkwyKYkRlhkC591FVIBbUtafCN56JYx98+C/
+xg2wHZAmhuzbQHeGAluRBafqruON5GfjFbeYChjIwmhSwooEKIPxHs9bJs3c1/Cc
+ZrZASwo7z9sksEckFQS3MTB4A1+8Gc2uIyACdbzwElKRKtVxlBCS4aX2HRo94M5Y
+um7G9qnrxI7rYJZiYlUOrx/2C9iFXsnITxkKQA00vyJi1Wt8BF8Me7pxoOfkr0pq
+tKvPrzYd4uZLboqnk2jzbTFHmJm1DouRcbbo65w5TJyB4Ia2BaAgEKVrljZzz7KI
+EmqTq2Fj3MEpTj7q17SNDyxMpQD2m2bmHL9bnH7HzuSD98502bFzVmGk8mosy8yW
+wvxQq9E2UUJ892MEMbIbRPnSmdTF5T7vWk+HVLn3XcDkuucH6nx64BvQEskZDvN6
+8ut93hhS0yrVYN9Nf50swSmDf2Klitpmq8ykKYU8sNSqJDjD+pfSeS5aC94hQvR8
+GMu8sbYeP2Bw0SDJDXnYySjlH39XLw8N/3xQrnZYImbo3UvRmJ5IPKwpIob3U6cC
+e0c7A9A/1WEAuhzjYSUuXkfzshM9enrYNwsSChrnbr9OExWco2L6QXe1dLdKRYDa
+Fe17Ee53cZ+B9d9WfpUUfWmFlmqxQbHPoeovPuqjfucpt99qZgtgBUs9EKTnOe2W
+aTJ7SHNy/pAbPsAqQUsy0QKHNlNeMZdTtZVCX1XAvVcKfNa8nd5MnJDAxSZVEzp8
+TgF2VaKuTTMX5fQdrQ2cclwAttAQ/V/jAF0sNwgCuRMgW4hTktjWJF0WR01XAFpu
+Qxc8KYecKACFipVgiyLWVkNOA2KkotD/1Tk0vX79Jn4j2SVZoxzu/pIfQ0zlQYrk
+u3do3EzwoUZvg70jWqN2U6p99U24/wYN7wldj14roDaPZ48Rrhdtl/7zBn56M7AZ
+ddx+1/BpyZgRb2F2r1fLobK9IMTVJk49p8MwaTHbBJBxt5Lo0svbd9uew/ZStMJ7
+RsQD7lJ+BhUxJXg2+oPACtec0FjrOiNgHxs63LgHkFbdkGcrrrf7DlsLkja5Zm2t
+MG45Rgm2YPpCXg7/xX01sJgWmeV8pSaGuPA2c38O+Q7ZLrWWbp1XBg/F+vCCIYXn
+ZeMj6mYRvhJhO5gDKU5/qVQ2HH+lvjaNy4X0LtyQct7MdqJD8VdzPZyuXesyVV7N
+8j6MCxVQ+e4j+qoPT4PzWXQKtG41IkzEGorAgkFEjPJ29iWwJJ4J8RE32eBwO5Yd
+vRAsHWj830irMSRDb0Q4OKRAFDe/OnLgO+efd1h6c/4YgEbB4aNRC0DFxzTa3zDH
+LqW/4n5NcBZjH6hclLPmNPvXwV2XPzb0pRwsjOF67eAdMN7qbC5uVwt8F1ZAfkkl
+YCPVq45rJJCZf514ZmQQDPcwGQv8Z7zJPmAkYLXAtgoflYoWmQiTCoLeJwfB0Q12
+CyQM7ntEGSjAEmg7Czltg1Uhnvfo6uew5dCvu5ykbUt9tArIFaWIZRX/kKB0p2c6
+HeyX6v8nbU5w0tJnCm+fCM/A4ZRmy3OsP0OALBk1eoKVViOzFXCP5Otsd2w8+81S
+H5ItJnswD3w/uGdVjyUW/8oDnvSD/KSBDL7XkflYZd+SwP6gaFytOTIVHYHK5Paa
+FL0suFY+xGmKe6hfUCNdu6C7vON7YeEj68DEkRo95k3Yo4QNc2ZTXLBZRAvh6+Ex
+xUtKXMYFCApJEAZ6E7F/hZ9iW4RxvWLOuODIWxgPaWcmT+f3i3FG5UagX026Vven
+Nk1ylcRTt+yiHdTATjWK3rZGY03andc6h0ApOyINsgEvcImLW7zxFshwYDYLt2G7
+sAJneEeoAWvBVY27/Utf7B9V6jFXeXwfnOrJcAdpG07RutXcmxjeU5UPKk3381bv
+QOnTg9KHP1HqcvB74f2DNj6gEntP+tIVm171UojNGAw5TdbIg7Zn7msY6HZJDQDf
+qkrHSEe4ihcJsM2oBHmk6gqV6CzRPYkCmBYC/TrM+/LTLDFcvWR9OHPkRtY2XTa+
+7w2D4FgiCr9U2WSDuN11dWg5BRUZnQh+rjVXrgGWRRYw13RfFfSpN/Og9VbCUG7O
+nPVSH91QCyYl0Gm9R4nOfZvrUZBeRX6ptse2w0EGYYEaPL0/kfNGWUQhfGTgB9hy
+G3AWS9Gn3WcIzR3jPDe99g/tZAy60ji6Pn0KNRvaBGQNemwAML9duqTtKWcEFBMc
+r7eMykZ7jbApnO5N2XUYsmnhjHAYWnt7O++ZFiuynFbZZDSgOiCqYQh0wX+2JTek
+MVxcaiYJYyynxGlq2AzjRLLAZ0f9Ac9+Nt6Oel4OAGokd5XpJ9nD1/dikh4F8dYZ
+gNTg1A3Tn6Skgyjn+dOS9fiQ+glES7OWWEa5FPZfl5ZRtQ63IC/vsrAhtwwh++1M
+DnfiOEpXjIM2CVofM2yiIEkAGvSeGamvl3yrQoNRNPxKD/zTiYLAx9Da/uWlVNSS
+IMALktfjkqQqiSKxIlQWG54LAB4Y5GRa2jcUvaB4zUte0uFeuEl5SUn8sWH9vDiw
+77ksL1CeG2AAiyphW16EcmzVpwzwW86OioqNTt8d82gNkN9j+t410aiDiiQE5WJh
+94ad5rJCm+vpA9fuOG+s/qBhJwpMGU0kxX6vQPnceuV+i23DTh7FPkEd1sR+q0Ju
+4G9kZXT1PFgkiKflgYCF/DCEw9DedUfm0ZRcq/uF0mt8+6O0+iOVViDRsAwNxoor
+vkO5WllWSlQLESVYAmhhdq9eKC1NKrfynDFREU71nPjmC0olE8uI2x+ze6Judrf/
+H+mN1Y1oguVU2mCTdhkf5ukAMcuvwo42eNxg8Wy1Z1PRdWkzHzJrGPXdCEcjxuul
+w5S8+nrGD9ck54TGpgRwAeSQuatZx+XH/xr8ECtRYkJoUGMayrryIBud760EucDj
+yuuSSiUuvyqRWh7oDGbZMzTVWy2+pfpV3g2yN8EDiU5w+sHxhOj0xn/i14cwtSiF
+AvFjAjDTx5Zv9rsHksUfOht0VoMwNaQNSfju/qj2/LNpC7HrFWVI7GWkyMfO3rRO
+/8npnn7uV/teMUTv3wJL+nYxfSY493hJy8MvWPuUEjC+uF/+gcjmGN+LYnpWh1Mo
+9pSgla18zrzc3y/4BpMFJVEJIoNRlRIiwgC6TIYrDMmaX3lR5O73/TRDtfwKSpc1
+nZFVBYcgwLW7yPX28yLAQaF56daMgLjgMuMYxZEVSjVYWJcbtaYbGrjUa3qqL2ch
+KkNgPl06z7nez9LLTX5Z5vQhVb9r8oeORrjGkwUA1WacjNHDip98zj3p9fRjRWLl
+r4oxdAlycBmkevafMKCRWj1JHKc+1rJT819CyMS7w0f/OIuOttUAyDG4p+bPK+nm
+2wkfrorwJXc7tIOYxhH3GTBttVDgm+T2Edx2QvR+HPfIZrAoj3UpyujCwUjEuD/2
+GOv5jQJpTq+F5jGVGhEXShQVjK96sxdL2TEvuSO3xALm/QJU43/C5XxMKv7+sgvx
+G5PnsTx+YVEkVmVCpXhso3+3L/1ZbAwZb65ZzFlRhoBQDyIo67b4TWcHkvC1m/Lp
+BPRo30ViwfPN8eLjVAwuhkBX3G2iWNzO3ftSHuoISALllZ/LbfN0Sa26+D03SpZI
+Fwg4VKygnNjyySSbbeUMWw16ecp2nJhea21UOY+K2Q8krj6vBH49Ua/dFeBBHjFh
+qWRN3ttwAtZwyPqPe2dtdFHlE8M0x0kkvFDu6WbftJB539rkArf8fGJVSBpfOzkh
+Eg2kCAo1F2Hu+x/rM+fa5l7bbzzcxgtrzWoU162lkPKegVuSxrRoC/ls+Jisnhif
+gs7TTwDWJFm1fVjCqs6bFR3rEStjb91iL5k9DI3bHz645GmxACwITgQqUXMuugrW
+QfA/RpQTJNLs9gi6WqSE1voKOyPPLm1wFmANZ9M5a2ly4ubQyjIe8eQ/ooyjg9FE
+RS0hMW9No12aTfKfZ3enk7SDEB76uuf9N0AAlhTu1sj7ffNpPJ3i7T58JDMSsihr
+mYhP69mmGfTRZSJuDnAKnzBsa3lmdQ8q/+zyafWJo2hHy5dlveYSS0SOPtUPpVJ3
+ICLI65u5jTpU7M1Cufi7R4DXsj1mD+baHJhnR2JKuMB85IgPPEztyQ8SckmWUObS
+gCsEkoFnjcLMFzQq2bOy6pwMy839WE05/D0x10s26MGfoQzRHpLu4r85zQ3XeY0I
+o7n6hjtKjGcJsMfjIQUqAdJcGmcFTtSdSiYYqOTfVuJMuZDHyp5N6KPc9LV4MftJ
+ZkHub7qZ3bAPKDYhd4jnNqam9guFnyPxBiXlOl9D9UAdoo7EbhPtWu/teW8YB8El
+wj9GDjPpRf0NEp+YaOMJky22caOVEUSjiFvxjtGqvbdAcxIzA+5DhIU5O8RuXU4V
+iVWkPdjg1EVXGozqQASsbe2x8VnUka6NuNzC0NSq6H0Cv/kvIOP0BhVRTcAj2nUs
+aXL4EgHJP+l9gIskSz5tw/6G62zDZvvTgzPz/Xt3ILELfTyu4cclApwL0FUDJjv3
+9cxicodX4r9xmmzadzKWGnttQAmsLyjq9YBaGMyKE9zuRiNIhy7CDmqxTLdKUIuP
+PFWYYtCP1T2J6S6VcyOWsYjRLOn9trIefLJURa9kfWVJxdEfc8hK7c4KXFIqXf7m
+8j6yCLhQ50GOyfa0QdmCKxIiLXlAB1Ucbx7Vgtq5UpDHH78RG5qJiG5m5vz//Lv2
+vWGTIwxaTqy34eGtVTsv29u8pSu6j25nkNsmU2hi5NUezxhImrF0Ci9dZ2zp2Omz
+kbwwV01OTORonLibJwE68n2jss19zJW9mw5bDJdLdle9GoP4+cWu9wVzFmwVPWVt
+5lzMdVIAhtjPBlJ1XT2uqaJDJ6yg2WBxKnMf/2sECABYWu0BiQfRjzFxcUNjgFo0
+Cf9gjtaJkVsmbdKw/STiZVM/KSes0NmuERmqwQJNan2eb1ferd3hlQ6cCH48U/OS
+L7LOZrzLrjAKir7wXJZ2LjGDaZlQQ/7hKbi15iRAWAZ2cD76bXvhuhurP4yw8YHe
+Jm2ddaBZq3z+urix0ORL7oV3cATyfFoY1Ctb19InItNcCfmZaTLeljhyijPVZrIx
+tuTQ0VKkPBEDgWPkmPqra8/0CvOLhz+GybScbPOGJHs+xlc0wM7K6igj3phTuyKK
+aiqmaFptLLpIVhSfMlqlSjbNyG6y/pGfNQKzwuqZD7v8PfK8RAtOdWV/D4XmAzCK
+D3GezKpsmDMvwZvWEU8CoebKXntHGT4qoT2wyJTMcyq5OSof0+30hb0nxJyHLvB/
+e5ixs7NFK3sgruy1Aw7g2cGZT6JljcIwR5nQWnue5w81+3cysrm8uvFEkWHW1LEb
+hN7JxPPIoOTrZzwEHi/8ghGeJ4u19izM1rFtfE9igQFk1j7odP58QvmWV+f31PQL
+O3oPTTVGclcAlVGlrp8/jIHbusGuOHGJwQPemr2ucmmMqSytiDsOgXLACXTxzQYT
+u0DAFhrolbg+VE5uzopRN0ddOhIkvDNuCtxihLfTRtfavRXc4BwjoJPzmS3E1CYf
+Kdu337QGVa1aY9CjAS5faprV7FOkUY0OgJi7qNysD8d77Yk67QTA0f0rDB5IMjHO
+XSCjsh02bNFoYFkWEQYPkjMGcWnqLNDBUYr8cD3VMOeh4PwCPk+OX8yjIW86CaQ0
+HDBak1Sy62gC2PkwKQzjq4VFcLsRJSZPGFKjTRgEeRY6Bpg0PkO7xnE0qMrqmzEc
+WSaryltf30JiFIERoTayOnu6oX+YjjTStoX+71PudO+Zuvw2OM4N+cRaKruYS2A6
+j12vqnmxQSmtQN8do8q+69FPcO6qQh8rPy7pTq/XLU8HHftjyAI9nUtxeOgcdbiy
+LCau62sYpY9VEXhFAleYpouAiZcdTIMHTfkG3rkAnz8vMT9w0+4CuZRwrekhgU8W
+ZCcdPebat9oXS3FUEZYJdtbhbH2hYnSlVNrM70HsYKPKak3eMrvVj4J6VC+S4JRG
+PkvNkILBUijrCJrZ/Ddi1sTzE8dJZfu93yAvLzwgFKV9SVvPmTxlJpGr8QPBZRXr
+0KNxopBoJ+PY7fBwR4UgDxdonCKbiMeGlZ0bCDbnhJ91LvtwxNSNSc6otDFvwYuu
+VntjslvRcvEekU5fQCwMjMyTgMjVt9VzjgRo+sB6/UiLC3F8Qnr8yfvkSIskZi01
+dww7fpL10dNNI6WgSWgOI8ACEDL7ZrZnZJXATbqrRNFIUtnnA9mS2GGuwTMZHudm
+cNAL9Cs0cHCQ2R3qAEvhVhu8iBXv/Xmfx3jyxuvnnObW6/XvuUlE8Vd8JImlQ6/J
+wNPWm6gyAEjkekA38QBnbNDAo4HyI8WtMivco8qkJTtMhhQ3HNYpGqyglMxzeIXV
+RpIqso3Pcu8RT789C54UVZpp5qTm/60w6QcYZob8EYATFjD0L3y25BvEYEJaGvoj
+Kb9UugVF7ZmAkzGOBxraB/q7jeiVi1TilCEF3gs8QJetwJEwmGmdaAoYXc8ja0xx
+r8y8RANG6PDBEnJE7qu1s5vT3RXp19X3MFqVn+lKTiJvaRaoPjLRqcbKJ1CRIzrU
+VsaS3KgN2vQ5uJMZaIIPsBig6nzi4Pv7Hklk5M2JpBHdObCS6qBBFAVOv/PW9tnL
+xcdAzuTvZEl+r3e/pewOIWgTlwpVZusRQESOXw9J+Ia8TTlpoNESm36vfa98ZRw2
+N+IBcXJu1OH9W0wLWwdZ40lbsigTvBLBumnqeNrDgTsg4Avn94RDpdKWUAXcPSXB
+EPM+0QH+DYMJh8whvPKSsFliA+AZ74kjBip2GN89emWg6dsD0TwMWBHtYLHnDIIg
+6i0r+FEMvlQtdfnswULAYjsJ/IGobi9mzas7c7GKzYwvx0OrJejsG3uaHZduTxHq
+Jc4sBzb29/H23cedimsQtd6Zuwd8z/h+XzgBDb0fuaNf6+Xw5AEhoDB2bVbBmlS0
+w5IJ+A5JAIjjJJ1JBrSugqP8HRktjo7vkw1+cRlmj6qTsmcl9Q4xm6tfBJh4aUC4
+ju24Gq8UQxhc2quM5sFCtrlokQjOAgsFzt+E716vlvohhP42pdKjH8xSOmRQG22h
+DH4rChnBKUa2RkRaWgoj9TRGc0wnLUXWZrjMiRtAe63WVQCr2CZTHNPP44i5Y9as
+9jqdXc3pZgkRgdcSs1fVqfk+F3gREHYHDjirpMEBcARyTiAxxUcRgyOmZIhyueiw
+QQht4LlGnDpyP0P1HJawEGy8Y+0JzppPlmkDNITjziJhWQwXK/T8E/udh+f2GLnF
+NxFfd04BCoonvntL/KTO5UYKZX+BBixzBCCM4uQaYLeXttTBUUAnZ8o1u0Jguqjd
+dLYDu9vFSsbR3ebUgdUlXsILg3E459i0M2qBFEHOXdO5E9zt69qgsScvK2pzmQf2
+lDrvXQEJeKtxCS/jomKQdqLPb9EUZ5OVqcdCbktlZsqJE6V1Af/bM2TCuuOcbGAJ
+guacKNvKYMF4c82JcnHzjv0oGShlQwoOdmaCThXxNE6UlYUx7YSXFG17P2JiJK+y
+l24gUsWxni12a6o1HfSwd27+RzDiiKlt/q1DNu+OjJOrj5nWnvU3OvTNG5htIMva
+/f6bJbZuy+of/51YswqCVkF9svjSb5PvJ2WObekTgMj8AYDMvlmltPjF+53Piu/I
+3vHHqv1q/vGmm5y3PmoBDDmfqTK9RR0yh2qAVZ+D03c1D5SU3attMAcLSivzbMvv
+oXzmNakYaJ4LpatCvYAEQXj/+TaMGlKC54IRHPGx7LqhPwjJEHb8F/ASb1GUyvwy
+8OgJGs9N0RVDzvOLn0zEiaYUDZumjpSjVE79gRLHkNtYdAlZMvEadXA/9v+n52Q6
+pv1CD5goHBoa3+5gPCOVJ4hwZM18ouIDDKcBc3jM1qzV/e0rB5EejeBXACH2SiMZ
+WM+b96aBCwqVql7Lfne1cBeBW2uluJ4ZSQ9Uq4JyXV1l6e7IMytslJrzAQQGUOqs
+BWEjqpzifDI3IXmFc+/YXXsn37nMcgAFUwsUibOuDD6ku8ufZaUdloSM/IfhsikY
+4uh3TOW6Sg3fanwXBqtKy/l/1MGWNoF0wUH2iTGxb/gHty1oQK51yqPgvLNnkv2y
+WHT5vj+1GJODskUYa4Ruc9ogDc7UqI02Ik3JSFQvrnYfICN2HNA8CwzNzCrKkL1s
+oRCLDjEtmlpM+XqTMCip9WVP8WcsHuK6P7DsMKh/s7Mtd7ix3qziqyAWduPFisD7
+Yi+jHNH3uAyvj6MIYDdRlNNh5zsoW5/aFdRzXImaAPmkkey6+6OzqL2oBbkqrtDo
+KL4PFMPXfnDA2B7Hv8Ku4QWQwVfnKteUiA7FTheu/d581U5tf3Zz2x9NoPMv6b2M
+FNdALd49YMBOn1eVxELi1uCiOVmr5SZ5sq4rWZ+cbwbBM+m/+7pPJ8OW+IB+rTMp
+oqp0BnVHQjYcMYhK3Vf03Y3tFzyJAcfgxRSca5kTnxa6hYNv2wwkCvCubfkPw1BB
+fr56URHiwpkamsdydkbGfsSpcLRz615ViaTYtKS9Gq7ypGD2EugHCekmlF6ZsBgy
+66oY/ynQrwK7zphhS9NzUpo5TbtRboy8Mn3UHfhm/LbzR/r6EZRrWzoXztf1SUfd
+M/3qUhTezTdoZQSWY6ZYGxk8Qk0yjW68qIskh24CSMlwfZnp5h8HtpYDw2/tmkjC
+bhKD4JLCCebYYqoCE/iQZ+2ZkRAW6YxHtCFrjKg50aBD0oFpDDfDCwFsCsm4t/o/
+LXKfKwBorLNnRn1ZqYjzaohY64ADoRjwUJ5BOC2ZRoT8JWVoqEi6NIrYtc+D3wpd
+uQY6lvQJclvICyl9PQvN7+jlFaiQueAcbnj83cup6AndMogvhFKtiw8X52f7SZrg
+OB5JGoCxIwEQ3MyMcN4Yws+aoHUn8xNhSZMjPkSeJiHG63wCc/NwQD+XVE0Wd0wg
+Ki1bSTFjQo4/SOhbeDPdjMzpfpPdim3TU+K3RkV90uGMH+5ltv4XQBynAglyrB4F
++maMmBgEzhAWc1BZ5BjcIhlRui31kVU3uEjP5C6vroGaDA81SJZ/4inDosun/DnJ
+YFpeiuunhlD9WI8VK7yxzgpls3aOI/lF6pbWbI0p8Ubd3wPpFQRHHT3ijTRdAQEb
+iMVBMe9OPMhtAc3OVPi0d5qhAr6bzbz5Z29UY0j2lp+DP3CIswgU/mC+bbqMCyRW
+0hMM/HWVjx9kDYzH9A1me/Gw58QrEZr7xjXRiJGaydFonn8p5Ps67xBy0Py8JUBE
+7Hb0gYOlpYbJSS5mY+aU6vc6xRlVuoSdCF8NIhi40xf22fKvV8oiZSl9ZMU0biTl
+xzviu5o5VQ96mFYBXwtWZblmGs4a6i1ZzcQCSRjrmsTWS7BLUCixX6tfiCakIDNG
+YtK/iPnMFJIWNJbwN5+qV2/cymHodp16EnLyotnZ5dZSe4oCkuMubuLcZDIsQeez
+qaTYnxtdZ2/ZzyAILBkPtmYrL0AzjpNSZu8HZwBgI0p0TMbYMwaoHEDVpLvAl9Mz
+ydtfZLmRQHV8zCRtGt/0+U1flgb5/2IZSH3855hxEEqF1ONPoCCuvYFuhpLocKnX
+khw5tyQwN8KKGj3ijwAI25xgBi4fLpmT9lCYUWP9/pTcHI4YrW2/HsqnrVcBhR/E
+9HP5oh3iX2wqd/NtPN1m283RPV6XVgYUcif7R0YKzaRpN53B88R+mUYe3FZAEKnr
+I06xloi4TnoGWSKIkO+aKgtrYMRukf9tE4DXH1mDAqIidO/yGT1gQN7bnm5Pofk9
+V/iLAhQNbNxrnQ2mOSUoWxqGRHsquH4DcyMzS5QJiWM=
+`pragma protect end_protected
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_eth_crc_pad_rem/mentor/altera_packet_stripper.v b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_eth_crc_pad_rem/mentor/altera_packet_stripper.v
new file mode 100644
index 0000000000..db090dd721
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_eth_crc_pad_rem/mentor/altera_packet_stripper.v
@@ -0,0 +1,289 @@
+// Copyright (C) Altera Corporation. All rights reserved.
+// This simulation model contains highly confidential and
+// proprietary information of Altera and is being provided
+// in accordance with and subject to the protections of the
+// applicable Altera Program License Subscription Agreement
+// which governs its use and disclosure. Your use of Altera
+// Corporation's design tools, logic functions and other
+// software and tools, and its AMPP partner logic functions,
+// and any output files any of the foregoing (including device
+// programming or simulation files), and any associated
+// documentation or information are expressly subject to the
+// terms and conditions of the Altera Program License Subscription
+// Agreement, Altera MegaCore Function License Agreement, or other
+// applicable license agreement, including, without limitation,
+// that your use is for the sole purpose of simulating designs
+// for use exclusively in logic devices manufactured by Altera and sold
+// by Altera or its authorized distributors. Please refer to the
+// applicable agreement for further details. Altera products and
+// services are protected under numerous U.S. and foreign patents,
+// maskwork rights, copyrights and other intellectual property laws.
+// Altera assumes no responsibility or liability arising out of the
+// application or use of this simulation model.
+// ACDS 11.1sp2 linux32 Build 259 01/26/2012
+// encrypted_file_type : mentor_tagged
+`pragma protect begin_protected
+`pragma protect version = 1
+`pragma protect encrypt_agent = "Model Technology", encrypt_agent_info = "6.6c"
+`pragma protect author = "Altera"
+`pragma protect data_method = "aes128-cbc"
+`pragma protect key_keyowner = "MTI" , key_keyname = "MGC-DVT-MTI" , key_method = "rsa"
+`pragma protect key_block encoding = (enctype = "base64", line_length = 64, bytes = 128)
+svfQ1Nl0FCea1QNVx1LOajyWhH5IEm5J82j8I3EI6FtNFDKLDZaDvXc/fAeZagk9
+3UpXS4zwsH1XpuMnZzAdNFwLzPHYcglLh9Y/t+IK+bEEhzhXQZrYGFn43QKQclbB
+gxP3Q80qAJoQry6EChWRM2B3J7nyAfJH408KOlPPTng=
+`pragma protect data_block encoding = (enctype = "base64", line_length = 64, bytes = 12128)
+byjim1XUxnwAosSeb16Be0rDu5HMitqwY054pbTrsf8GlBIUY/NCis1XQylLXzh+
+ltejGXsIg0RwdTIIv1o/8YRVu8a5dH+LUYd3FBYMI81VGI0Z1Au1eV1TDt4PfLNV
+qR4Szdp4m3nNFnAzxkLe+9WoryUF/cZK6eBV8JCFLgk529ZUoXzynsLe5pEk0y6O
+q4BxO9G6IbRqTe8xU/+HawMmvXipKFGFukxl1oSXSPZ8HLn30Hy2EF+DhTjrB1LC
+uI0pZ/aiTU55EgYrax+sugAXfIU05jgq7BDxcdPXGJ6Bqi3U+LfQ/AUPzLyamu3A
+aHJvWu4HAFZAh8nxancRRRJ9xiJ06aharJmUbW6wlFGcHuyrqY7P0F+F3PqsUQrb
+tDIJeB4m9uyVmtVXak6N5bO+zmIdpQEo8OrozrblPjBA/EMxEZmMVgMf56zqt6qb
+m0b0Lgr9cPhlD1yM8647ptlCBGHpNwZVFzCSKiD3quhBr2+/nLdZ3siXRVTHo9zN
+CmoH3R7X9Rfe7p4sA1K71IyH7BqCpIflKqP0WJVS7/0QpAMQpGFaZfbKPQzVwHVm
+RRhiUfJsQ5vy4z481omlprsoJdAPKRmRzslVoRy9JTCCcfNL/N6BBonshOmCaSR4
+PENDWfv0dWJQso1MHCOSJ0/qGfINvMrsdHQd0GRE3WGLzyO/KB39rNj8PhjzxEiA
+29PuKvGXxX2ToZ59kYiKo9Z2id2bfJgH/zlO5CG8OXaMGnsJH5p4vlFq7mCZgIXM
+pMs5UEeZLU0/OHRzYEaLaiQNLZioqY73cOwGnmU9vBJ2hnSPxZrrjxWKbPt/cQaQ
+os6YB/A6LXzQfMNSufYpafkf4vHyf3AL1jFzPd9MWbjmKZ5OgF1PUUnfa3nrefI1
+3jnRlAp8FEOAp99pPmgQJnf4EJTmHalM0eaytjbHpFuRfNGqLPTiHc6zB70gNxiQ
+mYW6Eftwuutess+4ilH/Qh1sw62MA9yJfpRRgteVkUSWHIv/zvl8OJr6/JV9MK+9
+zHjscpR89F4sQEUxF+yZufud0t1W7cVNgRLeEfTRkmqznqO5o9svGuREKtklSZAA
+6ykQcwryGCabpQH35tSY84dhdmAdX89c2t/eUtOO6uiKVHDdKotHQOf1fajN0sWc
+geKfTjo7qFdqsZ85i+4EK6eBN0v6yGrYS9R5LJ3cBc81SXhDexZEjIriyXylGc9b
+NjXUV81gHzQcrJxFiTqkz6FjXcMLBHFT+fQVpl3OFnP8PJkOmUiMwLPuHENcj0kS
+uiaEExQkwO4evmtaiAU0Butx9Q7EA2/h1qgVDtW5nu49eddUC+QgH96H+TEzpruF
+rdhhbPNqNhN0UJ3VkG8kGlbwt8N6YFjJKuuix6v0Mtks+zryX8lmtoB4Q1HECwau
+pXh+sCRMLXygmkKxuUhXACx3z5tFuN/cn3iMG0ULamcNsKDqqZj30reFEKKCnMu9
+ylST0ZA0YfVxvVCqIsKvzZD8vuciHgDaN/CA6wYtUt5kTF9Gt6ej0XBvbrcAkWx7
+ujQ4jyRU05iFwjyH6JdzJu0y20+FbCytG+IFhZbR0HWp9kYYVr2s/gxkWp/RaNP1
+FwhChnWrC8w69VTszTs/zF9ZsNBnoILv5XtIeruo8zBzXu+RV4Dk/qu/0sel062y
+qKipl50PN3CPHKOH3R/toNw92wCVC49sr6z6T2TLb2sW2c/pn8l0MOCvXHEm1dpR
+KSl/G1mQir1bcGgJTS28f6fQDek0DYtWOQ1jUy1xJAmja6yB51OtmruQH0P/qfsK
+z+Q01uf0nMgvnISfPyTrL31ThiQP8OkDu3LA+MRpy9lMU7h9WkEgRPU/nxaTvSPU
+sfVlUGZqB6gwz5ZTZV/QuQXuSZ78u2tEgYqax4tdCM3VY3bcqmg/8GeWkjTzEKJj
+VIzDqFTh65VRGPAsc0XX4zfOarSrCyePdU4RD8z4iKAw0qsuD8yF8u5Vs7OCESfY
+9msipuzZVupsxIGi0QAx2rrkPAOYAny1yIqMskOIM+liti8P9+LNMD6ImPeEtTBH
+SoWx2iqZwG0vAHuuKi1VW5vj6qOv21I5gY5v1xHYnQWmGxO9ixDGqwlb/kjkGmGs
+L4Rup/2PMDodGeL7DluXLCSDiY7y9PmX9LqlUfT7RczkBoanNZvSOUFXo+CtM9ng
+5Z+as9zTKDxV1qkTIHUZFQ1I3ue5MaXVfCJZ0zwCXUvxc7kphnqYYy1NUvhPXjMg
+mB9TAlfBlbdgOQfFImZVvuDsB0OFjm6UsgowmuUbOQpW45YStTUVqjgUSjnnMS2A
+17P4rQwWJpqnqfgaG52cNAnR0w+wGN/Jk44N593v4dlW3kIkGuWOkjKEqxbsfcW+
+Q87ef9OLa5j/xAr4m9L3OXUcU4Glc/KLWoeiNpTR5/3GD8DTrH39FskPPA1/HqRL
+PsLju7UUjT1tjnV/1r6qcU7/UL+9tp4LyUHCLX4jXFlO9H80r9Adf+NwFcHDpQaC
+Fm4NEEhfdMnkwDAg4rghcmuwt+Wv0iNQp+MTL7Dp/IB+5NUXEOIoAgk8cwBmloJL
+KKuETqsgk9PZJkYi4WW2nPU4ZONK+UgNgrqKu18yAsFuBFWt7tj9TKyvBa9wHP5R
+dPiHos5wEXHF4at1Cfk6rAMJagv0Jo+v0G2B9WK0xgVNoCtMVFjmPfglkTuCStos
+6/Pgyumvx4aUB5Nh+sBjFSyr3YvoEzHRKMFzlzHfD4WXORKB+GpAwbppzGRIDXU5
+JDZ4hssPxvQ5Kzohzb6nxvLcfZ81AzgeYtPF1VxpRgvYA+mgs1V704wq5YLtd75l
+GGcdqazha9HO9jtaSUc0F6wsiVvJn0yFPctST8zWgmuUb9CZiaCWanOa1yjBFZhT
+OViCI+rMtICQmd5AOB+KfYKDYQKj/KH80IMpI1NbpXpAOE0M6IaMCiAM6xjrWZnb
+vM4n3Rsxvwn1qotg1O/YfeuzRgRJL/U6nd5xOyvpaq9na2H3jYq4wioEwUuwzr8f
+jT+XJQOxQJoQ9HUyZWlEdDCTr9Rn2uOdaz/ht8ALBMh2yoEX0cPLhX0WQA8AEeji
+QhvwsxI7xxpBMA7+ngxYR8S1TlNVm0u09Rzy9T6WE+ln+5w14K7ApA24/nBjbPDF
+Ujx0WTcHI+mj+K5llBgaLZv5jXoAF4gNF22VWnQOcPs7JZRTEeoj0Ds5O+boG+oj
+RSrGbvZyjrF5rtDeEL+8WMpGRrubfgDjYEE+ODDkqb+jEz9mBAmynmuA67vM41W8
+WEmmrOJvF85VZTFER5p8KyV/aD811CDBPr+UPuBox7CrzjufU8sFVr8vI6+rNpip
+DwWrBRz/6WUenxOnfyNgBACO2KzCezHCOeFM82Z849CahnVgRqJoHX8Cp4mlne8n
+f7FMitKR8MjMwf0lfJ24d3lbCrn/M0limJnydO/34iG5SianbfHO8zwkFv3kfSmj
+Zi9BNYaEY+d/fTqGRxEQsB9z7yAiZU3pUFVzeayRVvHcT5LtpQkptf1QiDGCKhyb
+7uXrGPNSN9xk+fY2EUHJ/Om46uFkkw4Poi9wPERnyCSnObp64guDUXa3J5fd1dMJ
+fVjgwOhYv0LU//Rg28Lef9cg2y4ysX3OiE0h1rTLnU3xiOijz47PGuLRssA5HA63
+ZTRWtlyfGAw+wiTjwX4Pg0uoouO98dRGbpw0ElITicDvKhw/AFHnXBXNKKFyAgBa
+aAelGca38k4CPutpOiAdNdIW5JEyrUtxODZwPo4kT18+UESP9OtkmmDZXTZz335E
+CYfACb6p8d61bfRZB6V8fIJvbLX2qCG/cUJrzr30Fz6EAAma8ff6+g6jIBHaoytd
+QIARjGDkFHq4GaKOi3HWK76xB5xwbzAmpNg/Jv/tFEQ/nYvS+fpu1uJfSHIuXqP1
+OGN74gjXlMzZ6v88PiRMVW3SS9TRlZ3QSrvqgF/86tneWO37vM79BUDObtjsayIb
+WsR4t5RtqjJwmefnbyVxm9zfaTAPz9NQva5T2oycgfk1yYosEXoLsKJf8SZ7+t18
+zrEQ8Hov3ceeo4gNMK9MQpNJIDLOhpV9SV0fPtcZNQIPjyD3NAXft/7l/7KUsBwf
+nzmzo5Z8fevcXRP16YTjHtNqeXRGOIe3eb+2UA7HK7eg2CluE8AIWrK6AhvuH8rL
+GlyCMMo/XT/iF0qzODl2N6ckAjWuf8A7qmLRxKa8p/LGfNGhC5whjO+r7q7heoeR
+1vd2z3SPJbRRS6+Rkb/I9xFdNMu944A8Xa3r6It+zEEwc/hA1sQ6SaGtUIG6H0Ba
+3wPng3wXflemaY32EP57VqI5CDwNp/dnZPuAT9zDNsenBfmfAaGqW7EO6+ymK2nh
+iSS/9MQ/bnZEwB+g02E9eW1DTfbVubihXe/JXSPUELQ2pm0CUZS6kNv5D2xGrSbX
+AQiH4T7DlmMsmNrIFbnoad7tCjm1d5q8TelGYOLyvG33J2w5QIotO4zoptaIBZe9
+ybA3+W/1vUlJiaIY8QEneu99VW5cT2bYm4SaJ35f64uL0KZlb6eE53PnJvBfNz3I
+FoAwOq++mlY4O7b5UlG8k0oVmuT0xUe3jYvg6elyNFuHmgC4/Th78mTe21K63Rb1
+PiUt5RNPa239N+OZ3Ow/a047vF9EcI/NlV4YbSbzTMNbznoNbEP5mNumsatG7VKF
+R1eg9GuYSu90bsMl5gYtKd6gvsH+/b6IwQnwG0RtDaGR7G+Sy4U1QcIu8vtQB8q9
+9m6en+GUtGW5XfseSNZeZXTQOxffpTC+m1cn9qoj0IMbXstey0/BfdHknqCi4Xq+
+B1CErOUrnT2CjEqyLO8v7bN6VI5LlCMd1HM3p/Bay9d4YioChBkQA5tzFkSLsVuI
+sn+oNRct3CRYW3Q4LT5YI3O43Uszx9stEZvWG8GlXIrOTVc6/If7tbmi9dMZbNLa
+6jB8MO3AeTgGc1oTuLGMjcupaQgldGQsVqUfajs3GG9YNxYVSgjnnBpyZDCNLtHC
+TKUUv2ihEmLC8Luv6gRKVQb5OMIl+VZbcfV9OYdSPCQNt9hTX0gyAm0uKbbuNTwG
+aONetJmi33OQjzOHn29sRwxgeyAxETDKLqpqYBzJMC9ccqFxQtmmVou53HNxYaYe
+WK0wd1PTuTMZBsTUgq6pZNV/r47MnoN9CX12qEKMImUQTo4dapZxRyiXa8u6+V1i
+80dCzGEcopJw+f6vekWXsrnAl9bT6H5Tgm6RGk9p3MNWZY6RrRyfLCFRTP/0wlqq
+nyvEbz1q+HIVlenuHWEx/giOdFEDrx2z5E4a5YsslsbGDtI9CzP2knyuA27N2AJq
+tw+lcCSIJ7MC5lGsbk7MfT9EEIt6fdmRtUfdNOW0x765f+3YLnkgM9d2msOExyS6
+qKofR0N/4iNiDaBDkBrFxA2uZJ2YRRfajHizLV5CvkIeSECnv71HJqMOTU5brJl/
+nnqi6sM/CyYLYQTtGEh0uHQvckGthziPRo/vDDc8AGx8O6GHC5zOmDid6bV1Rp29
++bs0d3owzwlIW5tE6f+8yvpJf62CJVR4xIXgGRwIgwxj2YHewFDP90ckq70LdQXQ
+lIh2n7L8aHrOgNdDvJi4B6Ekf9hr1CLMgFtLrRdSDegZE33SUH/RnkzH3xD22bdv
+6vmj468rH2pz3XsSmm+pGss0vKU5J9+lPnHIIZ23LbBySEDTmLSMuKKT6waYQ7yv
+D1zWRkw720uK3NrP6DhOu4kv6M4BF+cEEuj4ZuNLFARJQZtI54AzUj46o/XWx9Bl
+MpEO/1OqbwYp/SMgn/18JLfhsbKwmZ8DBU9/kVaGkN7YhhOTtDE9jCQ5w15MKmNJ
+Mc+olYDONK4mh2p072DraNhY8FZOIpsqZrEx+edgxwgBy2JtBr3BiLEddF0t4hfg
+Sf2XSB10cFlC5eGerZsxc64dti8pWtpVTK4WBSxZiwdMBP60GiAyp6grtMyEqnTD
+7LyFp0BTP4VY4T5NGJMPyw/x4rqtmUlabj/Z+IdtT11PGdRZQ70qVsl+h7ltIqD3
+i6scQFNJP/k9sQvNN7orGqyI9oXgux23cC2hPJgUjRSw612Tua2eZYxqlgT6P9tH
+cH2UCMNn22laNhTkmkpD6kwn33npxxhoW4vuYb7Jf9RAEiS70pHPx2XK/sEd+Fqo
+KrO8iXlHI1JHRnHGcJ9TiDQbqDJjkVO+EnOCGN5L8RgosbefyMaFHfcqZ2g7z3R9
+aaB5LC5ZG4+E9eeXovnRGpu1nYNJrktv+nBJu/3h1nwP/f2G5GwLxZ4zydcknD91
+COab2XRH/zAv8nCprk7bYrvBKT5tNcgv39eyfrf5EuaTMM/T0m6/MkcH2r4CdZIt
+BmDAAaw+RplP7LAl1Okkn9sqlcYJbFBV4GKwgCEZxxNG927vZP6Xb3/3CFzjxWIw
+nHqODtaXbqoU+x0zOcZL+ghx48jdLcCOFPMH2fZzYSlt6Q0bv/Vo82iFDlW8HICK
+Qie/qsEcAv+URrS90jtKBg4pgoLFMUtGI9DDFbO8Z3xzekfhHmzBPrRlZfOz02FM
+1iYaFl5aqspWo3e++loRFgP/DOfeO7AxobBaxN9GYi/ldiyaLknBGylBdfLTOTeX
+aooP021MqaWudOKcfkEEcT8WpOPsslOvS3lrK62ocz3h9RPnPZxJ5fOHgO6qvNuE
+7mcJ2GXBaValvn11mDJ4LebhZmS3a7ibn8wzEMBz9PLiHn1fnM0goVJGkuDXw6wa
+wshwu+UemvwdRPJX9XcS6Qw49Xv1SzENtjicTu/zud/4G+1zG2BPsIgca5MoGWPN
+rVF7P3NcWSfI8pzs4RGbCqbH+8VLqE0BzGCTxzkPhP9Rnq4Xl/5+hM08xlyFc0rl
+7G3ZhY6iaLesWtC7lGF4lfedkXEaSHMu5vhTkKlDLnzl2gzEiy629gEqcRbLRGHu
+h1vAlLnhaIht4vqr4orurLzgxmPQh3FJr1OEJ0A4phxAaoUG+q6no85pKETKvJHR
+5h43wGRnyV0mNFezUETXaOx2oUBOWMlZvwthfz6tcd0kZI8rgG3pSe57GbziedQ4
+ZGPOO/18cwF2GHRJes8/z319SFEs+SUQ1pIL6mgQg1X1ADJ29mUrbrREpAS3H0Er
+pXU7RnbdHAe0vDGhvh3qRRDhdMparHNtWVDPkCjGOiRCcnFP7izr3EYdPvgptpx4
+BOJAt5IDfpALa/vne+MDWNp5/WhPtDQQV0HtOYoJJ+BgxUKz/fYsOzvaHoIO6vet
+bs7sUMVLGuNGPmxXokg7S+Z+7hCy5YC3Mkd6dqtRbnvjkOBVc2Cp4RXY4vu27vun
+QoQ9ppZ7G3SWqK5ftwTgNFkm9YkKKKjhxyigpSU30rtlTnHQUzkDR00/rbeE1oDt
+tSXtWpqGaDDhLfgjAbeq+auohZjjYm6zXXUvD2lhy6G8a4WBnYyZTSr1q9Gv/XuT
+NOwgshkkvJjKFc++S8qf0kRUFVIzhkqOqXJiQmEz57f+pFGLgUYLQ8W7/PVjZjCB
+O3HYVV54r+fuWdBNvqvtvbsr78Non8gN51E6KNQzSS75KeGRIHo0qaJRQRweVyJ1
+c6lgdZv9SBmS0AEsx4gwAqQFE5nKtT3AC0xa5UufLgr7tNBtvhlvJzqYX866jFph
+d8fETz+DHHioDihobIIFcuF1sXCSuGgwT6YPonkWS+Q8fyxt/gE8NcbUL0Hps8l1
+qliZinsxebgVBh6aFx4FT1S3y32wIib0fXpgJ7J3YQmGUz01FGgfPN9upfdYtR4Z
+mL6mxbulGI4tADQJXIu3zNaVWXD3Cu014Paid+0oc5V/2SNybEYmp6EIcUozUU/c
+3AWPmC8ySTx3+fnLBVZUxG4kp4SnPrVIvXUZGeeqgHbPHcqyFoGvEmzqrHg/WLVg
+bA84VJ+4jdauucgnuQauELYLLhprAfYlOCO4ZbeOjidhtfr4JXla0vAou5O6UIRE
+rY+QaMAQ3jxaYoHEJaibcvRm9zGCG7sjf3FtiNrEYLBSOr8Nj0UtfS9+EGrjmcFo
+v0p6bDQAGOoQdyoXB3JumzV61Rtql/WcbKKyXnyiFQjCu+5pcKxoqQJ7+zeR7jvf
+t42f3SadBeR0bdxltct3hup5ajPoLqZZK14aJcZZNNvO3v/xoPVZZkTnJdmp2arP
+2BOTsCktKplhmME1CLOIqXdD2LUBv/fDfnSOJEqoTZy9FYG6ZpmliMgFfkPKjb1j
+8Up2dEYVGaR19Zig+zGuqx4Rk8RHugrw1vMgpjbjLNRj7nDC4rRD5Rqupsk79IpU
+NJIxsJzfh2g2UpUsur61VkxZtOlpbk63JLbR/nePVHrDzTyqiunwO3qNUtJJNNxP
+bmbMSbYsyyrzWAy38l/j3K9GcbU0n08TT+wrAP7ey88ojOqSTa4tIObGDomp+4V8
+l/2JKAN27nNVbrTakfQLSwCPu7zdER5/v728Og2uKeHdDVU5ZLR4fHJWkbJe79NV
+LGRKaUh4dTI+22eEVY8Efz4+hf9cHRRf54pZhM5aXBuOa78BND5awYVnGF8bfWXk
++TOvtkhZqJyeqGSm/1eaNtezqzAmtGZmqyMCh73hBWauEpoQHYC/vk/sriPhCZ/W
+s1O/VqRLhW6FqeHDDu+h1n5+AlNQ8IbC5F5rCcgzsSTDhiF5h8Sjz+axHcMX41QC
++481nIXlK/4mhfDBEjDMM3hpyK3FB0+ZR2TBY/vCXZboWTRjV2XR19B/ywVusoO0
+75X3SYS1kbBFMRh3CxgrAeMVUE6Mt7RELI16Bg7/GE9rc/M63cypcFSM0QkHW4YO
+x/4AaIvKbfHFHaohHg3Wm0JiTGjbZ8NuIUxTVkkTjb3Hh5CO3CaKqYgaa0123px9
+qzX2fsPUoWsbUvUAc44HXVqv6Hhxgcl69LIhlv/gO3rwLuHfOtRnWZ8UOARYyice
+VEcCAshkO53olFgRuT0Q21XkIqlBlbWjpZwovawN5m0RUbltRP+YQN/5M2YNBCpW
+lFGy5Pke9IoWZVD0HB+SGAKOJDTM6KqaFUkHjl9DE8y+qtx065WfL6ziDt1Ln/ed
+mceO6fN7ugJowbDWagX5snssLO15S2FSzwFuKimkDZzXrb2a/edGJIsINsA0GKmW
+yozN6/ydGnBEeEPEmeu60IGihuU9fB3wYmS5Fy5snaLGeOTe0f7tqojYLilsckcK
+5lR8p8KJjJUM39WMTub+MKUXcGrfvPnyLKLRlzCNSNd4m+16BY3IlyjJkSfrp/yC
+GAGi3BtRHoSukeWzJF007PPaMYi3D33mz3HF4DSLwJDxKlJU3AfSecFDKYM6xePO
+gS82/Nqca1NLxZjlErE55fU2R1trFtW+BqtTVQQMbhC6rN92zI9OHaK2dhCgb2Lh
+laqIiL9jBr+Tw4SiuyWGBSA5z285Pz40RjC/DdW6/rRxafeGFKZjIh0DHe0GNFiR
+OlmxINLJdANrjtA8dINVYUuV4tsKK7NZbpXuWgxBVAVbyoc98RHyEjAA30QLUlxP
+7CeXlp+Sf5TUab7CywDu8zffjVR7ltDHhNUond8+joEj41EUR+dKR+NT09v9q6cQ
+3f8ucfjR0TUYBGiWRl3ueFnIHGKmXDcPFz7x7iZ5z5MDTP+75dKB9HvjecFs8z3b
+hLSLyTiuoaJ1lmOohebmbhGxw+9ITYDkph9n+YmBW46G3XQhSUPNJQGQR2wTzedJ
+MOBuhXFlSfKzimHGq9c321iSa5xK11VW6OYZttCf91bG2UYv3CFJ0GjnjQXHKnl8
+gggVfMZ83rApiaVQgv/IKrfR6KmhLI4IW6J+V1pihZ1QGJmdhxd3xBqYCUSpM62q
+JQgXaeZ/Tm5LanQtTFKH0lztsnHRM0juxZR08ny1Te2d0MQzryPNwtr+wO6M3qjR
+Xt/4UJo79UMc2NGjiDdgY9Qn8BdsTvN+C3IfNf1tN1P4wj+oYcHE5yp5CcwC4+xL
+Htzp2frVy05ROvn6ll3Up8PyATpjz8p1FdXaDFJfpVEOOB4xsqLMsMjIPMYLn5BA
+0uXwY6FSP+UFoW7KD8FKGrds72BD0qRPHog7E6FwChsYRsNxvxXkssxSF1cwn0Dz
+/LFS9VscRP7NMTVzvbDQtUSON53dbPMG+juBEh2EwOP/tc2S4IWQYG4nTntsxWbD
+kMAVnR9CN70KTZHVzIQP2B2OXTZoXpS+tYNGszs4cxkl4MqZV8pUuTMDXCwzZHIO
+9TLOd0EsWzPtKkQKrWKKgXa0doHaj+JeEIxHTEBd39fe23TT20uVmJ+sFcyyeMjx
+N73I/3DDR5FwmI0xe/bV/b5/X5eSZyzyvSAevLa/d/bQFLhIQnVfDbIZWN5X39Cp
+dcyoIH4oRp52FNGAg2V4KJZlCAjT1Z6WawYajpOVw+9zeiPGkJaA2PwxaWC/RBcs
+c3b9fSCp+N1BemOPRNcY7mOLjt9rt37c94bwTGvnBO1L3MyUWL7+c5z2CZd7UMav
+TIkWuZ6QBLe8IPd4z5RzHqs5JOBLL8HT3+PDUoCB4kXBwQTWg0Qad4tjiEBAgAcZ
+9NS/CKSO7U1rvcNGr7iq4rUniWZC/FkIJuA/wyIfKU57//o/4RyxJokcDS9wziW3
+mQULb5OFCL9bDY91dXICADXYs7Zi/txh6nMABeuSkCj2xRFn+NraHAy9uHsGHNEr
+l0mzunFSphKaTHQK5pDpGiR2pCXF86Ot7JxlbarhwiC4CPBihCB3fQ08raLpnr6l
+cdfT6uwUpNJiQl3ELXBjMrTzZN+xYG9t9kfj+GW30B/2x8q1UY+sZWEbYrAsa6Ff
+nYr0Oh4EXUTShL2CINnii2RmQ7iokyed1CUQV0AHSMuhRfr+5KDprRRnye0SpXw/
+6XSyxx45kAJuE7z88xsVvP/culTSThkYVbYR+9f6AybbzLs4x9yIZxCkcKoTrKxD
+4jZDNxozdm8oLUHaK8XShERpq/ZOJwYWk2EBZ3NBWmlZtVh3vBtzyx69lHjhHGTn
+XfnoyGqxvF0w4d4GJyQ6nVlDE5v1Pi9414VOsjqga3E2cYglKWqPQbRna8uAQI6y
+ar2UbYGHCE35nPGPojq0CGyYTpnWuF5O5DWe+ArgUs0/8LBZ3+ZZNlu8s5/pm4pb
+ATcv/Dd52AAAbJS3NrZqIQfWvbICZn5p5dFWmcKuTlr7I7oYLmVYv/ySCyQt0Je9
+NBTz6z1UfkZ42lC+oLwVzeV+YlyT/k9SEqLt3X56c+SEBu8sDd+3jrh5NJB09ink
+PwucSgptODUWI64S7ExWVNDnZrkJY/jvmD6oMOV/GvTG13gWVcowqqOA6h/aFWRC
+FL69mADFA5lNiS8qOlUosjyHCqb+BqiN4lJBLMDfOrgF14xpu5qIiZzM6jlUByLp
+dr22M0iIehnWw09uHOoAHbDmOXy7LWU6sbBZnte1ac+0BQwCaD7fIV0eO1uvueav
+tlzTkXHdX6py44luy1FdM/bKIZjsZ9VunuviC2AJMNYsrSaKfNDKwzVE3+N1JVEt
+kuygqhMsDQjS6TISm2KA4zogAFilFdAybvRqwfPtDaOHgkymCa3cdJe9X89LReYL
+n908Pwv/VFd/O9M8bL7RbvitrjAz4WZhuUMvp7kc+MwKZ6Caw1KhnqflyuyuotBX
+EtEniFFANn1ITZr19ibRTE6aSMRaz4XMVaF0QofPPCzmdeWJ6p7nbJ5m10vugB9Z
+43zlL+HNrnbyBkJjPq4maaEh6DtosD0LVKoPWktGgiysEV9kl26c4GR37vVRD+KR
+H4AxSynmDGiytTUWM2mh1yO3Qhc995KvJJPC6YwGMBIIXcUJhiDGKER2Nb4k8YVb
+YatpmjE7F7HW1fhU5UXI3DpQVumFYGbPnSROxvslf1poImZFo7qX49s4mP7v27LE
+HPNSuta1Sd9sTwj9hhixf0dPLZINQ8qTApM8tuCHFlxj5B/tTJ/u8+3fAa615lk5
+ahMXoN4qyJvWEdy7i5leIB3UhHoyypM/wi3/CBHRF4HZoCDPFtfuPjpGWldeinrw
+ajp4UqtwXKE9C9SlSQfw0St10WPFI7AHVjBkOY5Jkjo4inBYZWFhS1yvcjob/hcl
+pKnTdSMaE3Fo/xkDMR40b+6CtHDgggc6hLnbOgULWZWlzJIT5MROedZGyYqpV1XV
+wqzI8OKk2HbOrfLWMO78dOj3rpXAqytGowfYLavmrMzAJ4c/BluGdPJqSkoMer6Q
+dtOxx93UAceILgtq+TGDIurowcpvWFfzHUrl9JAQGOzSqX9wpF0hbCe5u3/2Jxpo
+aUupk5iT5hMwSDgY43eA/VgGmmxug+2jwDGKrBjYAizBy5m7inYUJdN6OOI1gwdm
+fJ6EAJMUsvKNo07HfqzuqUPsqGcjqXG1thVlQ/IxXT4P2IjlQo6LOmI7yOwcK78D
+GnvWivwWBIP1AQtFQy5BzhAcmR/0dUgZVH56V5qUU5pMMi44CpJonBEQNviObJxP
+M8oeys9kCerB7DH7ZUglIO7a9s2jwjCxNfaXJ0Gh8et58BujLKzz6GVlKRQsxJv8
+j6/58KgJwBXQWQ7Xh2wXzRZw+RlOv2rPeJn+KpdVI+b5EM9buE1cNZvxU9HFG1ke
+ixLSX2TD9t6x2L4FfrrkShoPNPQ64ridDeAcd618WU4KWbt2e+W6e5P2gJXrMUv9
+1VU27kMcP3EzxfqX4dzytPiOM9pD5iz/Db16y7SVn/8itT5OG8OM5csMqET2PLsl
+vCNPG2SKCbIO7c1ULHnvm8EfFogIqIYl0Il9jeWwxVm+lFOX9C/DVbSCWcf2rIYi
+as4OFi3700KOKXdzkfhnRklst6bwZVPUt9xAvh9I2j9IHKO3uBcK9xLFF9+gI1RF
+t9aM6fFnVixsJb5Q5nsfLUfPAr5vxJp84bb7SiaifzxbXk63lpCnWOPSv04ii9oB
+hL7XAGKyd6+DANkc+wt47ZyjCy4B22k735kBMkg8mlc/2Q4Km7Jx3+Z1ruwSpv20
+tenwxY1/kDWguRO3sWHyGJG36rmZZLG3rGiLv5/pPuR1q+veuBbDRlnr1R8SOeYl
+C329FVapiSbhrClRlNoPGlBg6Ag2joTbV8n94O2iGqrsZqeLMI5WePQQ7OnPF6N+
+y0gDSZBYubaVNgjuPe+JiImRU4Fykmvs84sc+OJe03cDzo1aiQaFsYIOnS7YlO/X
+4D8aATCEbKlkNd1KTDp3p7ErIsiMwFgv7JkAUI2ObHcrWcCzSAYAZItucR6j/V9M
+jRz1D3Hc5J19ntw2HMDpymiBIYU9dGhtclUazi//mCtxZ1iS1r/juJMv3iQ2UBfq
+3A7ymmaxKx+bPjQrtnhzsZhxB+/UmevxeAeuWEW3mP3wYy6mqjmA8dbVJP2PHYnd
+nglnM6d4+AwUl510207r9OF8Kq23TEsNnPOCZ/AF41ijVHeExbBuonsgyyPEZnVW
+4LT0iapO7idUXu0xBIdl02Z7OVC+93PbIdCSWAh/gApOyA2nBcN8pi0r5ZSPa1SD
+lY42aNy3/SU/hntsS/XWLnqDdARaj7e8BSdc8H6P62VBYSmy2tQtNnSHJE5zLhK2
+d/WyU726b/IgHTfxraEqGzr00Sz/5c9+zClTk5UfY7+vY6SP2iMs3etqVNNPJv2/
+1bBhfmWxQlSQ11I14VzwcUieVzVC/zpFpCagnpxzB4l+YOuucc8aLetXXUTvHTK+
+HORl3lfEog4rJjCKeiY1TaLhfjvU2UNTilxLga07ejfvc06NUkjKCiuydVGwq7u1
+QoIpGgOQqDHVQz4FKKAoe1Zj42TwLIv6V17ykOomxhMW8PdAZTgm8GMTwTYT/wUG
+kg95uMnbdrXHeIdii19gK77qztQ9dL2JQZ+XLUo+mQTGG33S1PPtwj3DdI03VFgm
+TCMjxg+j8qDQf2H6AXzqn3auzMJPocubuxKryvi4oP/tIdYtOIJkwuK7c9BZSKcM
+vCoPdqIcwzOA/sDszVtVPVNoGGjwsboUwjup5eAZ2pUKSLrx8N3uBsuwo0FU0eAh
+8OusSkwCrgtflkKqp5mNmovEmItRvBVoel9q1NAYrYqHfLNAHichsGLnLRXd6uWJ
+DEj4+88v/soYpTOngjFtJztYE+wWEUnJSzgys1CR9eKH5Uwns6s3pevZR9N37X3W
+HiMyFx/uR78JEULZnSH2hU/zNrGdoB7SzMkskkHMvuDOy1B15wjEM10PWtIB6Ck8
+dwkOXUaRYXQ6X/5zRoy7n3vkrj8DNv8TQBX/9H5DEv1xOsvZCz19OZsKSGZQW7ED
+x9B7Vfm0WHa1PwIE4o5e4YKKfsPRYy22IhRMqCuBTeBuBb4DQoIqoQNNMfszw6g/
+8fiSrdFX6O2ZE1l8Kndc3DlSrwD0LxqG/KT//mwkRKk85p78Y+L8CBXstR+LDovs
+P8XstyNDx2MEaTgi/ynCeJaH2vIGzvkJZKfuES5JNVsPHuodvXnu+QVAkXIunJpt
+OPzaYoDgMpZyDN4S7tlFqHMSplvFjgrv3Axv/2d7QhjYxUyCYh5Y998DrdJATGAB
+vwRmbHi+MroBN7Q2no0n9Xa0OWhkFBh4ZYhCFLpwlQ26heDz4hDuxo4qwosYSLag
+E1M4dyxHo5Pxm/eBRVBPPDYKXongxxW/LVi3v/H3dfxTgVmD2Zo1KtrL1YABKM2v
+O+SI0AANTkZHIEfxTeN7ABg7xJ+lsf/kUG/ZWIkkmQxxt4OYhGo+2Hl+sFSvk50h
+n3bF3mwBA0F3S9GibAQMkyjGdsnaPhCE8YJbshsCJGvltw4+GpIntw+pdmVFXJQs
+R39y6W1yaOtHkkBBqgWCH4Cphvyi5h/Cp8OCwbhsIUX6RQVdoiy8X3mxl6EZz8/n
+lWe+kZtNBsjIHX2KFsvIpGfiEWsaIVSruVuPeACKRaC6Brr/1KvyToYAsKnagaok
+WjGmyj+qK5xFbfH5WB5Vw+TlrYprogY+p2lvm2BnLZM3B5hXmvz6dqip417zhLwi
+46tZ2vqz1DQoSq16RNd6eqtLC4h3u6Urp16+ydcqz5UVIiM3ih/Ujrlhtute4kCU
+678f6ci+FMC3cvX4rO86hFX2RyCcE2j232t5f/ElgsUNx+FiJAU3GCPlUIetJr9z
+b6ioh84NJwGhQR8+dIcixhVQqDD9pSDkQBFBmWrMMjwttNsulQ7GPQhK4zh4qC5A
+djvaVIGtwGgQ9Fsth3Br0V7QgeTiQlC75ik9LPGLlRsFDS4r6SRrmGrlQwFDW10i
+A9rP+CzCZc8i9mFrvGebK0br1ItHFZFuaUI0SliQRFdd8fTOyBlLMXGUVWz1P0Rc
+dVwz08SmwkoJjtUvl5ULLSUdc5Mf0LpO+Jbo5N1RQwUX9WtaVaOf/bH3wMIiy4Nw
+jx3Ja7PdYlymQxLxzqXWr5BVy7W12XJhdffAD/id2RydZb/Kb0r3qNdlgh8DgFbe
+cXtWB0XDVbpE7Dgu48khHJ1NMhL6tj8L8K8s0i2eD/m6vJxFuvqTNVmGzC2lmPzL
+07Ar6VS5Rumj5dyXquYcPE7oI2ZLSyVWSe6frADdrVDS+jmGx9wxKCbgKbZLZhpi
+SFvbGSlOa63xcWUpe+ei9mFlm7BQ54b4z8+rROjLdLGaWEWW2UYo193XgFgavhKs
+dWbqzjnD9aa9ourWv6EKJ1XDPJ2rmgkN4HGGbD+eT9dEGHTmNi2zdTJXnfBdj9BC
+rkBYjV61jZsvogmGXs2bilitb3/AqROeeyHKelDOPvZdi4PTlSpiOi/bR5YH0Sh9
+J7gz0IsIcL59u0HWBZ73reNYjlj5pBcaTbVXFKgYD/P9nN/J5RCaeEUv2HXt48qV
+XzeM+s5itlc96zXMybqYxVts2fgG9lBHsn4KcsQDXLaV9Ps5ecaoICueVCQUmLxP
+m24sEzfdCZGJT5RMYTH6H11m7DBHRyx7D/7IcbMn78TFPMLhLfk72bZEg0sTI4cT
+dFqy13+hyG6A759sM0tTAfUfK0osS3B/28XnqLpyL/pdj18k6R2dIsSSA7zKuQd8
+Hjl0GZrZXFnVqzbxAPAJqnsLajYy0liOSxPpJJA+TSu86gncvB22wURvB6Gi3Wg4
+ycVMWGpgqPDtypS9hjIet6L4GZQC2lBLFMeGW2X/Bh1VAtKoLihdW314/mbg3BmN
+H8wp1wScMdtrs44WCPOsNyuJ9gNos/oxWqLt50saLMVjNtMTQ3vE/AwL4seu3isK
+H9t0TjW8zP/AD3kIIuy/HaDjrzVl5RMECeVYaOf+tTk=
+`pragma protect end_protected
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_eth_frame_decoder/altera_avalon_st_pipeline_base.v b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_eth_frame_decoder/altera_avalon_st_pipeline_base.v
new file mode 100644
index 0000000000..d4edf57386
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_eth_frame_decoder/altera_avalon_st_pipeline_base.v
@@ -0,0 +1,136 @@
+// (C) 2001-2012 Altera Corporation. All rights reserved.
+// Your use of Altera Corporation's design tools, logic functions and other
+// software and tools, and its AMPP partner logic functions, and any output
+// files any of the foregoing (including device programming or simulation
+// files), and any associated documentation or information are expressly subject
+// to the terms and conditions of the Altera Program License Subscription
+// Agreement, Altera MegaCore Function License Agreement, or other applicable
+// license agreement, including, without limitation, that your use is for the
+// sole purpose of programming logic devices manufactured by Altera and sold by
+// Altera or its authorized distributors. Please refer to the applicable
+// agreement for further details.
+
+
+`timescale 1ns / 1ns
+
+module altera_avalon_st_pipeline_base (
+ clk,
+ reset,
+ in_ready,
+ in_valid,
+ in_data,
+ out_ready,
+ out_valid,
+ out_data
+ );
+
+ parameter SYMBOLS_PER_BEAT = 1;
+ parameter BITS_PER_SYMBOL = 8;
+ parameter PIPELINE_READY = 1;
+ localparam DATA_WIDTH = SYMBOLS_PER_BEAT * BITS_PER_SYMBOL;
+
+ input clk;
+ input reset;
+
+ output in_ready;
+ input in_valid;
+ input [DATA_WIDTH-1:0] in_data;
+
+ input out_ready;
+ output out_valid;
+ output [DATA_WIDTH-1:0] out_data;
+
+ reg full0;
+ reg full1;
+ reg [DATA_WIDTH-1:0] data0;
+ reg [DATA_WIDTH-1:0] data1;
+
+ assign out_valid = full1;
+ assign out_data = data1;
+
+ generate if (PIPELINE_READY == 1)
+ begin : REGISTERED_READY_PLINE
+
+ assign in_ready = !full0;
+
+ always @(posedge clk, posedge reset) begin
+ if (reset) begin
+ data0 <= 1'b0;
+ data1 <= 1'b0;
+ end else begin
+ // ----------------------------
+ // always load the second slot if we can
+ // ----------------------------
+ if (~full0)
+ data0 <= in_data;
+ // ----------------------------
+ // first slot is loaded either from the second,
+ // or with new data
+ // ----------------------------
+ if (~full1 || (out_ready && out_valid)) begin
+ if (full0)
+ data1 <= data0;
+ else
+ data1 <= in_data;
+ end
+ end
+ end
+
+ always @(posedge clk or posedge reset) begin
+ if (reset) begin
+ full0 <= 1'b0;
+ full1 <= 1'b0;
+ end else begin
+ // no data in pipeline
+ if (~full0 & ~full1) begin
+ if (in_valid) begin
+ full1 <= 1'b1;
+ end
+ end // ~f1 & ~f0
+
+ // one datum in pipeline
+ if (full1 & ~full0) begin
+ if (in_valid & ~out_ready) begin
+ full0 <= 1'b1;
+ end
+ // back to empty
+ if (~in_valid & out_ready) begin
+ full1 <= 1'b0;
+ end
+ end // f1 & ~f0
+
+ // two data in pipeline
+ if (full1 & full0) begin
+ // go back to one datum state
+ if (out_ready) begin
+ full0 <= 1'b0;
+ end
+ end // end go back to one datum stage
+ end
+ end
+
+ end
+ else
+ begin : UNREGISTERED_READY_PLINE
+
+ // in_ready will be a pass through of the out_ready signal as it is not registered
+ assign in_ready = (~full1) | out_ready;
+
+ always @(posedge clk or posedge reset) begin
+ if (reset) begin
+ data1 <= 'b0;
+ full1 <= 1'b0;
+ end
+ else begin
+ if (in_ready) begin
+ data1 <= in_data;
+ full1 <= in_valid;
+ end
+ end
+ end
+
+ end
+ endgenerate
+
+
+endmodule
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_eth_frame_decoder/altera_avalon_st_pipeline_stage.sv b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_eth_frame_decoder/altera_avalon_st_pipeline_stage.sv
new file mode 100644
index 0000000000..1d22052c07
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_eth_frame_decoder/altera_avalon_st_pipeline_stage.sv
@@ -0,0 +1,160 @@
+// (C) 2001-2012 Altera Corporation. All rights reserved.
+// Your use of Altera Corporation's design tools, logic functions and other
+// software and tools, and its AMPP partner logic functions, and any output
+// files any of the foregoing (including device programming or simulation
+// files), and any associated documentation or information are expressly subject
+// to the terms and conditions of the Altera Program License Subscription
+// Agreement, Altera MegaCore Function License Agreement, or other applicable
+// license agreement, including, without limitation, that your use is for the
+// sole purpose of programming logic devices manufactured by Altera and sold by
+// Altera or its authorized distributors. Please refer to the applicable
+// agreement for further details.
+
+
+`timescale 1ns / 1ns
+
+module altera_avalon_st_pipeline_stage #(
+ parameter
+ SYMBOLS_PER_BEAT = 1,
+ BITS_PER_SYMBOL = 8,
+ USE_PACKETS = 0,
+ USE_EMPTY = 0,
+ PIPELINE_READY = 1,
+
+ // Optional ST signal widths. Value "0" means no such port.
+ CHANNEL_WIDTH = 0,
+ ERROR_WIDTH = 0,
+
+ // Derived parameters
+ DATA_WIDTH = SYMBOLS_PER_BEAT * BITS_PER_SYMBOL,
+ PACKET_WIDTH = 0,
+ EMPTY_WIDTH = 0
+ )
+ (
+ input clk,
+ input reset,
+
+ output in_ready,
+ input in_valid,
+ input [DATA_WIDTH - 1 : 0] in_data,
+ input [(CHANNEL_WIDTH ? (CHANNEL_WIDTH - 1) : 0) : 0] in_channel,
+ input [(ERROR_WIDTH ? (ERROR_WIDTH - 1) : 0) : 0] in_error,
+ input in_startofpacket,
+ input in_endofpacket,
+ input [(EMPTY_WIDTH ? (EMPTY_WIDTH - 1) : 0) : 0] in_empty,
+
+ input out_ready,
+ output out_valid,
+ output [DATA_WIDTH - 1 : 0] out_data,
+ output [(CHANNEL_WIDTH ? (CHANNEL_WIDTH - 1) : 0) : 0] out_channel,
+ output [(ERROR_WIDTH ? (ERROR_WIDTH - 1) : 0) : 0] out_error,
+ output out_startofpacket,
+ output out_endofpacket,
+ output [(EMPTY_WIDTH ? (EMPTY_WIDTH - 1) : 0) : 0] out_empty
+);
+ localparam
+ PAYLOAD_WIDTH =
+ DATA_WIDTH +
+ PACKET_WIDTH +
+ CHANNEL_WIDTH +
+ EMPTY_WIDTH +
+ ERROR_WIDTH;
+
+ wire [PAYLOAD_WIDTH - 1: 0] in_payload;
+ wire [PAYLOAD_WIDTH - 1: 0] out_payload;
+
+ // Assign in_data and other optional in_* interface signals to in_payload.
+ assign in_payload[DATA_WIDTH - 1 : 0] = in_data;
+ generate
+ // optional packet inputs
+ if (PACKET_WIDTH) begin
+ assign in_payload[
+ DATA_WIDTH + PACKET_WIDTH - 1 :
+ DATA_WIDTH
+ ] = {in_startofpacket, in_endofpacket};
+ end
+ // optional channel input
+ if (CHANNEL_WIDTH) begin
+ assign in_payload[
+ DATA_WIDTH + PACKET_WIDTH + CHANNEL_WIDTH - 1 :
+ DATA_WIDTH + PACKET_WIDTH
+ ] = in_channel;
+ end
+ // optional empty input
+ if (EMPTY_WIDTH) begin
+ assign in_payload[
+ DATA_WIDTH + PACKET_WIDTH + CHANNEL_WIDTH + EMPTY_WIDTH - 1 :
+ DATA_WIDTH + PACKET_WIDTH + CHANNEL_WIDTH
+ ] = in_empty;
+ end
+ // optional error input
+ if (ERROR_WIDTH) begin
+ assign in_payload[
+ DATA_WIDTH + PACKET_WIDTH + CHANNEL_WIDTH + EMPTY_WIDTH + ERROR_WIDTH - 1 :
+ DATA_WIDTH + PACKET_WIDTH + CHANNEL_WIDTH + EMPTY_WIDTH
+ ] = in_error;
+ end
+ endgenerate
+
+ altera_avalon_st_pipeline_base #(
+ .SYMBOLS_PER_BEAT (PAYLOAD_WIDTH),
+ .BITS_PER_SYMBOL (1),
+ .PIPELINE_READY (PIPELINE_READY)
+ ) core (
+ .clk (clk),
+ .reset (reset),
+ .in_ready (in_ready),
+ .in_valid (in_valid),
+ .in_data (in_payload),
+ .out_ready (out_ready),
+ .out_valid (out_valid),
+ .out_data (out_payload)
+ );
+
+ // Assign out_data and other optional out_* interface signals from out_payload.
+ assign out_data = out_payload[DATA_WIDTH - 1 : 0];
+ generate
+ // optional packet outputs
+ if (PACKET_WIDTH) begin
+ assign {out_startofpacket, out_endofpacket} =
+ out_payload[DATA_WIDTH + PACKET_WIDTH - 1 : DATA_WIDTH];
+ end else begin
+ // Avoid a "has no driver" warning.
+ assign {out_startofpacket, out_endofpacket} = '0;
+ end
+
+ // optional channel output
+ if (CHANNEL_WIDTH) begin
+ assign out_channel = out_payload[
+ DATA_WIDTH + PACKET_WIDTH + CHANNEL_WIDTH - 1 :
+ DATA_WIDTH + PACKET_WIDTH
+ ];
+ end else begin
+ // Avoid a "has no driver" warning.
+ assign out_channel = '0;
+ end
+ // optional empty output
+ if (EMPTY_WIDTH) begin
+ assign out_empty = out_payload[
+ DATA_WIDTH + PACKET_WIDTH + CHANNEL_WIDTH + EMPTY_WIDTH - 1 :
+ DATA_WIDTH + PACKET_WIDTH + CHANNEL_WIDTH
+ ];
+ end else begin
+ // Avoid a "has no driver" warning.
+ assign out_empty = '0;
+ end
+ // optional error output
+ if (ERROR_WIDTH) begin
+ assign out_error = out_payload[
+ DATA_WIDTH + PACKET_WIDTH + CHANNEL_WIDTH + EMPTY_WIDTH + ERROR_WIDTH - 1 :
+ DATA_WIDTH + PACKET_WIDTH + CHANNEL_WIDTH + EMPTY_WIDTH
+ ];
+ end else begin
+ // Avoid a "has no driver" warning.
+ assign out_error = '0;
+ end
+ endgenerate
+
+endmodule
+
+
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_eth_frame_decoder/mentor/altera_eth_frame_decoder.v b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_eth_frame_decoder/mentor/altera_eth_frame_decoder.v
new file mode 100644
index 0000000000..6b392aa59a
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_eth_frame_decoder/mentor/altera_eth_frame_decoder.v
@@ -0,0 +1,1315 @@
+// Copyright (C) Altera Corporation. All rights reserved.
+// This simulation model contains highly confidential and
+// proprietary information of Altera and is being provided
+// in accordance with and subject to the protections of the
+// applicable Altera Program License Subscription Agreement
+// which governs its use and disclosure. Your use of Altera
+// Corporation's design tools, logic functions and other
+// software and tools, and its AMPP partner logic functions,
+// and any output files any of the foregoing (including device
+// programming or simulation files), and any associated
+// documentation or information are expressly subject to the
+// terms and conditions of the Altera Program License Subscription
+// Agreement, Altera MegaCore Function License Agreement, or other
+// applicable license agreement, including, without limitation,
+// that your use is for the sole purpose of simulating designs
+// for use exclusively in logic devices manufactured by Altera and sold
+// by Altera or its authorized distributors. Please refer to the
+// applicable agreement for further details. Altera products and
+// services are protected under numerous U.S. and foreign patents,
+// maskwork rights, copyrights and other intellectual property laws.
+// Altera assumes no responsibility or liability arising out of the
+// application or use of this simulation model.
+// ACDS 11.1sp2 linux32 Build 259 01/26/2012
+// encrypted_file_type : mentor_tagged
+`pragma protect begin_protected
+`pragma protect version = 1
+`pragma protect encrypt_agent = "Model Technology", encrypt_agent_info = "6.6c"
+`pragma protect author = "Altera"
+`pragma protect data_method = "aes128-cbc"
+`pragma protect key_keyowner = "MTI" , key_keyname = "MGC-DVT-MTI" , key_method = "rsa"
+`pragma protect key_block encoding = (enctype = "base64", line_length = 64, bytes = 128)
+COGgYDJ4bYpdcouVErJD3RPu1QjlsF6E/ZBTF5Ue256O7A5wxEJhdbrvnXeh7005
+FLvzpijNSPOkPdNPRhuV2Z9jd6kjmuLi3K4L6ogpcz42E9ygzlsEderQ8FxKYFA1
+hdI+Imxq93azgQLrM1Yc430vX1jDmqb0J9NybZpzJnM=
+`pragma protect data_block encoding = (enctype = "base64", line_length = 64, bytes = 61392)
+Kw1eghGlQiOUErIUqBmqzKoZGRoBZ3JGi6MpHlFG6PTOTMDRExyBBhjgV5xor7P4
+LbUlJbc84t5l3tg2J+pOlliXJLxy2gZTOhEA9S9qLlMHJWXWvsqfyacp5vjhE0d1
++9Iv6xHLSxExrliGy8tqwp+11ugoEGYhkGMfP0X2cvLmCH/wCbe6AwxoYwS+UEwD
+YYH3BDvLvW7RGXlyASnhsbslfd8V0UKgLJNibPtIi1rlhWVumCHhE6j28GVA2q+b
+owF83dwcIzrt2OKRpfw1wc4Hnm1lz33SZISF7x6uHxA4xBBVeLV2wGvLqYQR+yla
+W3NI3sLW4Npk69rkX6NToavBqGziMKRigRj0a1jI8P5ztZz4M17zcul4QUBnQj7/
+ZN8wQVFYB6sTHG0tjkDB/e6XHHWO4RDnzNrapM14DU4kG+yv5+KcK6qIIHz/TatV
+LjRiFE9MUY87uJNq921yEhWORb8B3E7jnMGaJLyKwHN3u11d1nmwKNHRStziRIOt
+/5v9fUYe03DfX9lOoHQEy6Zk8nEnsLp8C/MigY2UhzQIuPHjjoP0sUkENWa8T35/
+N02N64xPyQI0ZSMfLfQL4aHjr58H+zqVaWnpZYNDD+Vjg6s33jOqb/rYcKEbRaL/
+X+plQhzRGnghwTALtjplZTTQGTH+R7PssIH6vJaNXmRmbBdo03qXa+YOdPRYH86i
+FCHl639P7JhagO7Fls8ELvAkKcOii7u8xLFwu4WsqT9yCpL0GszFDQrtwVcuG2d8
+d/GLKQOJqjtDKOV1w6ZM+l1ZsA/eYZ3BVoMughwkKH+yXG8+s7Y3qWQLksvNXD++
+cn/QQ8jkYt53SvxmmYh/9dOJ8eufKYeZpgBuNaFN0jg6Mr9eJUTWP/IdCvjY8/rl
+AhhCHjF4k/9Mk+g07eX3EW13GxorQ6nqFaSm76C04N2OrkEf5pHcBVVKQm+cmMO2
+8A+fWwhIwka4fjKubZldqd5cmOVdVSZO1dmuTGRb9f7FG6R89njuawMEu91g4H+2
+2gfRRWitgFpbcjJkvDpENAXCOKa6f+xmEzm6uPcO4FBcRQe436ARMCB50CMA+yyx
+MGji998zJYYQdX2mVCoFEu07pgCR3P/rDBqTts8J5AlaRK9XjyEWJ+mj1jfGOyV4
+Fh2asTDdsc65NVSCz6rd1SrHH1ixgscpE6yB4rHlxew2z0FLLiaO59dpMZejd3O0
+sslaBLnPv9FnJuQvWZk1GhhqUKuWexAwfVIMq9+e1L0GCzkghNTYvez6bOlEswOV
+f1GqyAhCEqy6ZSYS4ampazRRmTQGz3FX7uWL5lSFcK2bFmcy3lTeGjx3zWjVSBiJ
+R/f5ZtW1HwQNNncOQfxk4+HubclTy0zUS+mk8057z5P3xG5OSNAYJupdfsej+Sod
+9r1sN5Mhck8eDovjsO9RPXGenV91wvuja87TUu3KznkYvmStA3ZI3PDdd0lsc/A1
+e4kmctYE7ainx2Z8oN+CCEN5ro8a6gZFWarqQ3KQK7iDjWEH5pynr09FLGl4zAoY
+IP3yV83CBbyjur6ZlTo4GAVhfnYQEBD+eryM3FgwWrbJMLkWYiNaOtL0B0MzZKB1
+ItDWwJOJmGejvGtiMkrF9qZOLUDezGuTEv2uIUG6dANNISO4l03SZ0E3kg69IZ1V
+xlpBMq6r+ozzeUAkJgkHNfRVCgQLJDnpMHzlIbRSv4mBotgx7iLqpwuaMJrWaqqp
+8jJ+dLiJCiPSH8Y+1LszShXZKlbRQ5K7lq62hisU0JMFmVsaev6dD6jegV/dLzIG
+lMAA9LzdZtOqKdaQVWdtV7lqZCAMh/D4T8mSYeQQiTlQYp/QRmTpRUUch0OgstX9
+zlPEhcTpo8Fc4eN1tK1a1NM/xA3GOsw+j9bR6df7vzZu2tU1Hald9N+YmV+0/33U
+I1i3c0uqrh8FZEtMBr/xa4CVr+bLRnJCZwDUf52u20R1Et0vL204EMujHCuFdbdc
+9I36kgJ5JTlxNHkZJg82CQCaKo5VL9nXQLxQAcU6pMT4AdvUJF4cHqNDe4BRe5+7
+Q6BuDXaH5IKOTadjytAoI+ozzcndycl99vVqGmGi/nXGeLhHwHGJUsFaYHYFjhHM
+rxTom9r8/M1ipgpN5r5KmXxAmY0Nmdo9N7Dq14dl2zAJUw4VTWq0VTMPUe5rBFKl
+mZEjWwDEx4TO+taOhIPMrNB876eXcDm/YZR9I7w6UhkSWPiO1FoZGTlhAlmfIcJn
+z1mdGgFF6HvwASQIiakKy9n5utEk0c4pCrdEuq8LXXc63ZplIU2W6Y6ANMH9ZIpU
+LAz0tm38Ol1j9rmstGanFKPSQgotdiu1g2/m7vwTpeqX4uoyWDmWdA0EvnnKZAaT
+Jk6OIFo/4uhllYOcTRh4J4+Oq92sOAg9PZgtLoyMHWaQxF9xDWP32CQTc43QM+Gy
+VfZcoLcrOpux/w0UjCRGg/TkMkvFmgovbUfLIVFeLvJ5Uhcq/mJdP1gxunQOUOla
+GH8MAUQmRJ/wyEZrS/5ZrF6qv7vlgeIh3Dq8eTDWGp9RaVEAWxloCJpKXDaw21Kt
+0OcScQ6bCdB2T2rFVeOONnRNxihuIgAWZbNPUvzybQOgvCyAm8Va8pn37Kl3e1nF
+twwjqRjyPGj6xZ8EAKqCmdgoQh7Pn/r/XN7QMxINNERw6giToEAT1pLKVO3lGJ9v
+xrd2wV2BnIqefN9/OCZs2IbtzGjNbW4rDsvwvAPPjhscA+E066l9Unx7gygu28yv
+0G2MeIPtOwknh+DX3uowRYWlhauTM9EF7lwHgP0511yUKELkIQMKqKnrO23yDNh/
+ZtkJZJmqeIn1osL+04Wm34vKyPjsE6xOxPixpz1cd47dcIp11ACld2uEHO7t1yaJ
+f3U2DuBAnMmUm30NlGyV72CM8z/+0DujjL7KzBXFuMTyib0CjFQIwV3JrbtVgIsL
+49uJdH9T5wngICTh/boY1ebkK6eGKeiqjohM8mxpKlbFyVY49DYFNhWkHgNEmTcm
+qFYXqREg9iEFkDf/RCrw9IIbkuBedFM6XIhLxApOSvteFZhddnFsFl/5LhQ+84C9
+Qd5Ly1Kv7keFHFtYOeLHTYUG+syr3+GSo6mO+eUU5Gm9zN9LDm3t96LhbVPkiBt5
+AICd2SHtQ3hjSGVKFMapDhSMuy5rNO1ScYVAUX10HAka2lWYZbAsvvH+6twvqmwE
+J+f0Ss+Md+7FBwG5cvQTo9Pbn2jMFP7+FpwHWzWBWXQ0+MA3UxhPj/aZNYntFZU+
+av2ZJxsO6IYpy8UhNBweTig36CbxTAofshO0DS56OzbNaFaz9IB+IObLZCik2mvS
+O/nKQTJVS/CWjSJRl/f2b3R9Q7mdcy9h4dnkw7ttB9GUKFI0HcXHWrG+4eDuq+lR
+csr9B5KKm1+99ZbIVdnPFkxPJFzVyF5SNwDb5WtWQ4uf4OnyLYYCFxMIMD4Ov8zA
+gNPIO32YSM67TZd4PCj93zN0yRC9IMiL3nkttwDqJjwf7183DZ0E3B13hXObEbiA
+fFdW1NT5r5UEjRBGoHH7JUdW+5Bq0DUoWsbWeBRZljFmrVxu96dUjuhGD+YrESAd
+dLZm5bImXY8NXtXepgLQQ0K4fQGcfMg6yiEcyN2UEQUSTHdvWq06MkawHHVCIeje
+rhqyCOAOTNaSwkMDGe4SQE/o4kKJ9U9yMzttDz87JXSg/M4DUOrlWbC1t0AAmrJp
+utYhOKwH9wXmJ3yQk2x5N8wJ06ANrZ1tukN7xfSToEi8UonpuQMTu850X4NAdxvj
+6i0ytpZsDc6y3y7wVDHVCgTCVPbCnP4M9ay2VXJbYF0PcRU+/ZkE9Ht3HKDW2wHP
+XwNesKjOJp0n2MDoUg5XtklMelp3kJbb5t+0ybkGykQ0Rqt8vxmvMMXTFHNsTM/b
+9PzSQbbJEUR1VAUv+VW137OQss/PxDpTE4dnDxa5UceIltAny3LyVYVTmAAscS0c
+NLGb9lEvNw9UR6WY5/5ercDGakBgJl/DhnQ02X1M1dYPrCpurHTU4wSzW0G5lfE/
+Nuu1+x7tcaDDZePcRPxnBER2O7B4PAxc30JgOOUP0QdArVEwYmYipN5NOjIhFiUb
+MsS9qgjZ3HgDE2RNODVigpCTd/rBrwqdyK3T7E3rw9o1IMs8vB8cb+2MFc7O8Kd3
+oBG7J4isbJBuzJOdK/Jb87aYOhJYpO7ufu5czqe85LKAZYHdMUn9uSpR4cCi45Nw
+g/SyU39pmGTK+HHAWvvae3zw7FT80AOWP6ljPlEj+itSCDCxW7sVA+BJPjxj79bP
+L8xQUsezhfC8Iom8xDAogk7z+TnYMq1HeurObFE4TDFjiXe/R7ph+DUFiGKwkMfa
+iLBNtLLQCKvrAlU97109ZDM2TpFufbuf8IEWNsx/shj5j74pgiSJ/Gbwh9hp6mT9
+dzTH7JHDTttcs9Bml1Sh+d6QZ2XF4yQYbFlv+uuBohxV0aTx2d3wqv6v8wWHtNbk
+2gqS4vBanTpxL/Jm/mxG0ns3tcfiBHypmOxrDglxXLSUwWjIwhlmpW5S8P0JhKW0
+DWT3tsAsBzubF9pTJ0iRNJLjFGfkbzLtxippEKXBW1zCipCzZyjlxEhDxuOeYN7r
+fhO08qyJHvRpYSvhGthbAO9uioeBTnVCrI4jqt1m7rUESiB8wSppZAcMLOa7Tv9m
+DZA7klmNq2iQiswUWW5VTZ+3LlQaBL0UpBlLQbDzAODdUZSmNklL7ijEOXcAJ1Se
+z9BvZGE7jmvo/N83oX7gibLLVzDz9PZAlgFvD7Wb8huSyH0+xQW8fpnisYu/uD3J
+qIvVxGJz/VIAXMVayQiv479GvAsjzHAkTz86f7nnTaVwBbOZeNim4YaPozZLqDAD
+/Eah3l28X69e3U4YyRO/Aw6ssgHnJ9/Fhpf49Xh6kjbpwtGMwLRCNwik8c1wh1tP
+k/OqZ5KLqors1Ce0d17BgJoGSZZtwovx28vFscK3tC4qfMGq0BApDt55EkMGwwyr
+H2YSuELkMB9EYVykAUAQfhS/5Utthe1c55hooP7prlpNnPtO4Cn87wIJ08c2jCly
+233BJpFYmVg51sUGzWQWCR4Ik7faQX7QlAkmUHab6EvoWDJo7PhMJGCpIJfq7enu
+lM9qK21tCiwi5ynKTeXUJTkQKPDMG3ysgTVSWdRjYJYRDNB7z03EAQyssI8oB1fg
+vvKeLY8cH6WjyeQWK6DMXAryoxx7CVX2Nw61yrN0OGfXtPReAL1jTl29AuauOGcV
+oI896yv5wBuQGjGJz7SmoBOJaRoCOkjHgRQk2sMb+O/xStZoUs9yjkQLyxw5lzMi
+nDa4bsviqEQznpe9ngawgUYNGDLjn3zP198U2cfl+SZvh84rnNvdtnSETPOKwuvm
+nrpjh/LecJEwkVE1LE9sfmKbxXcy7Bct33OGZ24/CjQppDcYu0YlKRn7Sd4u7jHH
+7HNlgtdt6RYqZ6EDV2rF+YMi31xt2vQ3O7Fg1gYzOIAD1SSCGLhb8vrAN10JR1s2
+dcNymt8phrt2xTlFgVvu8muL8pP8wb4HKEJYP2GlliBZb6Brd77p+58zWKCV/9Ov
+5ctIJMqSXZKwYXQQP5ANKqHHZTxmD9xTAG30e+3kBp2TDa4DzRNxOKI3NCNCgXQN
+YEQMv8WqC5lzu/0uZW1LPHQdlnFMuT6+aKylVF10Z0ZGz4Rq8hvjy/a1pmL3U+/r
+1Pfz22K7/LNEI+bn2muLlW/F1nVT3jV6WbdTEhNtwPusWAMutqlKv735nCW2r7DQ
+/157eTUaXF/l51+UmugMvZOL4TIRVqcPVBu5y9OBPjiVuhCV57Z9CqCtvj4MhtrA
+g8mY1cmFYzEET4GpbP5zokMZkBI+UUUs41ED0Y36FHCamYtHBNLbgjMtanEUlhyI
+xlkbmptyKclkmCjH3zNOVC4eDVbpjmfTwUo5VrYW5dpf4UEjd3fopVlbZzJzTLec
+k4K1HWl4E2/qNlil4C+v+oWkwhKRY9ROWyOU9hQL0x6eWvWnO3ZJmYkuL2JQp2p+
+obXlzR24YbEs1N0D24Mq5r+T6WpsGSHpcS9pcBRqLw7yVyXURFW0VEBe/td+Zd/q
+As0v3TgPxX9HkSq1bjl0YvAR7QlbgR+PqxP2BMEXd+rtg/UBjjZtxrJR5EIgn94f
+KFN9IMY7V6K0xyUuklrOGBas2vYSSzZTEM+OLzsLub59zDnulL1+GQ4RgcTKVPcs
+RzS26i1D+arZAqgvvBjw7+n4Ho4Et9UhV+Lvca0rSNNMfesIGer7T1r2XdEZmQz6
+ME7B2OR5CswsUdHd4ks1bJZA2HVXfPVG7gEwNDL/S7yPHqawt5MZB6SqnRHmfW/Y
+ZelGlZA+Uis7d8N32rEuBbFkbLtOBL4RpKuyIV3rmTaJkY2DJvkQkwaWqumO2hBz
+UMP8DxMMO1bYkFPYzg0d/Ixl1FHTiCuPwxrYYM6LxFNuWN4L658tv7QqtcNBoJZY
+nRqScHOzHcOG73ainDrj2K09059gsiqiBBleLg14vtGD1sqP4GEHiMZGcHL6aThN
+M55cWAZXJZA6bU3TI3Wq0mH8lsddV4T8AVRdbwkjYpqDitYPMS0tlq+5Vqqx2+gY
+GWF8M2vpI54jG5xe9N1khDGVMoBLQIw5EvHyu4SvmSKQD9qHnnLF+cGgxCar0x7U
+p6ynPMhBbAbRPeFAkFMb18w/rlP+p1WTXRgp9Wrm1a3lqqMtKzfhGq8JpR4sN7CB
+U175zD6s1TsfbgMxYgVeHBih+vpWGP5duBbT1A27cK3HHnByZmLAMogYupFRtcDA
+4Q64qKZekXmR8iGbupgvNB/er0Liy1cQYbUPCdC4g9EsFeerw1sypF0/HmZWCnKA
+RiA0/WYygiXqrnVZoVVqDGBj/bRGBODQunw7UwxY+GBdPqhU433tlm3Wvef++WMg
+BxM9lbuA8ZFK7eNhbQU4tPpIUwSrTeO3xKuqArmVSDy1R6ZL9ReqY3jNFGur5a41
+QhH8vPzM4H+GuOcAzxQd30hGstiEwf8UXpUENfMomVvvvituteAtRJ3HHveKleid
+GhapRgM72t4R+oShmLt6mVoHN5ZoPtpm/ZWIlEtVZLHLMy92zwZwDAf9+cJ5L9Qs
+W9n782/ZKPLYcPGvUF80hX6ELZLrFjpUmng29yQpVSqe9GtrxDd2ClazX0Nv0K6H
+pFvjxlypHvPWvWwav0kznYv3g1uBXzkpWwqbCTID4OS076MhOfRIskYrosv3pADv
+n8WeQxlmB9uZQjOv+oVhPPXbFgjYa6z3fia8OWY5CByKEiKroG+Ypl5cqw5TzakK
+K5nTKLZ3sYKgnlLdpUoZsobdN48c3OoQVIHTuspjMYhLm4WNQhG3+qqjQGGzqbAJ
+AMoiEEHRa9x+PUyUXPhLI4b8XSEwwLPCbPVn1RuOMKO9fZIFMdNWO2OINB1kwbtC
+NV0mXTbUG0tpZqCRimYR5NKW6X7NzHaEyG5P00shVt342cF3624KWg6oq3h0GDTs
+zV5V7OxXpIVohfPxzk5uCjV/S3Cum6WWeh1Q0/FUEf7lNXGu6VTobo18whXbLqIo
+tJEFk0wcKIyKGUSnIyUPH1i1PizSjEJlM7d+j9S2CqVfc5B8PH04cfbdp/na/vsK
+D9Fh1rIo4ou5vdYgMvsZSUGXFLStHj/oVorBQgPYFLVQgpLBFPE7r2dYYKihEVmT
+nrhijWg+N+R56kmVA29LkKNgsCOzWVjPnn8NPLKjF43VjRGeJ/rJUilujxsUFKD7
+l/8rD0LsDb3b4jQfHcxXfyM7RQcKwErQbgcsKfFyiIA1q2pqX4vUEOlWTZm6cNJY
+WolyVmnWbmdSGnWWg5MJRQWNBFeqeR94Qdkltrx8MEbG9N2qf9Ise/gdfg5AxZQB
+ZzGCCK7J5CcQaAMEpaQoDSz61lYZ5gbRtt0rU2rLUtZ7fIIG4uZufGNM5ycV90tN
+TYtmBq2LwtD0sfpBlu+JnFse764Fm1Ru0vT60n/pqjjr/Mt2lEVnfK6TNMnrN44J
+NNszsS6UbVAPs71/OVhj8lsustbG8B3Y5ukozAIhJB00A2k6K0M4Jr7ahuxhk4dz
+EZ3+yyqn4yxNT9EWmN/zy45ejCDjr/vIpLM6hLN7HfDIJ5GRUTMi2acahujireB6
+jG/HU/nwz5/1ku1kdfXuRolGvw3JgDeVoWa9ELFT0A+6qoC17Qs1F56lYXEfgWUw
+LY/QayluUjv4MLZOTYqBbi7ogK2Qu+TGGKnpKhQPM3qV/haKvFIeTF/YXcLaZflD
+kMI4LoWLnuKu+ipqpo69kAuP4SaeRxuXjXFKiWCd7XnzRHIPzZXut9tC7nmW0j90
+zYnwVJ8+jCgbGnK8qLtymOIzeqScJg7aVacEGjs94vP0e4o0ZrJ3RnZUt2DkAsm+
+F3ZT1ilXlyfF6z6bhXKT7rekRSVSHNhlTpsdWGZ1vJkzJhTKilLlXyHqWTCcA4dx
+Ls+0xt990OErMQ3jMp6HOXEMGWBJxjJeA02oP7ahuSJW+TF98EvSWj3jDuA47+dg
+hd0qfvpP9mPG8trO3Pbpj9ewSgRA3+SLr5H1+f3EBgTDhIJPEq21F1r8z8JEKXBb
+3YrcrTKL3M02V8QmnP4Ch7ncFQRVdVCxp/8HG+afUQnlguh8Zf5b8Wu61YbyZbH0
+xZrHyVRzsRfhMC0uMyoyVRXJLP7CQdme52d2JnCxDqOGFgJCJNrCnMpJCDXBhhZA
+pLeuBT/KeviMqDP1HlECrgouF8DaUuniKSJZkibz2BXjB3JwrxIgs/h7lMON9UWJ
+Ob0NuoCI6pfT0FM6KZdWR1DGCQ0IkrcF4Gz/YW+toY5zBEdkTiTnQFDlwAz4zZIe
+qgexfHNRAHan74WvJmax46pnQv8ojwnkeLCBqsDDPS6bSioQ8LAALH6N5BqXsItK
+V7nJX8eIdfDrF7Mba//FgnXK7T4jNsDSdxYiwaYKdWlkInmmVIcQH9nAK2vZMIC3
+ECMRL64LW64Zwx3UfBSSNuH9aVxdWxAbLec5oyCbLuRX1jqzqsoW30TmxTtsmKOz
+p8bA0MuzCXsDKo1WPRF3dxfK/sVl8/jJ7YR5lqKJ3p1S5tScg8qZJ8lNnSHI0kCR
+ETl4LhbH335q+mnQ9INLoh9QkGI6cQ1IV9sVTgmt7gJ2ZVUydrTmmqbQ7bRaVdek
+6Re/UTjfrdKUe5oz8Y35QkwunaT0Z0dcu7FsmXNHucHCOi6zS3K1HDKF62RKgnF9
+5UVmsH9W0VJM1Bgaz45NAsWTfDPNAuuy1oeDlpOtLAAC5OdBGQNaSRSKn3oRFHEe
+gOojDI1JSJh4GwenadQITYAcYIQCU1oElc9zEthckR5W1LGkV7kYnPOd4g2Jtb8A
+ia+aEvR9N9EF+JncgtQCcnN6mt8VwE3jqt6dQaLaUSXaEJsPiEnR0na5XyzxJqX/
+3UNFKcOJLlIsz0BltyZ9DGl9kr3rZhSjq8vmuSb53rHpsx8an6uMRU8zXJGY2Pil
+LJmj6CuQPgX9Llkx+IxynSnj4uf6g2A2IpdXkbGNoyBrjB96ksAhZX1QqZs5P/Ll
+q/YxZ1BpK3WPrCQ8fuLgU/nZLY8iw5oU5xsgd/LkrOEaKIDnpge0OY1FA/QOywCH
++wbFzksCQHsQfa9o5BhApPPogI4cbE4RKR4/BwgP7L8SYdzX/mr/VktjaZsA7jiU
+JYFnWF+5SirJOeH1IRVDPKIcTp18stj2g0Oszq3L/kXePi9MOMaWyFtc4cIfWdO3
+k5BuzO+rhf4I56o0Hmqa7JoMzwlyC8WFTIeSBV/NRhrwhkjTvqsP/jbemspYhp+9
+uCBD+txdhXgvWgzErbhwpuToCVFJYJ0fRy5DN5iHHxhiYXBV255WNSng4H9/peJx
+WFoO7as4WmVmPwSfZkq+Yb+EGGB4w2ULbGVmZtYf+wcCae40TYn/ua/KHHRjjKRx
+JI3fuinv/ySFtKCm/6jSIccYTMuKC0WgtGCjkCdaik5blQw+x8LxScg04FKqozlO
+ABP9N3x8Et9o4RQKLprobonVwZY8+VujuvxhhEcYAT6CzPQYNHIu4fKw+X8lyRS7
+hTHL/kowaC1tOiPAHtdmfUZcpT1HaBYvH72IBfwAhcxzuEgaKp0uSwKUSq1zNdm0
+ZVvDyu1hUOpr4B7olRpA+SgE9BlBqoaXvfGy3WBGiLuE8HVAlV+MxdV4mwh3wXtq
+ubKWJuOkMtsrgEgLztCNK12eDaAlB+SMuSeVUCQm+0F5lf6SSdci8KuB8GXd1XMj
+Ic9xg7olCmcIJsJovX/AbVJh5MomA5PAbvQz2NoG9VKzh75xbo1h2la32OGkSbiT
+7FbHnSpfzWLItGp+OMVcYo7+zuq6HnqbLwrFriSqpxnFP9iyb/NBEYO5hD4i2exu
+8j0wg+tCugWdN3OTUUfW2OTcDSL8gwBaoh2NJ9rQAG8Plf5vxHKXYyLGK5cXv50d
+a08DxmgLQruPvczbvcC/t+jTIo4sTU9+0hL2h4uLPpQDNKnqMsBgu4MEHYMWtKeC
+i8mJ/pv/UPqGuo/iEsKthNmVvMNQjDuHXaBAldLbJhmyBUDjYjRauuYKGKVYKyIx
+gyn+d4yJc9Pp7Lj9h/qvj6K6/H2lC0gid8Y0zVy70qrHyQHPIDzRqgUqB1EXwBDC
+fFbR9S14sk5+URWNACESB+Mom/+7WT/Pc4mOYlKkgHrm1pSWbkjhu9xSSDMIObYT
+3+vocwbty3LLfLDLI0XJPryYZJEg5HdokDeTrnZymNv3O9id19RrUAG3OiZflchg
+slSb/q9nXhWjT1qr5FZnQ2aUrWcO0/5UnQ03izkzBIBMN6Pz9Hlbb7/I1RnCc+i4
+Cq9tCi8H3znpH2PMtdqwP5qZ9d32ddO+cbozn9rDcKClhG4RGQE2JzOeFQrfzhQM
+Nu5XPGEw50TEtxhnCVPHLro1Y71aJ1nv5AWGrRxY/euthba847kk4gQsiXB1CXwr
+pGiPLfQjsJ1orlme4oGtp4yHV15dqP+fd48U2i3Zbi2heBYgaHSgjBorl7jDfsYx
+UVtK+asz3QA8q+BeOjHYqyTZTgrcc3mEQsCXpPzeRCykxvUwoG3EI0TfopFnQxXQ
+sC12sXJe824h2AgQRwsjN2WOXl2Y0QiSBO1W09St1BZwkg2rSLrzWBgSclxeG4cH
+7HTkiS3upWWofDwXLCpoR2A0XxuH5IDgiUHfaDCSnz3UgOpnKvDKsboy3zVj5xot
+36HoQrV57Cy++jai3r8Feb+5FDnfUHCN88ahkPRX6rLyjj8NiMuxdgAJxXLsUpol
+/oAEWIzQSujwPxEnwLG8WeZpKqkHLfGFZqO4A8XFOrSHpQGRy0H5OFziP5FaisTA
+bSgb+bhLdROpOzU649M6Im7ooZubMeXeL0sebxQVahoY6skmeXINH0PRpnGLB9VQ
+a9RD5oM7UWXUSH0qsjvOcsJBEcfWHDCekJRRUXmw8JXoFTKpTmRihmfEy7QUFaOe
+LhIN6uLklQiF4rmninKKXGlGK8mpbaGKtuueUTb9KXRx1jceKW9Ei/aEXg7neMFB
+k6aDMxEtpddfevNa6FJ6iYIiRLcpEc8AA5XzIsWIZgFEIA1OOeoH8UYn9UoGLLQ4
+tvuuIf9DyYBIytZBfTdQ8IBH/kdLF2tW6d4jSaNJaINR8/W9WbbbqWUiKwwCCANN
+7b38a9ytSneOZIHUd5GrAh2/J6pR87KAV4dA6gcOQQUoZOBuoOt+/pq3sSSH2pmF
+Gqk108H78hDFUOt+2xIdqvemStxiYWMB3vlI6D+KuaQnJiXIg39u5ov2JwwfpPf9
+DcoOxDWQXwcPINgjLT+iv27VIGL0jcxKLsWd1pMhrTqoJK4oK1eIepEk+MhY2IiF
+1ho4mUbuzR/1RWUTzDVrFpZhFMSDA29hU0GB+ADCwx6ucVAXRt704XtR4eQptFse
+fZSkXZv9BfOANRRD1hzijrUIoz1QUqlPDGX/NXqI5H807t6uSecqNAzTnDMkVixg
+wRxVU/vSW6LqyMPBD9NF5sFa5YSV1oggt/06HdHTr/FlGCrCQXtknmCcUnZ/bk13
+QldYLRopD1/JFpxs4yTOIDssYLNA9Ga9PzM7enxIuSK/0mqTqkSW5Ol68yldf/bG
+v+bfOG97n0gVI6XHgBsQ7lvDBzwJZHQA29nwfIUC0rV/ctIC+dThmzHHDdUZJgnC
+tBv/l0ntl7B7hp4tV9nEzGoqs5h4u9JD/DXPNXq7eljFvxDLJ9ZxCxkphm9lcAJb
+yQGxowNmaNMBBr3bYQjtzpaxAAitwjkWQTf/3hHWrKDr5ekiOECkycCGCdjoKaK1
+u345My0qjD1l5D/utGbbswG5v+HqIAkM++aQfxFHnjLWITXDSXF1FhSjxkPh9RHV
+uZkpUSdPtSHT91dcIOvNKYSMshY0Jv+jUxNwTCwpGIIYQLxN2l20wSR3RUGkjVzp
+mjkDHTbPMMF2rmVVrs2kZV+uuTVA2SOPHmrQLlwj2fklrfnHKTlwtUloL6WRxWXj
+/22QY8CxS/KqypWYV+WTUoXKjP525gRWMwQdCZF7CvEhbAkvQhAnBtIkbaiA9vfA
+MgRCW6peHqc50j7xlwLdcc3P7m+5lrOfbj5wujPFaTUdOSRlwPODrourYWJsPttn
+MC45oGWY6Ix45LBmFydxCwB/MwHT1i0VIV/SoCX8ESrfFIL8/3w9LQz5821pu9cu
+Tp48eV3V1pKBZxsL+E4r0h/Vag3Q5CyWuC/K+HpZ54sE6XzKX3xte/VR444BjHWF
+Q17yVINM6vDM6eCEkulgOlz0jPRHM7lmccztZGX4WkvP/JbZ0+qEv6pculBeNriW
+MkKLDGF7/qCmsbWqPWxaZalLtp/SFJTXVycySGE5gLHCFox692BTJfBSBEpTEe+l
+dieedgYdUPLnIzFTLgf1tE/zRoK3TJYF/qcBmHEhvuahPp5/70k5R2m3Y+MhrLaU
+W7N20VdVptEmCPoYxDG8VjJQpzg2Q4i0Mjs9AE7hEbW3Vhkgr2e385FBo0tdq2WY
+1Cm0mLK5je83a3TrLAAMQCufAmaYE5dgjIpMI5E0DpDi+mypF9k9TfUOI8exCLiY
+Wr8LRyYGtL8HCdcME80dXU2brMw0BeVWzU2RKNx5ivtsezk8x1HHvPzRLz3gBNRV
+ieBuk+SxqB+/mTFD28g4OcsKU48Z4RE2fRRlGav9RqClI1srIQFGG3LNEHvrE/Br
+LfqeE+UbfX1NOkHVlBlqjCorOUECA7RgTE1iovCnwaRRtO/RQQrAivQEpPzEdpyo
+8LI/riyGsErdRJIfcYS9fRdPWUfVUReAz/K+CwlWnh/J1vuXRubuMD6Gy5opz+CY
+3vU5zRGdFnwIHYgPjYc+Ys86sG4CQqjM4xQ65ot53t8AoLI9wosBKIvcs3gQTDBr
+zupr4F9FBsjEcY5V4G75z9IuqBKNEPlwX7neW1+P7dz/ck5CBj/uoskmM5Uc/wic
+dJ2ugIFElQty9tHAQTBbynxVguasVld5Mqhiqv//uLH7T0sm0aqhF201vzQkF9tx
+cBwXL177g9w58czfe/YSenmeurgmWWc3pw/jugmO2Cju+fBwkL9NfqxkM5pagcFd
+tosr8Q2sqZ8i7X77DQUwsFaMXXsRYmtcMBbAuJ1fE3Mqx4Linv5mCv+FIzyAqFTy
+MW+OXF6ZEHrKqGUkUAjCzRRF0a3hkFO0SLXACvAJssjkF0/kSbecI3yABdViYMDG
+Dk9Ezl+9TClvR+t4NHdUO82kRj4QOrK/2hbaimUs8aVPn4KsfdPb2clYbzMjZmWF
+yBt8dm1F3paTkP582wNQMs60WfsPINErtbE8QX42KdnMvkcBar43A8nM3Wti3UWR
+XhYN3oewTMsLhCf4dnz4OoPM0ObORnqjqdm7vMksPeOUCqaNQsg4jK5uV+mC/Ey2
+8b78o8V3doY7N78wKePSjrQ83IXIRTBT0xny47zMmntIjNDMWt7bqTM6oK4unIWA
+0/udFA3WzBLRFULS4PKizO3iLMDjS+C8FfRzMldeiArIdzboI7D6UNnG95YGTxyt
+hFbc7iVqDssWUIj+kNaQolX8cBzEHZEbDEnH6TWVBp6Jiu31mW8605sbAqEm2Yxa
+hdRrxNm4vfzanhA3z7YbrSf1N9AiSOTUmvn034KzQnNarcK34ro+OYkiLEoo1kmi
+IWO1poEQYuAps1KlhSvPpdlkDZ5+VI64M2qNquorgnezIeSEyWgH1yj1bcXdBLBc
+l4Agotca8UvhjHLHfRLVjxRZz0guiPCdmhSuDC7V/dHnbaflFbMwo2kAyB/ny7xg
+VRFiLLUHijxyE09uflIK9wDK80vNlyg7BJDtMYVTgfKUy35yc4+SjEdyLUsmLPie
+/ho3T8sHJraSDwBEOZeFEV3yMS2j6lHeKm+9RXUOadUEInFHPzt1yNKpfzD9EUSb
+om8Fht3xIJCADbmkOMEViNK657KzjEiTKT0IBfwSuXeWMl3HleLoSCPp9aD1opsa
+qFl1IMKgkF90grmUhEHhY3xB5qk3ls5yV8lM5zDlaJyOdlRbRv3VK5wv1n3Xz2ha
+BTnSjy848p1mg1hn8YjGDLzAaW8u63TihpVW8OULUWHELmtfK2TQ8Y8na+f1BdwR
+DM8VA94kJLwkBRQLmkKwKhQR7m+cGd7N55hgILoK51G+R3SzdPvw2DxkXz22lufS
+Bniwx+FOffymw4eHtLSFbcQtOtULftvYUD60jyjPSysxBjtCpfJZ2qFDsoX0A5rv
+DfrgLlvJx5rwY+uOe+fN+L3f7Vp4E0//N+FEb28Fxpjfequ5slZREdion6t1j7YH
+VuyYh28bicRHLPD34ZdTsOptJSR9f1eeaaYjbr50OMjzJfdle+uy2gvMZmWv4dFb
+FWIZSMvR7pifp0z7EgUWQtNlaykxua2h1lJTrRq1mdUNwAp3VQ0wlE3B4GDW7uP4
+vg1ST+DWs99fJL3S/aTs71PIDMtgxFjOABtmb2kCgVUulyoxEyCvllGXNNGPXmuK
+mlw7WCUIlDI398K90m5T7EhtDV+CD6TDGakLcM2NJaBlzNyeyRyNRUDRhqGR8tgO
+ef/8cUAmEWw6Nz43b1y0hJDiHLIoxwmN6s0nZGY/V6qzUVdJg3U7TovaYJDWgnEp
+b6xOWthjukD7XMFdkFD0w3KCVP4ZAXsjDbXcrll/WaQ2QzJA2RD+ZW03IQrOoWNu
+cs5hY1haVHLwZ4O43y6b8lNHSyQWDBmpo4UQatXib856q2E4aGrHLv4Cnt4FZ/wr
+aFg0OZbhD8i9JMVCv9bWTEEovra8a/D7RkwDgkPOz3r5BHl3Zufpb4wQtSXf+EzA
+ztidKdlOc6aybEZ+dl8jLu+YH/5cf6+VR3ikKZ+WKItRcYoHYYrYfpJ7hhhEvh+N
+5enS6GbVCr2L52+UiNo18Q0yG5OZej2YOfrUtZFuPw0AYPsfwSs7t7OPw05jTq/d
+8KvjM/EDPCIiYX5lYFPIQ5t9rGm5X4q0m/U1Nt0pMmXs4/pvN9lntgzN2UgCVY4c
+KmNUoes2dZJb7AWYYVkn1oAWuGiebv4HLVLZe/+D4eUap7A3hiRWA+dNS4kXlwfw
+8B1At5kJ1MX0jciEZqCYDMSsCUWijvMkyB0T+XdsFWEi2yuSm5/0nrBBhvZEh6Rg
+r70UV7Fdls+mg+W/8N73jVUXgpXhdfFfXXek8sbLZTjfJFtvE/G5ICSVHe2pK+fN
+ZvPcFXmRS+tZqKGuHDvJoEvSIVUinTPueu9U3t15Lt6ylrbvooBZPvLenkFLG9QU
+0xq2zoRpiW7RlNjUV9zLgJOxA6QK1SBwQs/QSEd+Zzlg2Yo3pvMRbgJZp1sgi8yO
+SdHwVv9rZ05iWovwXDe2WW/YsZv6ZrjmmDJpzLZZygwB3Ausj1u6T9gAAj7PtCiT
+3xSZ7TlUpGXuuS6vOO08kKtwEPjdRQQMjSu6KAg65TlAq1eNhVYKr9febVCFJkg1
+qt/GDuqdmTibfxfuwv8heSC5ZnmZiZCBKZgo/mkgmBmDSveApVVIEp6BToDBdsRa
+nplDOYmOUrWiX2i2yPqxVXgEKQFf4RGwuTtD8NAQNG6mfQ3Aqr+AXIheGDeP+Q4Q
+Z25FytQFpZOfijMvjN/Ljh+HxCpzMv2222FHx4p9N1TMRe6OecPeusl17BpZn7Yx
+AHTmnB+yF0C+2Jgi00Lv9b/7bnjoRpVCT8FHSS0eVnwrxiB9XtYL5/l2s4hm8DR0
+aHomt4CQUFhq/d8wD5Ssv341ajPBnCIddEDAOvW2OBUDobSy5ZDlyaSU1sIVSbvf
+6juBq/hDHhmtnfvs8CrpHikrWhDH6FsKG9GIqy8Nf3ZHgGFLdKlqnGm12AxcfFpl
+Dn2VU9mAtWxMhZGsr9Q5h5wweCmY0dYM4YvXIKmrk+czsHn+Udqz89gjTwt+6wEp
+DkQNP6l4SlbD7UhAfer4ZaYy17Ys6HVM7NM8gSuBze3Im6bWqJ0menXIkxUqhcEX
+gvCgsP7URBvY9tk4T0v/8x+ajuBVTOtCOBXk2Fcy8Oxg5N07oxw+nFEm165ZQOIO
+3HxVEh4Aut33zaCWj+rW/kxYVvUF3wAHbszouQZi9t/Nznlc1ckVvBCYKGka2e2f
+XY7IravI/n7MaBq2pPj6by6Cr80SXhPaKGynPe9e3/4a6OjhHGJV8Cyz50R8quUu
+/a4FXbN6NJh9APeyeduT4aqUctkU3emA/z73vzpFcjiJxeN2DCl19Mh9+5lrI7Bm
+608u0G37q7RF7yVzmSmhF74SWycQIQiOSomcHthxVUjjO++g30TTQJsTmOq8ULor
+RFoec60pmWiDPOmAcUMhJzxyqoH0ydENtQdK/pym9GrhICD+UX+CGagDqUeX6ylF
++QaNAjMDadj385K3J1RQKkjALnbwYjjX89sm/JYoo9bneUPzj7oyXtm96PDRurJx
+vpIOgpfMteo2cEhUWTFx9mjYcBPhEa4cEJyOUWlAtfMlKyWEIt31zAMTF+lIJQNV
+Pu0bvIt2EGNq520IWYP+ES/ZwCv0OXCQjV/jW9tGRORHRJp2aG8PsjWULpzqfl6A
+a/5Jn161VvbaFJe8cUj66atsVV3Byg+wwh+s9g2v/d9/2NZA9eymKIJPZkf+Gap6
+n6WVhswDLLw/dPyQli45H4dkikhiE1zZ1O36Tpgaz73H7HNdoGzjGwH4eHTggl9w
+FynZt95Ho3Uor1tsvTzFUqdtD/yEvoTIraumtBeJz2tnZgL4VGCwSsjizOQ3PWJS
+MyJXTkb6fH4HPqUbIymvjjl83mkOeteDo3te11XMXI6Pa/4+i2Ni8sIRz6gpUSBZ
+Xbvfwzdbtpryx+bmi7I0T94MUF294StFRjXELbn95QU8jHQ2ifwR4J/FGi3rJg9+
+2yiOyhHOuhrGK6goU5wBIMNCn0KAPVc+Blry1hw5ixYfxPhjni7VOxfcdPl4HSWl
+WhYSooHSsFQI9uAK00nXmHdfIlITUHEUkbL8k7JrIqTJWm7RjPuyLui4hDCJWhDt
+2QWhKoau3Sxz60w0uJwdzjZezK+db3meGr1hREvlPWfixUwnl4o2/n2EkCnv4YCY
+MoFqJG5Qb17coDUTLo2GTjV2OuPnHPqWv2u9VXXzE69w/TeMzhb8qgqZkEoQpfIv
+MfMluE9cyx9KwvdrbdA4IP0RZa3SjudTpX+mcPUPdiwDaR/0Oig1xOGXcvwl6n9N
+3R2Oou3bYZNqfwVf8dnmiFhltdvMpjuRP1QBHcVatCx6PAW+1F/dveBq7FNSkZCs
+3WgZZZ/ypQxgD3hrA46xWiTXHdw7B2yUCJ/RKr8raiz0RGnUXim70/lQjrVQiavT
+mYEtU2M5NvOvu12bkOu68FV9w9yb2dJmhRydB1fjf471mHnNgROPSGixtp9Defh/
+6v0ERwKhFyjnpIE/pZO2Mc+cqtTvACwK8g1ZW0MUV4HlJ4epY/LjZpEsfot7jrfO
+u04WQDwA0oFK93D36bD9jtrc8qmIUiwChZNAt2LqmZLV5xi1pbiO1qBhw0EZfJC1
+gIgzlUU9I1597mZk9mqwqXyZC9p2gY0X4i9F5SouAsuNx/hy1rBURsQLNwR7/Neb
+kqB9MFPDZbF6dXN2YgZNbUtYCwRH+1vjYRC8VMxeGmx61DJ3uBQKgcuE7/wg4CfY
+rOD9lCI8wdjJdkTanfte7ihMWv/mWSni5wAXel8tWqWh69JRLqc5QieYbenAlced
+sbzthiLVsPh0kU1A/iGVI/8y6O7Qi4REpJVfKdmhAuQ5lgx90RyVPBNBeM/9HgXF
+9eQKvj0ZiAgzOvFdlrF1Bs2Pb0uc/cg/CvQD+6N8jCesSZo0Kcnet9h2vDz1t8ng
+a9bFLqEAfpWzYK9pYWARa30Vd66liQ3ANfcyQlX3Li/oSoSSkRbyKBc6Mvf21YlY
+dM9NXtCqMMHhMqAgy76n1UesluwBdBW8yfHiAuMsRj49qT9ee4hsxBYGfGU079rd
+1Cd0NayLM58OvfY41WuaFg5ulBpU+V+bDOyUAYx7pRJq3q0A8O1Qos5ClNkqkxI+
+tDAHz8gB3tzTrvPNPxlyUCwmK3MEU7vhmuCQWHYgZe6vMcbQcO4dLri8ZqkpSnST
+VDMZ6QiU/3OUFQX3gEqiJ9QpUgs+pnNmhyo0vJRy9X3svnq6LgWTLWm6rcdq2WfM
+ahA/TmLJXyoSrqj8nf9dGHdxAiOmrxmPM8YxMqN9xU8lCxct61sfXxZ1VG01IIN/
+FI72FnlMCM6E8FwxRY9gkpP1dh8Vv6+gax4Jd2pA53I4Apz6+J6tqDHPjfrzNEhJ
+LxrDESSD/EbmXf1IrK4xaCtG2lJlIXcSKjwasaR5XMPdzODw0cYgxHQe+tz8Qeja
+71MCMvWV4goTjRopmnq8MDbJpatFjTgIKQFxGDlnA83RZdhmt+NV+tFzk8RnxT+V
+sgmoXOiU7ZnV+e0vgvZGDIaP4QFyjN8uoHlo5rMsn0QgNW8W12qRYpyKcX2NTAiA
+Fh+5wCR+xg4S74bZxPNXL0tJbs2HrDkjVglqi9ZPAcvodAeWGkWbJfBnVlbLlKDJ
+ShrPQqEFkAIyh9PKBVOWc29Ur4RxQ32fdmaUYNKli9RuN949ne1Z4482hqqzNy/n
+K19Y6LAhxgX8+IwL3ZPTV8185A5u10KWjPRobdU+he6reoDhJTpLMUNMGeZYDBWk
+ee9bY6YH9wXZ9f+aT+0TQYqOpX4X2zsnx2thnftXx+/zXQWN1ycGvDkWRvV4lV/c
+c2SA/C7JhpOwk8FX02o0xLZ+vAULP/oSsI0gQcGWmZ6Zmlw4uqLCaSqBkrSP3EaX
+6PTpOCUcYd0mwWHbvuJqaH6qVswkjfFMLpKbVSWxM2+kq4jW6hpcjLsbxvK4/m7K
+imBDTxG659GGDWenAOfVLSckkw88f7yhmRxhM8uDrQZf97Xqf9ABGas9fbR+x2pe
+hh9zMIYGG80fZcoDe0jcF5DFbIXp6gx75v6pB+zA+IB85Ab3B/6PLAI1iXtmijfd
+B43TBiy+geVe9w9vt/fnJV88pgVJnDPJGDDi07DHVOlbU6H9EJnQ8PQ2w2qROrQ3
+OXxQsXX80GplyLT1HGjew/OM26ELXpR3PuaW2vu6Sus+Saw57CAwSFkk/pxNf5Vl
+G6mrmigN84hbDNpo3aYfqv0c9AKt7Z6yNZ9aW5d/TbBETnUaJMxi+LgSnLoYyTiR
+Kf3aJ8u5ac/fgc0UhJUJ7F4BZPO+UGzSUtwo7lUHX8FISPQa/JQJBPETPTrVoDcZ
+RbgzU14rvWuXqdt5kD5fsk8+3DHiEDqz0Y2BZNN9lFfKnhvw7+yD/CoOpLeHS4K/
+yfw+DBlnMiFBbcr93sWOVgCcXTCinT1PyHuQURJR3IiZHXAyHcRKJRsUc4YTpvRp
+aIERkdWr3zvpdK8dJhlvWBBEcZhj8ubdAnmHLQk0fZ+toEeUU8oZb8bGML07859W
+vkyHFFKy3iTucmQcIzB0IQ//RKlAhLHK9mW24LQnMOxukf2SuuVzH8oV/p0XoBcV
+M3Sgx0dVpfD3Rkl5xeTu1b6VcxowpkvDF9j19Ht+QanSv6iT6WxizyVUq2Mzg44Q
+jQsfTOJQ6oqC8wAfH2n3pJYEsLiU4YCP68Ha9Jvkz/4oony71Os+UyL6KmTK0VBI
+l/ilrshwk4e+muQWq6Nssa6+XaGFc8QATvGAgMyWhMU2Uj3Uz1zPpoghVeEI5Mq/
+AIcDs8t9gPECc1OmQ00JCJ5bi9YTOVSdHi9iuFqiTT6ywyDd1iLZ2WTy5jiUORxv
+thAQdSCH1t2bH+epQaHG0HzCgUZAjEdx3raEktg+iOSbbTDPaQfg+lJI/ptMMLO6
+lPowX2nvyaivDeWjZE0TfXHh6rmbemo/8Y5s/OXp7EBb64zMlw9/PrSbmX11nCJS
+nuHQi/H+S+qmeV5NDkajGjIMFODx4VvEAIT+vv0y+hUdJbbyA4cY6ZyRePJuH4O+
+7n/76fq9SumBiChycqCIqp0m7/Lgz8M5ibVsT6OglNdXC8c0UHte5S9AZOTUYYKG
+lpsiq95FM6cHCZOsDKcr1oZP3bkuHeFrb1+YrCChRxCDPjA2NRSWIooIRBrs39lh
+XPJtB5aS6A5qNpnNggMm+349x8lnTpnt7FNjiFKx8Nmv9irDuGSyxqQiL1ozZqeL
+ab+rbfFU07ZeCZ1Id/7OgZ28xmo97JVcxm4Q5NvpenCVlzzfaJnTOYBp85fmiXUT
+QpQjbRAN7vFHJAL55fMMfAhV2yxY6HgRWKnfuLy55ZsCWQqyZEtnO4GuSCy/4jRb
+5+Fcj19TwdoavU71WevHiIf4KJxrijw6Tq0GFEtL87CuJbsW9EpAEUdUAT+SiPj+
+2+JaIVUP7K1nR9qkskk+iW673qAv+mBW4VBBBdZcZhYuSj57RzFInYMZ3l8WbKFU
+LabAY7bqIUrKltK3bBELTbyQm28kN3IDe11no4Lal2EG+LLXLD62C+FN1FyT59kW
+esatTaihkvWx9fW9ucE/f/FEQp0md1FsV5JZdBWLmgvrZnExH/fkm1qBDvuAMwru
+3DX8bAsN6JnUKmfNXri0BXmhVvWosdKZQLJiYGw4whAkrhjuPQEXA/skgZyhB0Jv
+3gevLiJBFtK6qcEaHRvndxWt5tuYOMNj7ozTirrYXmiJ9ynxo6mMv8ruWZ0LjBmX
+07hMHsIxYEapSC5wMqnGnBeffhe7H1AuTABQd4Ah19gCwF03LPivAB2yEvVTVJKz
+c0vc+r4aYnKa8J47bRZE3XV2MVwftYa451BshoaLB1rIc1DLDavcqbDos8punhvf
+vQqChe2ew3zm637Eogt5bvhs8qVWBU1AMNIvnFRuMf86bHp6u/crrsFPvWdcFgXY
+JL4ioKJQkBeYxSr2m5gB8IsWf2moVgAFGVIQAYHr8ijDy3XLGSb6Akct+7DbmnEV
+FXw/yIADZVjXK2xohlfCM1aSbfmCpPpO1uJtf8Ww1hShKYFV1fihwXZhlPDtPQbL
+5+IqHgdsVuoogIUSixiaBeubNB20nwjTUS9Uq1QRRE1YLu7F8oMv8f5uYPGikuFe
+COBCqf832xE1d6JcziCNaUUPJveEBN/ahzuQQIOPCnFDxS9W6UR30Tp7G0ryKS6e
+9Wec8STNDUjbTVZNQEOrabtZlxouBxqxXu2KIcWbEkdWKLWKtKs0XA2QM730jQz2
+0OnxvMyocXf2BHeLPGJbq4flllwqwut847KMUs9LTsrBXVcw+TxxS0+uPmqNAPwL
+zR5OeO755CaXSMNUAVG1P0GvcHR9mw2Nfxzfunlg7PT45pqZ4QG0nbmzQyMHDl+k
+UQ8MpYPJgBClsUHQYu9MB4vD7bk+iTSpa3aVgeAn6D1FWadC5lOTI0jrU04YQp7w
+wnLAHLzy9nbkY60l58hRS0SlGNZFYWVoJ59YBJ2AhT9h2w7Gz0rKt1peMXBuRxEN
+GVHq/TuXsfVwwyN1ntho/5p7WyoKopsP1bOX3PdUQfPQ5hzXAJJvk3RNpDpEgeMn
+teKmL4gbkuwcBT4HctWnD7QALXxKq5iNE+jgeN8bZawwnZI4zFGA4lk3TYm2QMIQ
+LmlqPoFJjFShifgVmCA9acCigYKBhijOpMPS/UIWUci1oLEgGTnp1iaDhuISUBEy
+mMzflQk/I025eQt+KYSsIRQ5CSgLzWdpNNjjzBogmr5k6VEApGwfpwRuTyFS3wJX
+AJVGTGNg/yi0zweXkRIiNHhRb7+eBhLhtLGNGHIeTdg5ljVHxbUbe39WkmA6V6uP
+tqPFB0GH9o5SrghUhI5E2vBSQv2H2n+8ZsfarIlbyO5/QeuSbwFiPg+mBM1+ljr7
+o0dHNaB1tITO8f5qZVONO3BQ7OgdT7ozKK0+aFvx8yaQdsIEbi/iAeeIjS4bjfkv
+ENDGSmsYMImxBjoEpetbnjrhR9FLgn8P5ncbJ8/8i12u4RiaoygrBwhLarvg/rRK
+sjY5zXCwGDTh/4A0XBSxpsINYHhGzkBFscDngH1nK3AYcP9f2y3+n8lDOBKyVge3
+t8q9dg8+KsYgtJ+E0Koyb03ZzPOCC9+49Iez8e2Il8XKsHLuiaJhzxK9xI4lEft+
+pxSkuMWbM5Zf+yNVzx8cDJ8lB2v+ViSF9v/KahA1eBJuFXzjb/RbIed7xMUFP8eT
+6q0sHWyQ1t5+Pdf+5RgoIcMRljWciggBcYFqOlopIJwKtZSVZ2JT0UfOAIRrcf90
+c/9mD3h1qpBDU6chM/8XhT5WXWit9CvQ5ke1pBOCdx/JmvdnFSDf1Mqv3P50VoXO
+aUCfgrupvAdD375x3HAGd8uz6U8f7NzbeKSNpHdaPo/qwGTZ/i6luVy3xExOTNdq
+DUYcKtSc5PLXVocxDhzCYYDZ9dRqNqiB2Mm8HAFpBDfI4ZpKyvQ3peORelz0fLyA
+dd3myjlAi67BJVhn4ulsZjiPvqrWk5rg4MsNP8b2sfh4vJVBR9mpaSjyI9EgOCB7
+2+dj6xfJAkpIdIbtrO4k95x3hLgOGkR+kXZibQQ8tbUcsPBkjgBpz9kKgeHdoxCu
+BTMdzgyBhI/wjNPo+ENMzvTp1FWYjQk53hxZEHKujkxo0c+BuSdshFnR/zK1occW
+G8LeRTq5Cs/K0vcIvvxagXYJI/spg/DNARDDA9c0cOEBDkDlJbx3/P9KyTrt8IR2
+Hbiz6FyB5KsD2fnKI+h4d+aVick0cs+DRvMqN0nmQ9kdBxWImo71VXD4wgFROLgN
+//mL005NpQzsTsrkzJlDc+RF/aEfc7RoiGF7sJ2eiQgrTb/goSkFK0pFqm98z+Ki
+y6vY0Os9WzqhDpt2dmxzcfsBb7u8ZbhdkGS+nOo0eFRSBzM4UOzwqyiPsyRRO+Wi
+OTImncPNKOmmiKXlUhaSD1x7fztyrQkzeq1lHiY/v4NbKNlVV+V/Vd3fM5jaQMV6
+lL+KcnnSvzjP1MZdqXeJaycybxMvupLSD2CVI8no8mqZiRgYLzWaWs7WXF1x13m3
+k7JFMrLWBNd2KMxx1ikQ31PPEJ1QnF3B7OwLq6fICEuRIQeZKPmvKhYji8gVsZnV
++hKSvHuuU4qlwb0c3BDuYjiTjL73iGsKUi00Or2YEAIkQG3d674V1jNmKNmB88KR
+KcqjwYRyXj0LlIChbb4y3uyn9ylwW22NZY+QMhwLK7Wc7RmHPnwdB0yBzUMgmo3S
+M5HFTV/xKZQEvyTZxVCRFIeLsEA3UQAYyVgBt0hbwksrMmGO8jfWQRlfHiyKkaqU
+RjwbnNe2Ixl3cn3fBo+fvbsm7ctPpX5jM9RjK0eMJlCZfAwf76xmCguLcbUvNU4v
+4MbuEP2sEjGOTaVAqOaKx0Rq0rIMPC3l/LalaGLretlpyHYnkRoZt5KdWWaNfo80
+tZg/J5xMGIP9WhhMAStA0WEa5fr8yTMFa5/Lo2NrsWFjqe6iKwoY81jtLHarzakr
+GXbhwal4tVRUpLFyrIZuXK1TEx6KK2aeX5HdWCoRruG9/zKnWS8HK1MhjEIFqqVo
+D8nQ1DeaaN6pkzN9QYOXyVycoob9ofuSyrJ0Dg6tRACVtykTtiZYSlmrT1OpwreQ
+FHgg5Knv/jHLWIp81WAn8P6NGD+P4mvo7KGuRP5fBtDYBLRpMDLa/bzlxuWkPm5q
+Il7WXXzryNZ2RiAWZIM7yq+N7VpPH/JorvbswDxiMhbTTnBM+uDzl1jscktE3Ua3
+4F+HvBz6sG8Ck1kVzYLNIoUJBE9x3AitwrzDu+pSNeTyOder/Uh5Cib2wJ+kmVwG
+6kvimcnq5vZyr+hspMNeMg467gTzFhC6fcwY3QBN9rOSEHBHAHjR3TFYzv0iDi2U
+ld1YZsAEPLrD6IZbQpz8IBF7iXrnmsNthRkjcTBns9Ug3iJ2tYj9QJy7+j1B+Fnn
+3tAvgMLkU7EV2FxBQFNKLUNNrwMLF9QDezyBN7Cif8JZOcDBV35uzeJYg75Y55nS
+8KvcTsUzxrxzbuti1L+zEKYG6yKWRtpACEYgZ3OhShpL+Ya+Z6iVE8V+8KsL9+F3
+xC92MNHNB2PsoItEUpnuYiIOigfkxXd6quNg8FSwo/pUljXV6mvRS92EEwd8yFDj
+utZr1wBrP0IsD4TQkI2l9KboNmdjh8s23hXVkk8A782XWS1rJirha/sd8pMZ7qsv
+v0hrgH5Itk8oZhkZf6MUyUBSvGUP/O4QP/mQIPXyTVZPN77PiUqfAOnBc8k8HMvI
+CViM5+QvdJ1TRPAjDBj/juEs5Ms+V0tT3hJzyN2kghLymOwOmrC4FjJvFemIAghC
+4DFqw1qSqjB7oXOexRRYoLf+a0Ic/g79uhW4QPxxVAyi8cCnHVoJBhF/1Y6jmC3L
+3r+s/ZQV8tn5XCubfF95/2MBzwzoSVtlRvwoNbsUkPo6QkAK0cvFxOqM+rx6Cl6m
+uSE0vUUoIneIoV11R3P2ZNpCqJlPNqUy7mBnhErlx/efNMMxXe8v3fzzFvDvYi8R
+nm7rNb/asyAY/DOe7BoeNIT5w6s4deNKjNgdFTh9aZ8w9Tt3l2Gt/NWVlWcxt6Lx
+5D0Qbx+hmtfq5ozl64rLX1wNdVEcK+F/xce7a6pL3W/DdfK4wUaNYifJcnvn+vrs
+hNx7El7ybF0ZKWO6SpxEESzO/C5jjYFeRqxFErO5jN4k7u6KCvq61fYZE+2WQ+Nv
+fpv28epsH51aJOxi712AuzU9I2nhD6iV4AVhCHDvr3dtsbTozXaz/lJiTmbwKimE
+JjduKAiuZDKqO5jR/RDe37fdH6HNvScVJuBUROYpV+NKAQOiB1cc6hOfYc2Ojhqu
+fpNHaMmI40t3+6Qjjqer9i3BfW7ciACEUmnyBOIIreoPfd/ftNmzdgXBhYEGIZia
+FwC+TrspOuFX+ypsRutFpq8o/5Kp/wRdVfmXpgLgWzElg81Lt1RHuQsUO7lwa1fB
+YhYOZbpQm5wg9tAykfXz8aLK0XKlW2b5BvtDlKD5TiAe0UnbeI2BbIgb8EhC8P0w
+CczG1vMzaSi5WXJmxwQf5VINW7YRy/ZYLhP7LG1kQE5Kb8RYWpqgdFY5SfAgW49g
+LFCnJgsqTEbP54uAAQjb8jqcKwPUqYSGUlBy7ULQa54pk0Kb++Jq4RnldgA/mfun
+GhE8laql1+c+naMM3NcpkOrHlAjFfLIC383qxEtyRNvUwxFHCr+Hc5cRFibqUJ1o
+e6YC2dJFhuFNhSifce8Qd25T+gayuF8/lVXgeQcwWvAx5L6F3LK6NRHN+o+rHGPr
+vRycuHHMrsJirykKQMGapiVQzUJBz7trz1TJ4Xbd4xEw8fYigcduP8KaAbvcyOni
+FbyVOthLAt77RTCIsJB7ynsjt1Ujh3sQl7cEtjFqEUK6os9+Vkx2INChFLzr3YoS
+4Ceh1m1Xgk4jEoMpaaMAAcDz+QN99VMkPlKFwqeNdc1D1VN7/5bNqcOrHxh+cEgE
+N78EdUeJvQ9biI+lenkX0swuDQ18Ig225lunNFDuL7VebNEMD9iTEViXDheYE6d1
+DtAh6l+6ZJBw29Fa4iMZDWYWQnawU4I8eb1zHpQPm6T5jeKcMbf91TN8ooZ15Vgv
+mSAi1aQ8CSmAcIRzXnYvEBT7NjgOmPuV3quuTWEqAVh51+953wGhM+x7uVq2vSdf
+PsLpsq+naudJ/fQfyVExbbzl4rU/h7eHr6WmBGd7v1QzhY6viFE6OBPBXwYx3c6t
+H0ki9/mjielh9a511eAImhQVjK3VweASX9Jsslf8JDHS2kO+v25/vgTkHlcFkGc1
+FJnEnTiGY/FV70HkbwEKrcQcNo6hfVW6SNhaQ01i1c57wqmwJO2VC7UEPALCQkwu
+T9FLEuLLwFX24ZLK//VM4znyL7hiCf8AQdSQ3YmvpJrUlexyulevduu0EQyqv7Rq
+IZyruztwmL2gmIMYxe/fSM9Oid8sfB+jxhzIgeZGc2rjM1Dyx03PuhQheDdGvCsm
+rFmBG6tTCcrUomGg3T0lRLkc/EO+kO54cU427rnpyHLyx+eIJvpv8xLQUJvIH8lN
+Sc+gs0mYLJmTX98ungWpxtPTCRVY7he2+WpQ50e+zKkplRjMH+03iL0+cIJuU7jG
+YIerESFk95uZIMwI0kaxfVJuJ6HtrZPn0IsKf1tMP3FcXfMM2T4T1lDtEsFgIilg
+lYvHYVUWFMQca+Ifnygq9Y5fYtC6HUoQFKKT5rXOfY8VZNRzPAhCfGeCTYmull1i
+CfAJeukEXo1d2Ne8Cu8OHiflYOVFWVGIiHPZG94Pw7u5m3tCmnvWvxYXdK202qgi
+tw4uA+6TTyJb1/I/uX/OHKLbTUVsoV9iD9UVETRuISlHBUEutqtciVBS05vJF2+e
+uxYlRJWi3bQWpuQahzIWo/o1QskPshU28prgElLZFwXu1m564VmjzS5k4tgWaQOJ
+muhkBiKPNJKNRncjduzBqeNJr1zd4uINv9JmAnBWh81DyM42rFEpMQNR9BazD5jh
+NWo/7LSkr0n3TTcV02lqj8VzmyxIvM2whxHyCcukNTN9gMI1EiY8cBaPeSOkwiwq
+CNZIEUPQF9r4e/VqMTntdtRqSrKnb+B6076obf0EVXOSYrA8tewk+lVZrof9kyVT
+3DulxUTklNsZx74/y+3iOT7B2HzPvTKgkrIgXgNtxkK/MJi5Zn9EGA14ZetjIFzZ
+TKEjN6h5uR58ETg6CfA2LpLZlQC7Aj/9otlkvytLMigZiX4m5R7mqajBzZdk2nr5
+TK+/no/Fy5rK2HJu8NOfXfxJIU3ver3gu9Jyn86EGJMcgTRJxCi4wF9VW/M69Dn/
+OSM2B6yLu8P6Mc3Lr3jPpUlcXbonqdlhGLwXuK/NhzXwQc9ZVz4Bt4niaAP2qbo9
+AMlf8d0+7LbPFgKpAPimL882x5Si/bD6Ck1CPcY1nvwFrZW3ZmctSYI2dbZSGVaM
+7z3XK3Q1YgwrF14tR2H8dqhO2GbpXfrpOKV5a3KwHxnMzMAopxyITBu4RqfL9mLH
+PzsMFlL6LG2oi9HJzu/GA1cYiiRK0ivRJl4jyyIJWIbg11KJNPCT/Ed6pbTb0j2N
+s4o/92xzq8YMmHdVHhBJ/rXxuluFld0og3FFlC0uQM6xnXQNGP1Vr3otbgx6UgIA
+CZwgPB2dY0ge3whUdZTcQ6Z1OhbDiGkoP2OfqHTAnUYrRcPFvDpClEJAMeu11rBl
+Sz5pyq+862RRjPYKeiGOINOhWQH4b3szv4/rURiYknxFEWeeto3qdz65utndFYHS
+shECMAwFeaqgh18MvVEbQ1wrKm+0HMkg/tAfWfW5XX8gAJk6ib/09Bl0RIx5UPQe
+WZAdwm7fEr/herOzYRbhJyit/QBNH77BkvZgVJz2Q/1mk79jZGp4TXZFnMx3NjCX
+Wpi3GlGTTMnC8NQ5rl0k2tXoYDwuV2D7Y8j2Oh1r4zE/MqqlAeaNZmYL/iGgao8y
+6ZqWJx1pr3+2MAQH8EmfRCiiVpOikgaQfWrv7fZZ1nXhMXrcCA/K1fe8tVI6Jqv1
+vLdPjg0LUreCdcHGKQW2fZqInQUGKZubTLnyE5qrIxCkq+R/yDyFyXjD80ikmHe6
+vpd60xnRHkjPWs+CQkNXXJPftjv4jq2HU9cvLHWBeEpEn3jK3T4bHuPc5iU2yVF7
+qBRpjNPIxhJKxSFIOKylLKgMklbrxfsAcW6WSj7qx3P04CFwEIsiO5QvuaeMDn8c
+qlStrdzWl+uCNPLfRmtTKx1ET5Mii4AkicqDmQlXlC4eBBa4Xlexeel2ExQoZf13
+Ha7vBmQvn6TbIBn4Wqa8EnrIDeOVcLIyAHVrFIh9W9u11bahbhlOVTMZY5tfPDw2
+oh4UGP/rLHy0E4IaxXgvlSjFrS6fnXkAIMmPN7zfy1oW348mgxz45tAhQ/g5C6xI
+Pia4HVnAGDVOj8ahV8dSkIdX9EZBC0vgDsLEJF5zJOJmoHD5d7RjM+OFSwqH4lRB
+yv5Sfv04yizQNKVJ1nE4mYfqiGgjlAXpXuo3y5bQ4qApQ5GCyX0S0AzpKqG69eMl
+OFuH203BrGQZGTjVNGX8o77dQw5Fp4DCzDPwgOcgJWHT915nOKinGvpNqX9qrdm1
+tXuS5cJ9/1lule0yw17SI3DIVIOny/XqlTEDIkysEs0DszNVzubAU++xPZkWlHuD
+cVF5ay57tiOkB9KzHOmXS3Q9woy+5aLB9ZjtumZU3R0ekaRMhVBA/GTcjIe34m2n
+P0Wiio4gBv6mhpp5B/5+sjma0KEcldzuiTnzZlKRsVUwyyP5Y0oh1jib8vLA5Sgq
+gGbJvZ+MW94aAk71FZme4a5QXdAC0conSIAEYG7AtRH6PqFkzKafevEE8BY5Le6G
+BqLg6BGIaSqHBl12vI30L5qXepey67DHrnYt4Xf1S95ysWirBoJk0x7j7jqGWyGj
+rXChHuX3WIt10s2cU2UB44uMf81etiik8YiBzxMKvR6DnrMqT/EqrHWis/bkNoPc
+3dRTX2odkfO4EZqrl6EgqjOkGwAl5jWXn9VCIn3qOGPiD0e1nV1XqUuhobOMmwia
+mX9Ypy5ybUYSYD0v4d8d9+Xt4/sgHY00E0yiH5etFFOJ5rnIp/SP5zoSbs36MoWV
+eN71IkmEQwgHLtAOYLvQehu+0nnI9siKVMFgevvVqNoudXD2Fg5Dna5Lazhg17jP
+fyYgzBuAKrI7lHz5L8FVv2uhz5g6/oz9HKeF7GD43xYwcpq53/6fg9O7pEb3FdgN
+rCHVjQTvAOZSghxbqbjWbKHrRb/1ypx+1lbt9XgEBkoPEiKUKVCpTUEUpz3Iwteq
+oF0R8jNXkxzbKEDjUr08vIGA5kOkl69SW4cOkSpAW6kjKdySBO2tZwEkU7di1bwX
+6prQvGpxu+uw04owr9TDaTBImmJm47ZPLdWBkrim2CaQPGQYr2hcPTHtG/zTxRui
+ZhUTQep4jtRTApA6sz2fwjQ2lkiUitIAHPhVaCYM5EY7vQ4aVQQxlHBW2iYRQwdp
+XzihnclF4VrZgb1XrI7F16UL6+pSyI14zBNlA+hQekseJJEc1RefrZNxivcRyHhD
+fSOBUbbxchZGygYzmYUb27BL9KUGM3PF7Pr33kcFJlaCIh+u3jrIZD79TLCdoGya
+qH0f8Md8+76QhpRGdoFIz7CC337cbE5pabge1yuLcRmrTeNWeNGv5XFmszfLymdw
+BFwvXWhbZgR1hw/1vM3QYotVv5SEZrJ7CBnYjQc7jkS4h1TS/1PRKc4by45UyjY4
+N9LrtnO5h1jKasZiaBkO1qQhfBdsuVyqqyJiSevGb31gRVQ+8rBP7F28hsTjw8Gu
+9XCfnhi6fg4j3ffLzALuG8r77pQoiBZurizJmaMYNsZQ4ES5nL6lb04HtaprtgEE
+cL4VMTlRtHWwtoNL0g8FLdKd9tyaW8+BjipkkTjKWCWLS5TWVmuU05P6SHMLJwon
+LNGMCvbpfLaPM9pAQFTHSY711cF9dxk5KtNDiiXU9KjFc7zG/1SBFBvTfHf5aLvn
+J8efAu2/TiYjR3KFO32h/SP1qNxNmdLb1GRj0YR3uuiBvtpCqT0Ket+utBEbfWpS
+Lt8+1Z04x5UZLVqd4xWUYlYhK82x28GBHx8iISuXJlgonnwOb2tmys/C2xPFRP3J
+XKaPeE7D+AAvYoWe3wviNdzKdB4Vxc1NGmSbDIIXCZGDmquUqIRI6bHh+HdxJWJU
+pheeGMR+MGkyKFdTUe2SupO6fqRdG2OFZ8pg9Ds+pHj9fqZxaPhjLN6MQ/71L4+W
+ZLNrR09HGXPUpUW4iqk6LLoKLPGB7SNzmxbG+GYwm26WJ370JaiKHyggpdinBAX3
+viOOGxmUn6DajySfGnT3gPc7X7i8nmEWkjJR/tgETCTjkV8RWmoJOb/vuKOaX0Z1
+KoLXnHs0KlrsXGrSdwN6bgb79JB867lK/f5bQWZOcLkftdabPnfZx+eLEs3W+DhM
+qbXM7AlVB3F/RD2vcweYzDC8iN0bsDawPmo8M+vDN7Z962eqZ4YwODPVZfraHeg1
+OAycZdCvRX7mtOtOtGMMLebkDtd4+yEJC70bF6xHa3vhjOlVrm9MzBYmTCiv9DOD
+Iw6a/aqEz4V+exGArndWV84gd0XZ6S0zgDmm/3aX8bVGeHGKXTlOORtb3gvDO5nx
+73zlxQrgpG6HoZbuFVK40fjOXKybav6j1a/bsho01Yltm381fiVU+RlsIYmof6RJ
+ZuvCPLROcARqzSu3HA1MAkbqOp52hXHfp8d2/oraq9Ya6j+ur3OgxZMTRive/mF7
+3gB+ml+gtmF3VIOAVki5K1B/D0GunzqhXeLcykGZGDg3MeCLPU38bpO4k6k+Pm7V
+YFFncgRrERTSOJD+dDWxgrTh/7Xx8spubM2aumO/JwVn4qXteCFNis8xUNrkHIyZ
+wSSuxKsHP7dezZZKeIWwFesVigcDXuqiQG7urB/qe3HrPPkRNMS/cn2fPkZr89CY
+UihoAtXI6sIl9CmxV1CZf0JwVtze8hiNQ9QZccef6JpRrz+9oFJcDJi+7NlSlVk+
+AdD3l9UiVbfHzmS/XmyJSjcJUyUEkfYCSgcdd9a2BJfn133nkOhNokTPTS06wgor
++wZZHKggWivB/m3UbV2KQJeMnqDb+8uv1yEnA6WT9pZWa+wpWVZurwN8fJsdFiih
+dh+d0AB8jmhJswWzrKTqECA9FWQvChitKdEnxdz5uk+RLSNlC23s34vYO5FRoe3N
+/QDwU1rI5ujYgPNiLmUFIgOPD3R5WK84pAL1K+Pv5BDeK1cwEfRYoFWhOvd8sOPy
+ISCVxd8mLjIWS1hcpNR8GGl/SXC6HrPYKriA9TQxBsKlCwSiX2dwbjxM4WgnECM1
+q/Oy7N2AwltqmjxCP2a75quyoSixp6oaT+L9Q6we+h8DxM4VjcB74AgG/9doQuL0
+T8fjH11NUGkVOoXTKxhNGgKxp2h2aHaGGkUoC3cgJbYU7MRau7TB2vheECnyyly0
+G3vv0S3G6f6tJXwNepptYWtHC7FwNErq4v0wJpdarN9aNPv/A5jO7iCr2VpSFM27
+S0hQHTfCVfP7BoejDs+ZE2yQMfmQJofB5crqbfMfs9jlD8R9o8Cyoxv/U/HAduqb
+OavaoEa+xyhlO1VUQvsbCQ1gE24y/Lb4mwNIR+skTQeP5p2hraecgE/MTXfQl1cn
+HC4QsOeixP7Jou2AafJ0bm8GDalAfqRVKabzvuo95rbaLDcA9gGQ4up3G334WDRL
+3i8iqlhR79JcMJtrORmhCFoAAZDNFLeYSWfMta+zKTu1K4Gk9HF80j1Tu6hdMuH5
+eS9/DhGhLoI5VeCUvjNP0S72Z6GNemb0DbzYpn9ClnZybzsno7wderlDjfpBQbT+
+aCJ7J/0D2YwXYwQlC370wC7F4h0gbjslzWkPxKMM2O4SahjS5yx99ID3aZ6G/YBd
+zjVcXzYLKW6dJky5OTs5B/rJT+tWNdyzxWKKgo5ngYLahHlIbFyTrTJUu9yfiRwl
+qsM2/VXBtI1UsbFLdX4oQbSyoHlBdnDW9FZpPF5DgQgIrNbUNJ5Zkw1T4JSXMB4i
+usyJiJQgCsegGzpUxp51WhlzGF4b3Sf2HQ/X93s9tIt3GFfdmUm5ZLLvgnxmHgOA
+GsQrkDX6QPorla0yDJwpHcv/QuYmQycUPD9/wP0hc5tx/8Xxal8Fz4y4oN/mNw2U
+C6Cmz0tKyjqmQPnSqeTohfrw3ADRA8LKs0kBQvRlWV/+lqq5sJz6t79sdJyL7Uln
+IRNPnqI3Ac8n+ouR9/YYFeW8EzDGNiwXL+dWlvN9/iLtP/TLZSFz/XqoM+D9jAcQ
+G3BobYeVITzDFTpddCqx8iTsYjRDoMbDKQ07OOy0oRRBxR+iOMa6UcdFurYxG+xG
+B8aIP5knjV9eLcbJfr3n2PQ2jLgxQTRAwnYwbtie4wfTLPSy27MUZ7uNFJmsHPi+
+3eREyb1s3Jh0hVx/JlbKmCda17P5xgQeilUGjVY8vVybysLz6LDChznrmn6lbHQE
+EdA4srFUgxFq5MK9kK0RZiJjyWkioBPU/v3oAKCvraamqKNNjyzNiWtg5iZohk76
+LstaCy5SPsSEkGvn9H06dNNxFr4mFQDa9XtQtLuVL84mwkXu23QzA30NtLUDDNC1
+XBBAYJlgyl5loCUwwY3vXhbzV6q/EE4BnIdRq80EvZ3mb11JYZClfIHf2vXo+Tpl
+P8gZhpwhJpM2MuxUDkgZYTLZ1EFF+aFyx8Mt+hAnsdbJwf856S7U8TXZE7tBgWwF
+nckW8GcYE9pBF+fVEWeSkxs53yY1cvsV5lyfgEbnN9AohMGKk8Z973i2OEdL3vQz
+pc2IyivoT/38daI+XJG+7tSOOesLp2mWEH2ZXJq7vHO0HDAlYwtmlsrrlhj2GvNZ
+Co+DkaZao82QKAKANJFPTCA28N8HsBQYZbHOmioqTl7e2ie51O1sKPkLfY4OtFU5
+E6I4/QGmK5qoV3O4ZUR70bTHFtWtgDIXn2/9zLIFGxBz5Ty3wOHFQiJOSqxyWPKA
+Q68nmiOw2X+lZK9YIio11ZKpX9VJ5E5jU4LGvz5BVKoo28HOIXqL+OswxVxCZUBt
+URMoSuE671XXco4uMdvkSKCvQSwfWprLlA+4x0675wbgNi4zSqTG7/U5byt+A1nN
+4/R72+YAIYV11vjlArfdOw3CR+Dw01Tgn5uBXGmndNniD5QBh+C1/IlpTcqwS9fy
+8Rja+b+nHaAkaJE7jvLN1/PxMuMFrsRHcAt3G4BUdsGrM9kAb/j1V7+KdtzICPVZ
+CChvtFlUMhcaB2eNj5sc0CG/169YKiC6j2+uY2WBqTvZsAIhT66lNWVb/aEx7vGD
+78/OdcWnRzpiAFME/7b5GmR3wXAYUNY0Sb5iokcNZi329SwovGwk3oGJTArDNP6+
+NPiA0eTiI9ZuIxaGAFqvplPrDLmTQnwkmzhYsTJS1tm24c+I8bDHCB+XaOUUuTdS
+Cnr8+vstBeVbfngwAmNCtkwdV9eeDUZaJ9rncqorvqrvL01PoUw9Fy/4MhtYKuc0
+opby/nX/KDj2C4FtHLEjVIKlVIebIpKtoQ0oohz1Ktcqn3Jv0gE90h7xhVicbwFs
+7Azej3Ol3HWhPHUqRN7nXuDeok9PRk6y4z79gIzVWeGuPADDUr/Puknsn2f2kzch
+nHKh1Dfz6KqZSUL0gniUGmvkaqY7y40PWFUh+UDnZETrSz3Vex0B90JglYsWji3v
+Ugx+32a1OWYFslWOR27lYaEDzn08p1HOQsRnCQ4yv+wnHbtrhxJWEPuLN7XJEQXF
+I5uobWV8HOzA2zGj6dxedSEqcexkdCDRuNdW+qHn4A+mjhVjyU2Hr5U8SvV/GSrj
+S3lDYE5fgybPLdIr07t+/KwYHdysHnuqSonQ5YPRpQ+UayEi0HYniAIGICa6x4RV
+30WAtXK6iso3jpZ6kKz2a8ZnoLmnQV9EqPyNwDUi1SI0zrH4UDarOonlUx4Us4YB
+pepxMvtfS1OMfcLNAerF3QUyTKsyN192PQhySRujaSRbperbbLcqz7ZKS2Kg37Ld
+U1LRLcppkuHH+41eVRN+3/pD4P0Zti4Bs9EY9YDcz3GCX99nZdpxyXYmvXfJc6SJ
+RYHc8YPYCbsJ3Nv/psapo2Tk935esAUSbx2kAhf9KbARzl2pZxasNrAlac6YtGt4
+1zb6uiljiy8OD13QiELlkcUVYd28Vgwraul8Tu7oRL61G45xLpVQKjS/Qc8WmwWe
+F7Nf5sk1+6tRLtP8nPnFAFDt+Lbv32kNbwgsO5jt0pr0GPSLlhlem1DhVG6wlBJP
+Frgp4AH1FEM+5yYRqS2z3J4o5vpEShqxQJWU+vVnEI/NPbH8dpDXtEKcCYkAjUl7
+ciQQvFmFA4P+DattSqopUzN9ZmKETpi+wMhBad1ZwSSE8olzpKwrZkpFfFKi8Xwk
+zM1Kxn668mM/OOm71jdvb6pCwBLLLi18poC5m6q4cqwn7d3u2glmocqQHUY88wog
+jxd5DtW90Ymozlm2qEweP5b1M3ylvMXcOnmazLPROUhw3DDbYW85ZUF10AUzo5my
+sUM19c0YSjQ//emfwXo6rYaX0vzk85xXzjHamM0dUdNNZe6wamTCejtxjXGQjxk1
+3C2MhsNL8QySRGETv2LlTGndZU9a45pucZGZ8SHuYOP7Y3YrQ2LcoKcjMDLAe+Ew
+TPkY4XXfQth3ck9nVxvVVEjBY8JLcQbZgtD26i0+iUJ5rpmWsBClvil9gRlJrqOh
+h66+N7v8UYlEG15ryprwBzBUDQJc7ZPMW7PaDCAHaa4oo1Mn4xb4qeeOUQ98UIJ3
+WBRXDQfyIdMjGQc+A9Fz0oZBQa06jMhz+7+5OW/3wO6ab0LpCPDAiDICjsevTMxs
+S7rCd7ED4PUwdupT2Y2bc4MjoAd/z5BVJBfUTwRcNir2d3GCSIXD2pCnKPkB/ib3
+zq0vQ+RHAfd4vfpKFWcfCT9YdCUCd2dhS+ZHhmo7ybWVAQ+0WGbC0+YwY5LB/XJY
+7MLyorgXsP+dX/BhuzmrkBi1nFDpyeBUSBVz4JOdYKNEMRQ6yIZc452gXCX6EeBx
+IgW/5yn4uEQPN2P4/hSE4sh2tGJ3oYd85CF6kgs49YDNiTfxAfZK7X99pXYoRR6B
+ZvXNtFTL0LnUDZsLYiMv3/S3NGpVEryOEiwYmvFjM63Wf4iGqfFpP2Y/7M0vRc7E
+qE057VQ6g97zgJzRjk+FdLjU58rCCaPvwpvqoZ5VNiAyDfEkKfSo8xDMVoEo3v26
+ocIBWwDfeQb03dnoB0xIdM+A0u0Xe1ThPbeVrZ1qycdA4lp/BU/HjjG0KlqR8ake
+r49alFhb7KLqzOB9So/IgHKWCyMs6BY8UIrgjPkfO//wteu8jYRpLdWuXjL6UMHP
+X2KAV+SKPvOp3CLl7UUmZYfMN4woLdmEf0Z1KjBXuaPevec/z0ANHKDy27EUznLN
+kye2aGk1rb69Y+CC4lsj21GKGvmEu8gMsftywqJc/dc2Yr+xAyjnQxVOCARdiCq+
+sdMufbcuyGp8VGPmmWdqK+hhtfpsmBvvyyTNS5KCMQTexe7eE5Q2pmUMiWS2w2kH
+WwU/5rOazPR8Pa7hwdmk14RFhOQegCUIVxg1LMXoxG6/EBzgnCWRn5gKhNVemjAn
+Kd7yLbVUrfPBAnHeQmcQz1c3No8Hw9ubVqVNIExp6bNQqJt2Us7QIowYAFgbTRvb
+b9VW8JNzvMdc75djUf9QttJvDXIDwcj3yo4UJQ0JyDtqcZL2Z7J1b0C60O2xehS4
+AiFejft7kYeURiVi1L21AFJ2JaH9B6PJPIOCI9b5CTFaz5Pjd9T0G7vZDxQWdAeD
+/8MqTOiN7FKEy7XOh369Hu5zksGfAZR6rWeZvkfQrMdu4VqvHbaj4vBc/R9gQBtK
+LE+8JYQMccMyLR0QU94BzUu4nesZwKmhC9ZBstuACMkgCR4iwp460vd5Oj9jicuV
+xPgxs4+ZHLEkT10vCfyiJ0Wc/Q7DWjrVgcZ4mhmpT2qnuFy08fbbE6KoQeThA9+X
+ewgMsycGf07f6U1iPHQ5djlXkWOFKZa89utl5oGVo17A3eS7bQVu8WJxmkvilrQ/
+tNURS77rW6bf9sbfsQoyES59ZVNg13dGCt3pywTJolX0k6KBaL/YVCy3kAEJ80i5
+AZyeVmqvVBq8trEpF0XmZXHnqltv+1B+NcZZz3n7YkEfie//+Za6cLkoY6+KLkj0
+8ZnysXeY6w/UnT3WzfI+mPBiSEGyp5W4RqIz7w07BsOpBEmQaKdPeXz+Tf1jdOx9
+R+PZyc0bWGMVnTNVqYNOy1zKw8kf3pGOFjnBCsaXEjzJdXi4Y6MwshKhNv83XRIJ
+teFKNbhPIsTOfREeRc9EfP/emacz4Xr6+w+I6MCcYhq2zwQsUIYFkNn4GgRXRA5h
+KfGTtotXPrFdhSCJx6wkkhxOKe7PFeUuoDgeJ4A+HFJeE2slrZGx54s6GvlFLaWb
+JbHm/6iFFv0r3TeVmsi7WE2+iLss32wJq3fyJwSqP6RCydjSnb00P5WaYiWiYsZa
+YnOMHQj6BkNVZklSErUKe5DmfZkxtP1EdfG6xChOphf1p2mBkAIIp77Mj4xPhb3d
+cbWjvmL4DWMTgtqx1NTI9sAxNBdyiipJ/W6fXoZ1U+pOBQLnULo5PwjErRLfhJjJ
+1CV3bCZrg9sDqIICLHt9f5lh+pOyinIlgLc94ee982e4/F+U82hPSNR5TGtiyOnC
+w+hzKrPdeLc+dH6nqy2EwM63+FXpsswPxYODNMgYUFvYoBIqgRLA0EoKHyo61R1y
+EMrXby2FYHUK86UgYbLco7UN50GXQGMGWJ/NLkVFUagsaqYBhxumL2BqOUD785nd
+k6tmvfnPZgi64u8T24EgCwQBLP+/unWrdq6oNq7u6+qFz5YBOmii7l/cnkP53zJI
+AIDIRs8rPfXoGd82tYlxlLdoOVT89roJzdMgodIHwzmSnk9Fh9g5d8sOGIykNUa0
+5CO1yLYO6+PObYW4tnFFKmsW6QJFxbNLl0jh9TP+vtGdxnzc+K6HWP4vgzCCLaJj
+FkZfNmJG/P6WxX0LIJl3h4GiO4YqI3vTrHSwdBH8BZa7BIqJ/DD5effzyoSc9XzH
+80oQhAR6HY5vcU/tJNLotqPQ8G0fg03FNYYvWUvPTC5JPdU3ZzTKLEYtotEQYDsY
+V1uSYiPI0xjtIuPGzDW8n1pom4xLKbyJNVvjPjwrmc8wYHqAii1qly5CLME+0x67
+cnphOiheXGAiIuUE223490lVWnxJ5CLqLX3vd+qOEoIkNvWIL1f91wkYe8TUoCiA
+bPNMEcEtLHjQhXF0DM4fCsS2HeD0iA3wg6kfD4y4y8b2bAUojNMuB1QZCK8APLdD
+4IYjna5zD2NBc4+9Q4NxJlEgL9YEAhEFw62h4VLBlLFJjXJ1hZ0/hArQvy4SOkPW
+xAIsEdeAWQ9qdg5fGBOSxvRotQMfQ/g84Ams7ztlbRhqO0h46LhRRBMQjaXibdDj
+Dloeu7sLuJThyI4L42xU9GUYDEi6XPUbhpxfpoiQ6FFpF8DV9AKSBz7dqmtiyk+1
+XkYjTZsT25BIH/nqeu3CuO32MVkPqo/5MVQF18m72/Ag/NbBNaGuS4R1bK5BdZTw
+Bt8AoROf24Pf11U3tp6O/vh5uIwDkaFsVrS/tVw8VEFLy2zJV7RPgYqRMT0OGUrv
+nlySGmHZm58WOxyMtvnN5dsXqwgxihUTmXIRbKNVpvKVUQMCGRLEYx3SSYG9ttfy
+yFr/R6sQdv4A1fFvCDJauP/NdhRflucdAft3mDV/0TEZmHjBUNH2KDNC2HsDKgji
+/5StB0dzGQEFV39wATzCEehYgEdUaL4GfdIhkFW4iCtn/ZCmRlthtlVXsIX3Ze0j
+z6sBEcOnh37E8mMPagZ4hhw6RNrcCY9clqHZAb/hXGfeTvPNbX/Xuzn6PE7zcYu5
+uPlxqVnvSA8Z4o/vrkWI8DiFppJiDtVH293t3hadvN6DCAqmDS6LkdoQ5JPoj6Tj
+Ju+nBq8n3Tj2zEMKoHuzeOKfbMrO4372Vnu3U2eZ1gtqcJvnTI6WxcQ46zxNK+/O
+14W/a7BZlgSlbEVAbS35auAf3vnR3JwNQYDdMIT269caLhBlH/dJ/ADsg14uoP0m
+7w1HVRXpJaJYpz0TJsVChkovKvJbsk/5/Fl7G66TezLcgd7YAUl9zptHWxwjnus4
+GbtpqIDk/4Hif00NQhlcxpoQ/RMVNHE3pTYKI0/Ewm0Ux8arRZlnDdfpEkVKON0W
+9+B66QSPuap0g1/iNpl4NT9E+wdz3R4YbE/nnYhlBJUNkN+5Wjb+vRvbbZjjymXC
+wB7a27gyt6BdGD4/RI+t7WpTJq6b+rrDufsWDxZSSIjU2s/gx54wO4sYrNLqjWPo
++5W5V1x7xQeJmcGs1gu/VY6HKhut30mZ5YE9GfbR2qhbUQlJ7t3N5hiN7VPjsJ/T
+kCeobDL7tWiwiQw7xWDNnidey6p508WnscostM1hE6ovzZB6tRBAc1KOm0mnSSMv
+NrKW1GUDVUtvCJoh3Hzez9KFbfWsEQFi8fAiQzQy8d3VguUr2sPK6/UBtKDcByyD
+qU8YcSgD5Br4PoA2LHWIFl7eSUzizWH8PjdVRDC5R76HDKd7jkPcra6s/W8hwYk5
+3pIWs5Qzx4lQyOU45NNA5GOvxlSh1bzY4D+udqquhqFScde+zXWnYMmpBEyekhT2
+pQRqUxCjH+vPCXjqrMKoiDjf79bJg0HhBeH4SvtyjDOy0NOZKZPr+tBH54e6oKqR
+C7vHu/uPvXvOQTwMSeFW4pv767HdiUKywalBf1ESMKPuNcldsIEBmWpHaWIfGUpB
+GfTuyizk5FA4xSOMF83zmQN/YdLCHrc7V+hrOA/W9pRn4i9gD/eZ8NrO6Iyyp5p0
+9+1Hg8/pykXyi0+s/azd8zGItvKQ3k6ZQLqCxUgm/uBHW9SoTKIGRqADg/IQ199F
+jd1taXS1d+LMccpcmjKnPZto/auY6lZauaEM9HSR0/3BiHT38kJRP5b7fgCsGQBr
+9V2Cd6SigubdG9o6cYyinuLZeRp0cdJiXcVYlF0GaOhkD7CVZS6Mgcb/S5Z2fSFf
+X3YpwNo7ZUkhfs3OZ8fwzILVqhfDr1Xjd5nEnkNiz8LJsEiehe7dzc3vbh0phgf+
+FRRb/oFiXEt3pnMLcLnZiO9H85IIwtvMdv4pAPitcNrPrQGdBVN74TMperDec2NH
+FfklEMU8FUh2OIOLbgLFFf4ShYU49LTsbto9EHiPZ/+caar+iVeGQbfTYzmsv1aw
++JWt5XFnxsoL1OpXqJRCWACz4qd9A13cv15fygs6Ww6gVmnGW7Qji/ZkMFEYNV5C
+tmOGaVVDWDjgIzKNDZypvZkBXdfONr77EFIZE5e8O7PkWZa3ZloCVvVgKp73NFQi
+DXAYbkw5UZ+AH/IOETKqD0dHfdXOKqnKOG5YPTHbksfs5PMA1+UBp88cLAqbXcFW
+/8cu5wWtDofmkBSJYE2ZoTfVUEaL1A80ZFBYMKhrWhS+Xh/u3QJBmdnyITAEkyxR
+wqIca12flirfnCOMoNQmVBzXBknrHfQBVU+7p3FYcT42wJo7IIwiXDaiTxkDsggU
+weJcFovyG3DFJIYK+MD+3JGl/oloiKLnjIBmRqkfrOXj5ueKc3QQEMxq/Mxbcrbh
+qyIurRcr0qY5Uf4/DuMm3nKxM1o0+vjDkWwmARyHIy8DpC96BK+x5XiI2/T8P/D8
+Qxo88oZxN1klWIY1JJvlMkMY5AeDfN2rVErTIwvAroYVX+D1XEz9HXWHmK9I48Jb
+MDjMcAujnb2wy9HD0bP+KI61df475OyF9O14l/Jc62fJGZLHiwZuPsH86Jl6Q1fI
+ONTUDIEEVV3JxIn52NxuZbfDEdrN0vsjscEqRnFeIaA0r5tTF/qO/vJG7ZZHGxwn
+80/HPv3Po/UuOGvoSCMKdN7k3tGBZb3+fKb93Q8C3NBvrx63prPmFKzPyMKNilML
+js6DaUGdI6VQpHyXMcyYzECq9k+M4uZK3fqggHgAcoIKi4pLcFUWAvvKEXpvSxsP
+NcYZ/ahvRrjKIgboD4EYFnfnOZTyRGMEVIWY/g2kh1Mqg1ycVoTupngjUoshPrxb
+Wt+ZwJbMPGEYeRrKZN8Jv/Yp8/DWZFJVrJGeUMIKG4xObbsfF2/jGE1LkiH5+E2i
+8Y0cXrZjSHNj2ok3oDjICakxIlCalKmp5JNydVFv76ADGIXqdQAL7WldZbFxYkLj
+5kpNjttmcq2JmKnaMc7MXD16XsM+QxIepLwvzP+1hX+OMB/WhbkyUYQC7wznezj/
+v2pwsgO8otOTKsf+sVx9/5de0nTvBTFBI9Xhg1lmjlpVcHBUoGL8qJmmIeuEpDhx
+MJW/eu4DK6KK/M3sJFJNIdsVcGVu8fmNtWzRIfsxHqsCQUO1RDwmrM4UC9CncBOj
+np8zn04pLvL3CfU+O7H55fjLUKpXuKozKo5WLEchLo22lACb4lQ2zPMctbnh22XF
+/M9MEtZjifDPTDAa0rMv6YsNyQk4e2NHWIhEr2+RlNz21Xycny6wVEFfmaa3Rz3y
+Ue/W7e7F0EiYljNqKLbpIX7M3U5yEiLz19S1S4LRUeO58deRMiyPnyZ6HE4xnniX
+UpIZvFhJiLQ1zDw0CoCCsD56nrsTnlPkuENYaDZIChnH5IEPSxJOKg76mTvhK8JC
+DodcoiTDbdduhmewoT5aRDWAUSidGNZMgZzxwkOWeRhCXpDLzU2JRJRV7zVT9mHS
+OqcRIjQtPWJmWsTJMrmXxXrGzEvSMuvFRWiU3hJwzjxiu9rn3cgi37cctl1DYWIw
+kYCYkHymKWsTE0NW8qZBseZ//e6t8bTd8rqraon/ZJV5mnYTgb4VbLEH2+mEuobU
+NHvfaX81DIfpFF75jajiZQuktfDgvqd3+ML5SUZtMbTO7a4Yt7ujfa3RD19gZE0N
+cczPr8mbKeTpE+oLEvfkxQ7mt3dfWXn23NwIRpAc2qcAdaLnmp3FZSfkYe7JIKlL
+zYhmVtji4rywfCMggxfMErEu17ElCBBDGrevg3EYm46Fiufj2/dHRq98dFkxg6gY
+wlsn++grFkFzxmj4rpbOrmbeO8erYZkrkeMK4+Nwu1BkvcBE6NCWmWtiSPcLI7D/
+uxGaHlQ+KMIeLXSqMqfXrPUd8UmsVhzfvTu6yKK6KOHdK6QjqBMTBRoVrcJ5uvhj
+yMnWXt7ZVimDt3+9BZwJp/M3tWmWbDqdteItx5SDmrYfM1l2MRWLX+YSw53WDAuX
+isWZlzElzxbJhUw/Uv6QTagmryjxK9hMzGsihzkLeqFhsGmlUf+wki7UUNh6vlUE
+4BxzcCMBll2SMBBBCnPo1B1TV36s/YOix+9QPVod1WLG55ITDwJXod6o3zzywN3D
+1A0aXh3hKgCZ8EcVxpFzWjOwWDRwzWuW/6indQBjbZ37dBPnn/76+aydE1QqMEcd
+3z+RwwDK6c+4NQnkBzw5LNSm0lg0P/vu283+jY4ml6Yl1YkBCK5n+m52zoCuwTqk
+EyL2OOkiRIRSuAQHw6qW6VX4Um/b4uWyKzYlRWpalU5LWIehg3t4b2z901yxKVq6
+3tBxh8IhdcTW3s64YVFRD+tVs5udfav0MxEt6lkI6ijoa1s/RRUpXiQvgwer4GYY
+nVwWNNL3loCdOVlywGxFxg1AbrqwPJbMMvhZ4vBN6fbhd8YPijkvNuYIsOjXAgW/
+eZ7QIzYec7xYUqL2pBYVRCvSJyjuwbqdE/BAc8PEJ09fX/4Ot+nin8037FScn0w8
+isLNoBLc103vGQPOqM9G2oDn+wadD8t88KQmHngf4qthRr1kD0MEgurbeGHwABZQ
+AHXA2ylL4B5xYXdCnPMkEv9CsAmiZhFop7bDTjK442oJgjtrgUeKKFzWGueWmobp
+VEk1xkZj9GaDUdJlJkz3aVwZsvkFr7EHalkFRwvD3b7LATLCf7sJwRrPXRjql8Ez
+dDlHAV8TS2rG8h5ZnnpNpxq+Db78Hq26nhIDLhxfnWbJZGcWNLRu/uEc4LQJg8Ob
++N0Vwo1yC/DyOmGPCboRPXETJdBjHYpDFo3l6PEnOUAnP/gaQZpedTcEn9SPl6v7
+v8OGK65dL/oyLf5gIKr3H710V1bvxeJKhiliW5e4G8Cke7TohUjsyg/CO2nqgLRA
+w+7zixJ8Uc4DqQPMOECuvW8cz3qw92PwWy0QBb2zEU1zlM4x4vd6Qsup5tg3zfKd
+yFfqM02D4kNIbD3ZNW8rmmxwdU4IYiDT1XDOgKQ9WFVgh/boUj7QYMNtEB2lZ4Rk
+0B+GrXWr+393N+W1wDdEYoqbsPObwoCvauLwg7bCv2ih3lJDT7gMVP4iIPt50Uxe
+Yr5p6aBTt+djjBMdlAFphqvUzOephhZnTIk/GWtrGUmJlp9S8oGSV95OjFCIXE9V
+XYqjNhgvUsnZHiqRTd2yRQ6e8AIkGjqpkUjuMm9r8um6P2uDWGOdtfZ/oeeSGyxA
+RLu5CjrD3zokU8O8WIpgh8hURDhVEIKsnZ4sA0tKz1M1ARYJtULATFme2nxzaXfB
+tzgMiFjifdj4gYKm13lH1WxenaRvArBhaZ3+qt9ehGqdkBSSRjc+gEPHUQ43IIXL
+r9+mDgDDy0T5x7QXzlSg5OF5MFtF5OzXN3bC+32BOk34e5Vi+ISm+ADtXC3Okr0o
+1/MjjvI6BVD6WQWnVmGof2ABAUE1biXpaPee1NaeQ7ZGIShOxUxK2wZfXy5EY9ax
+SfGaiKGI525bEZD7ADpAJ9KCPlmYeR7eHRTgkzl6kN+UAd4sb+bcmE3Gz4zKXV87
+cDTvwrupgW7r3Fb7CTmtcMt0tS3KcxqmBT2AYX9+0/beGp3bInzuIogC4TIEKD/g
+7XPlXOnNT2irQbbh7rg2R/3SMM5EAR2Md27+Qt8GZO+qBYK8BqkfidisrztgiWfj
+ruqiVsO9CINE4PmjINvc9rHszkKLx0xCAVqaxTK0Swiqs+kLIPuROz5olRNHdYmg
+jdv+g9TCCGYJ1PYe9Rbe0IhM+W5m2y1etjs46z2fVUGFr34+9o+3NedUd/mYzty3
+QHtjnKvh2YJb+V0a0XhvncDC67yoMgV22D6lIzaxLc8dSYGGvMiZgq+P26P5J9er
+PioHBuZ1OJks48MnehV4QKwOlxLbbcfvQ4GoU9gQbgyhz+bjoWRUf1KR6lZ1V/iD
+mGfVOtzYDdKWQn/YCChxUYk3gRMq+yGAuMWBSZxTFRLWBDe/wH66F4TN2pi6xg1o
+exowhaBkj91crCJLU0h0ps2NER3naRjYY5bS6TgflwxLX+ssCzjC0qd5f2NTjBPd
+o4TOeHJG6EeZLJCXLmllhG01Iup59MrfMehKuB7nm0HV1cDl/7+mCgYqyecl5bZs
+z+nmRlXCJPog5WncnmeZRCTp77yeoHEKKBAV2bAsUBZUFFePtOQlXjx7qQYsY3ue
+YMlRZMsDf8ZNit0vtwASgqIj0Y7g83O/r0kcn1YIwABgi1CQEshyqFrF5rSrpi2/
+MrPsSEjmEWgXTaEBezWLYp69MH4fMm9W1+0rped2H81QpNJENClV1qiFtQ6Ig5v6
+M94QU3q0Q/XA26MNLPm6AbuXabZxJfbuGl3RXUmfszQV09HscfXAHJFdRv6GdlFP
+n5MECalTiykyI5xBPq1I5OrY2a7kkr9xPlIwGs7ZQ4BEoicXizk0WczOnz4I+FRJ
+sWTpOrsISR7shjra14EW1yFBoFerItAKAhNZEuIjmZ56B2P0t8MS2FeWb7G9y9cw
+AhH12YJO4srMx32HA7YeOxNC75AGj4mcyYav7SQyzSMJNgs5Lzzzoum+kt2E3Q16
+56T0P9GG0dQPbEf8DLRF6XQf9xHJkbRmldli6bRChrlEP5/cxSl1ZWPJyfLdZR0C
+0Ffn/ci6aSZumSQnhtue/G5WIouUHacszyMPFoLr4Kc3bDn1KV5pogJJBOx3gFvj
+s6Uqm20znovaq2KOVufTwLMY3Ep9z+ay81sZxOVHdDPa8+nCwO64z/HQ6SzUzONr
+w2AWgDBKlpS4P8syArhjJCNwuh9hYsfC7EkZ4v7rzuB8vbph+3/MBYhJpAj35UM6
+CdFBSZK8fe1s9b6bXui9wRxtT97mtXqORA+VNSjUOnnHyn+XTwPkZOJaXVDQH0oR
+7NUd3+Y1Jp/1cgdHFyH9bmtKc7z6CxhOzbOyW1ZP1QgMDrRkyV3JNJlViRCz0Lr6
+FSgLjWJZLABD26lhgqlQoQeS1QU3pm/SoiXjmW5NOJ1E7Yv0ne+Wx4M6CjeeCxuv
+f4UVAqn9pjkc5rX345FfgQPIyNSEaatUO6OUyZ/w7AsxnXeTSu/61EegXFQewaaj
+lvzCKUP1C+8hfz3PGJKQEWgSPMbUjLEbhVcCmLlt83oL3dsQNWQGrupf2p9ImUHK
+6s8FN3YCjfbanizSHUZFMXNu9uL0y/v95GV6JxJ9JZrm8t9FphH2yAvmPWs9Lx7f
+cP2L10ZIf6ZsxuwqBITosJ0UTmWtgkLOomYmGgmNx/zku7yEBUwATsxCFxYMBIB7
+Fz3HFvktkWrwChiv9C3kW2u7DuQr5ZnXxgxBonQYj9lUWSStIyqMb+sZj7WTijvk
+nDd2YMtY1yklAMCfq+zf8AO8bF6Jrh2NK+vohmIIBpAvns3B63mDthMIAQ6MsnAK
+XjkXCd8Ug9dkmVvGbrQ3v6wQwwwD+wPpu9H6iBJAu9ysMNXddQ0TL+I0A+bDW1LE
+3jQNs4qGpD2v5Q7onribda2U1Di15nlwC7GR6iBjv5w/f0iNcAhabreq7AyYAxhm
+F5O+B3leHTgcEI7V86J877CWW2XsXhqiV+HFsPx1SoMkj6Cxrh/tBPi05hHXe/bM
+pjmDnNslKxkWbN4gRvaVxk0S4QW6IxpgTKQOdrEZfTU5ZUhOP0iBmw9vpxg3dURR
+5c5cvvz6OqSeZzwpZEWjYLyP6dSdu/+VKedzDd050bilyg1lQoklPizA4faqmW8o
+nOCSaHXZEU45Qze0swyZ0LeKQXWipJ0AMaVL4vRlXUgsIIqwKAuyq57x/uBDOkIO
+2IdykfefbUXpZVSK1/EazK/7dacEC8LW82AepTXofzfuDEaizqDr9SgAcl3FHk9/
+ganNzpXWGKmR3LajRnS3Lo8FUMQB3VV0oMs/+G8yXPRjcaQuITId4vorkkxOQcKp
+80HediLnzBDh/VeUkogkRZhTP6ghzr45Fgo7gdYs1RAhb1QEzCSKXY3uslcsDCqO
+QCNm9HknM3VpMA8EVA3AxPeAJQ5FRiaMToIy97fGUNBgTqRi1XeuqKDkuZ1PpZVZ
+WK2Mpyv4uxwFofsJnib4uxHkbukT3sbXc8GGBwcWz12rbVV0S7l39xP7NiyRXX63
+BFWOPxRKcqpp8ns8mSn2jo0MqM9UNqJ8PsJ37FadVs9bG516vzwzec9HNCFZQB01
+yUIkhxUhAfw+vgtoa/AcTikJlvuw5DYSQNhuhd8TD1LlnCZIJVCZVOkJoarlZsjT
+YXGUsh20jF7yV5c94afbEGPKnelngo3rmigkW1DoBmlbfNLgvgyAmFLzjnIXdQAo
+STE+rDL3SmT0+pIyvV+ZiLcWfPw2Fyyy5RmLI8EI9iNZv+eRgg4OBgwkDgRVWZxK
+IVOU1JCp95STkGXKlaQpj0ton2UyDoNfM7o9aS6rtAYHsxuAzKlVza+Ja7sKbPgH
+OMS+BLpmwlBNg6a5oYYclWATPdkpt8Ze/ZcjKese++YDHPSBaV+pIASHO8ABuTC4
+5YbSXiD1Fo4xpiL07mxninC/JYJQ7CxMroFKmiM64RWeGJkrmnEgmmJvVbPK3vq6
+EUESX4ibmMeTernBKTqtnW9YxVeVST4yvAEtLULIe6z2LyBLHn/Zh0pIgPMlYXTY
+8qFUKW6gWm69hfZ1WMxnjycfyuMCST0biwD0sh/YGFCKZD2jreVt/cfCayf6b+uk
+YCvnU1ahA9i8qoC5J+xkTrr+ThPRz7Retplw9ZG3w3ugOtKPiM6+LXHAUs0JhszU
+2kFd+vVSpKAl59SeIhTcGu8YcqCp0q3IADtWydH7dfrW+Y3yrynslh7ZlIz3juQA
+OY6sCPWp8GAC9VC5m3Ouz6PALNIoSfkBbkBR366plL1WAue2qlZZyxJMefC0dJ+k
+Wf7vtoLNHfgY0wpLDmieAN4auv5r7+NI/C6ekpGsYxlGFYdiEGjDYvRa18+l8119
+NVz1JR8EP/GWlX3kOkUhpfa5CMzoN01Gj6MXa5pJuPZeKmbmTDhgbIEAop0/CkTz
+v5Af5V5UpW4LE4fVpJsotiMZf2gR0uEXtgLuPUQyvBhZJvcredHXL/cj+I3RyR8b
+eKCF/ApfUzu63LrOaDeORizcOiWbHmtpHl1KzE4YLahX2VPxVH7snUCjGob7pZIF
+90LJZ7Iwx8TZU9lrbwHpxBFBqN/iq5/3I51CH+ib6BZHn6/x0YMckWReHse5YxkT
+8uFDURAzYtgdesh9e7QBYCBLS+tpbXRw5s4hDSIMjf+yyqLNmcdyVMcI3rxKq948
+iTcUhjybhjBbfLC06DbcJMne8IUT8jgrfzRZMmz1lF19euNNPatP1ZtQhuhM0a1X
+RFvS1nlFuLmcfStyk/RpnDtiwK5dRIIK1lzTVKF/lwf7p0SjVszLW5E3WNdQu8zT
+kuSiLx3d0LnN2kvi0kJTS+QHjTwUOpa8lWJ0S7XkiVIR5srsBWaJOgfh3NTzaI64
+Q9fdz0Bh6d99txuyznxQoxRwqP3omheKWFALCefAc3TxyUtQP0RkZUE8JnrBn+wo
+F9N3tHHP/RK6e/rfsLzgr3wpZVdW0/0mSS3GFHSXfT7OFcscmE0b2rskjzZXsrhZ
+tyrVxYzvsf44KB9Ylr0teyF4hqUCmNlAYMD2TWYafJYZak4cz+YM7k9tKQSmwV0R
+G3a/pBbLipTsxOqT5eUEFJgHmVOTd12YgLtEXzHSvTVWHrnmCOLlO5h9lzq4vmhI
+URQOkDOlS0VuWjgobOCbcUm5mARP1Lx69I/BH9Wq+ubNE/+BOd6jgUaphaWo2rKU
+2I/kl0hRdurIYHs0KNvH7XolQbLN+s9+hDFbGwAbOJFORPRcWDfFJwHfThmD8LBE
+wHGzZRriU5/I40nf+J+G6tXG1ECHS0lHoQPzP6XnbBLJAFA4QC02d9DtbBLY/bY5
+hHtNoH7NMMEzyY2icUefI0PwCSx62HfEwHBfgwRduT5wcToaneyaxNHYGPBRLWmy
+A8/1jGixkzyT4QCO5nbjxi14HcBtgY6W0x713tzAxjzOWaheYCC8uUrPE7HwF1Ta
+j4UKklzToBsMWaD/FkTfTS3Z0jGI6GkD/34i2au6LJkBQIkzt7kbr5QHWQEAF3sW
+5fHMZptvlQHDZOG/2RvvSRWBDR/zqB3NOl3kECMOqiPiqqunToEjWov8BwLDvEtx
+esaw119VAIsOwqvqNw7c528tcWRCaFf+fopxKLBmUJ+VjewjGH+Z69isulgu/7lj
+PuyQA85ZVQ7SvUs7rouE5F3l9ds9C7YYZcR39JuXStUgHPtQEDyLi31VCKjHd92H
+cJsD2fTr50ZBD8pTCBwHMeiTSoYMYMR5j/cpXwtX66Dkk5Sas6by5x2Bq/gkD7IB
+PzNum6nqnEKH0c+WtZYq8qU6SNLiVeKNH+O+zlIZ+90p4vXID1vhbaJ1OOQJY4qu
+VxgUara+oNVp/jyL9TW7stYQH2DaPTVzUjc20X+LRtO6/Bu1PJ1d7EuQCx2RRIla
+ntvkVSdKAM/+cECzNcdz6+DCsRE4qk5z9GedVNxm7QQR3atSLrQtPvYQprBlBprc
+KNiJe7mWeyM8wTFTbIDZ8GCkgkIzbx7OEyw8wDL1cDonEuHjF2FMMJbDmOFzLTYu
+L0nXUtPEGKWDFWDFDSwoxTvdyf5kFKo6rzXT2Caex6NgVUWSVDXRMgoYKz6WXf3h
+d5fuQPwfcrnHjQWjMlEgL4dBkyO9FO60SMJ1dF8yygbVd3yo/q/K/cFmlPi9IZ68
+VpunGh44GTArDvEJvqcLU7iF/qLyyGA6qjKOqNblQgpxouOcB/EPGwGDyI9vB/2v
+qUqqzDS1YUYG8cn/nRkyegzgeV11fwSZ63eQlZU4mwduDG0NR4P91RA1piUKRFna
+v2KF78uhru8Bd9Rt8YZY+uHsX0fwtfngeg7V7+YazWofujYvuif/07/+0u7z38qs
+oIzETe83RZyrhXtZLeiuzHATRaZcs4vyrM2VMapxiQUKVEmGWQamajq+l45BL5FY
+dL7SmRwfbKACV4OVoftt7v2nx+M1Mu4MEEMdIsSfHgJ8xDjxygRLzeErXXlEU8mO
+3a9ZOgdNmQ3Iz2ULe98RkuhKZHahcyTG3R36UddZ8V21X1azjsdRr3bZajvWGjmK
+PeLBazBHust3x2+liIwt7qHn2hNLxW2SLkdlTL+vXyCS5QIL6mSLt0PGIQNF5+Zj
+FCOC79hgHD7ZTvujtGb6EteU6wx1bdDu3B78VXR0wh/4vcOZCrALMqY7tun60BEM
+hIahkPVPtJh40bcf/pD05DO1KNkUW47XS5xINcoCmLOHCSuHD5Vub4PTICcEJdrn
+nAdMnhWmmg6IQwqE+1WIY2HBY+u4Js8RfOtHVi6qWwM87zGBUpxjfqDPPysTBQrz
+PLhTiIiPjB6dEP49yE2R2zvfGcAwAmb8mlID41alf4op+/59FbdNWIS6k/dWc9EK
+T0MlcAqZiHCvrNIjH5nCafZewHcAPvLWYgGytXZEQ7mo76tMz/6UnHKUtmMlOKQn
+nz6xnuseSnqHgyctWcOaAQU3XnYhwtrQ711jIDnEktadXEOVnIiQQlGLP52MEXPh
+kpXhyLW7lOraol9yOVIe48bVYurYnCMk+p1LykKd8e1GOZ51ozWFT3j8Bn+bHkXM
+5zhAzQ8lnspJPCEnamv8OZuhnyEYYfyQ+qsKGD4JNf7sWWJuHb5xZdkhfe4hMiz7
+A7GY/VoUzLuvzoOEWQujAkF53lX4b21KpHyDFARbE1OzGoRYzxnJVzpvgCZw/3D+
+hecb3Vap7YvzrdQnQf6k5l+n+jIrNYyJuSDta42/LpAmthpv9hSTCqv6nKQUyqTb
+L0k8qK+agAEZSYSIzPz7jpM75t+95zbH9ukxC/oUv0RoHLwYQFsCgK3+a8xW7jvX
+OD5FIN/K2swsVkBoPDzUWxLZvqjm3mvAGiGJU6WL4pQXjGN4o3JD7ASZ+KxV4eLT
+OemkKEOj7IYv4/CQdgNm83ANaxSwuiyQaJPP2uKBkaRVxp4v+xQlPuUSKbfp1MEz
+89z+pZttG0czFbm2sOAFOefsCOvGTpfj3PNcklHrw69AGL6Hut2DMtToTL3xdfUO
+W+wvb1ydbxwO6HDpGY7qJda5jz4+VgQ0frc/4sb1dZb5+Ri4Ogs8Cgi/w4D35v6R
+Kh1uJExGUMEAAUUONY6GpegyBCnVRmpm6CyTRTaHx4AK+SUbn5dn6m8lDPadlKjx
+SJYYKRfpGplFEOXIlcZSTzM75QUA1zMmiG9Ral/c0Ec8j00mt47WUmZADrPcZqsE
+bKjsytcfBlOpyvnymL3u6XmfDlaW+RGM+JMK5n4xykAA1tsA16KfAqm/b29GOEFk
+phkdypRHBTDGy6tIx3GaxOIlLtNFsUCpeJCTLB8Reg530IC+g2/K7C9VjTs2rRM2
+3rzTb2jwiKapzdeZTKj03Z30AAhn+xfF+wY9ltnGzTPqTO9HG2Fm/PShVO9CVKEY
+VhPr4rluamHFuKI1cyhUcbHoE4sIpFRH4aeC2eZupeu8h8KbrSC5hdS6ECBCjryW
+3ULQ5d/nKgAJKE1r9jehzmmCGosNCRAymfliqjBQifYFwHQCr/fyd3feF0DqGFDB
+0PRKFxZQ09O4O3472BmcQGXbqkRVd6b08S8YchZaxmNwB3tqKRdaFjs/aBE6N1fK
+QwEWIX800darXxShEp1Q8+pGjKKzGhYs8TgOVIBbLTu635BOjj61TPjQ8lMx/HVj
+WM7qh9ER0Ipg8Qb6eM5KAbfeyt5eip7U6Ld72bR1rzhQcQ2KneO9SGaeJmGPlB0r
+lQkKFNdVBFZwME4svMXZuUeYzc15F26pQT/Wo1LgKiQymYX1C0Yd3KvWsRoZsP5c
+iW/6tW0ndNCOECtD11y7BarNV8DgLvy7sbcsCZQrVJd2WJCfAyKjbaamu3TSdgqg
+bXq1gWB+ttCzBmv7wjEVaXNNBWZm0dKdCv4+01eyT1MBbH+L4vnLbI5yzv33FNm1
+iHEDwK4RiQfFVAl3ZWrLcgnqMLfXDJiTDxfHqTGDX+KKB9jVNaL2jHXOP/zxR5oc
+LJ+oWqMTydNpXv3N8RYZRYyJeJCh+4bj4g/scZCZU/Di661p7mo0YNJlW0Mz6wZy
+awkh8M1dJVLxnBn97B8lfaLuiLPMtN350HlnhBgFKuzsSryM47t2gKajtHJYjvdT
+j8h8WPvmLnBrO8z/9VVpaLL7I0frXN0Ixe+7Ya88qgHK+BbMV3tqr+D7e6l1spxI
+nrBUDtYBmaKnLmaJhCk8K4VcIFp9jHBacXK5HhP7hjsg//bWdc4mdvoUtwk2mrwh
+S2gu2nUl01fks5i+tcUimpJ/hzHjTDdkMDWjxrknq+ADg771VhfbVGJ87n80BLaE
+ooG7h4wz3GEUdo3FVP5aIxd9+8yH6jVs7Iqu1cJJn5MpwSi8HigP55zwTENPy8qF
+ccIXbPUWzWTWZcCzozVHWEPFiiR160kgHA9k/rHeieW9h9d6/bxS37GdJEC52uys
+7UVo4gWBMAuQxo6O1fxvALGGbMXoJICCzFsauHHRvpjGcoKsEZ974RFzr3lv60UW
+RpZIMEodFdJQ3IfWn0P/nGUNnIjrPPUaHTcGtaOywdWK5Iqyb69N5pbz5Qi2FpSX
++SQtO/+b4wJeygv8A6DwJEFp4vKG0XFq6XYFIGOP58C0sHAWlvtWCcaQf88Yn8gA
+vOFCUCXEuRHNNidAGjs5DsgKWG1A6eXAtWs2XJe8d6vtwaRza+VEFmVbWh9FDx4A
+OLo85zVIzrRSUF8q+nOtXwSuXBZWqaRh2LyuBYYM2XoUh2SnHTVYiLWpFX3NLorC
+nP/4aUUX6q/1nEiX+uA7Qnz0QRdqvI6lx3k3rNwIzdnY+Hkvd1egUP0CQGKPEfbv
+8vWBpBieLW8TZbab7sQ2INIAFl7vA3jajrNDT5xLjj0shIZIAFk6MS+L0fC0xOKL
+0npIxmIkM1snlZWZQQddG+6u2FGUPPPPF7cyFv6vCYz801D0H4no/zNCokUpsBm1
+PgQuPXCey7qq0NUyshAA6XOCb9QI3584bn71xDtrwGfOKIMyYsjSeAFlNlZSkuHz
+FTMx1od6AxTA00yYcuEmV2unKzrp/m9vg7wM4g8A3omDeLsfIwFKHan1//DlKHgk
+p7UIUYPnC9B/MV/KOjanYQoyYnaAZM6nd2Ku9mnnS4K5GdjBjdgm/xZG7FZpmqS1
+kwskGeJ39Bx3ZiXbWHRy+poo7TChCd9U81EKUtB00q30sJA0frWCs15FBQl5y4NB
+TnXj2AMJ+bljhGW8nU+Oim7IwRU9Nk2mIluQrrMEbi3TGugPcS65Eaj0w09UXKnM
+DC25W/g8Pz5AdY7GhRvO6uwoX64Xdh17txkkmPi22yDZMWPOmmsP9gGdycBl9Dlm
+v0BXf4dw4r5nOBmCKC6WlRkgEFwVdLHNRZjivxcap8Od/1IsYbaxJTY4w6iHNmiG
+Q3uDMF6Ptf2gGD4epoeMlPBnyQys8GGlRlG8scT4MxxuiVy4MzjSRohlGnI8ojyY
+TKt9DuH+612gmtV9HK8NKO1Mr90EUgxQBebb+T9NN6qxzOeNC/pbaKraPq4MYzF5
+fyUhckJJJRaF+MgXrmEL1W1moQ0UvVJW/igaVxFXVZIOnxWmRhsWToEcbAh9HvHe
+r1BrKPJbHgPutGzhsNZ6nNkQJD5XS3B9pBLSulvrlhr7M2Vstg+P7dLZZogBPpVl
+38eQGlgPA0R3XXXP/TVqTl2IF9Au8JVSW8UtuHYxlnBLGgwlErlWQhRiFt1gQBhi
+E0eQBj+hgoEt5G3JBpMNP6T7UDmSzOApaEUVkgj7I0f8i40tXMmyHQLVdRLGWp8I
+XNiD9oOtldPFWzea79xm1jhXoWVHp0dHDgUPPZveQUfxxHL04mN/AlEbRrXyVT8v
+uJc6LqsrbFl26OjISoxrluRndFAOuQMKN79wJjv49uef9ZtLTRZL5Dng6rj1phxQ
+OenSrYKhFRFPR/Y+brdUgrZR7HZk6jMMa0yBMh7+xUPi1J7f4PJXgf7fBAwtqWkR
+u40riu9TtVSvl9wR24CEC8PTwUsPPnnM5O+kJH+s8dBxTCoCMQ/f7Qv4aoz68rC+
+hJVhheSLph1UBPFz02oW9MMJ6jKrLHEHspUsgggzVsYXR6hDkhzgLhHy8JVkFPzX
+6LQ7dEO30xeofzufZ7TNwt9xOGsJG9+8phWE9KZpnxi73g0MLF1tIo/44Qum9kHC
+V+9D8nvtD2em2uPmdfCZ3zaZQ1NHXYDMHCwKjA/J05PnmosLvzLq7pBfXr8yT50U
+NkBFnnwHTFEpeFtAjJNMUSRKg9xe4AycWdXaEUqKomJtHXQ3yUpL6Vw29JgjCdE4
+IPiwuqMO9jUpsbbiXM7NGJd8FHjRkr05Hz3Stx9kqz987ZPWPDY1sKK9s5GiiSPD
+1LJPz05pgYMQYDOZ5P1mxDpChLYKWcA1gLhoktdFRU7FHrJn+/QJg9QIETbOQ5/m
+yszs//gRyybTUWNSstKUo50c+cTA6G5BBEvc5iepxIelwAag9CjduikBi7mwjLtO
+wxH1EB9hEphkBqIKfu9vQcHL90OeH3D9i4w9z2rzIYoI86Z9ufPgNGquVjkw9P0n
+QmFIeTflZ5v21Nd9tlfRkf8Zv4R/r8anfFOrk2uXvWWO8jJ0zjRl81ywXH1ED6NY
+8mm/oWpQvdvxlS+iregd8HTcF1U/7mVGpncnwtrVS9KJyYMCgYXeQh4ioVn8uxIc
+I5zxXPBOCkz0TUigi+cD4Mwh9GT74/YIgGQ1+preFwatVxtSyxeaFZHVUyrYRhuJ
+JEiYWQngal3zyAmV9fbPggmvzYKWootXiyxCSWEIHBKHSCL+8/9BFVQ0NwYJXamX
+RCWMPrfy9nKdIG6P2ZVSi4tw+Z5zpqVUHF4uLTi7Xw0EiTGhZehWxgwVE7U9SfIy
+aliuDXivHHKUzEHTCDLto7/AjANyzO/G63zXGwtF9LXoxV3pWEfVZgAr3+HbMPBj
+jMMwF/4ADgiKIqOMt/B3ZqBqcEMZFEZdfbY207iS05dojGfKG187pkaeaAB8B+jF
+slNQHNeztqwpo0sL1znjdGi7JQYahGphv7dSN7HGjbbJgIKJblnhEKzN6cWkfPjz
+A2nI+og59cMlPZhw8C27XqIVe6x5N7riJ94erPnNVWNRxOXZ/ow5XrpkDo5SaXoL
+UbCFqzpE8Wxwr4vrhlk/fqd2ImtKADgAeeCLSim/6cwqJm807HJ+ga92TrHCcqMb
+clM9BUHWlwzmGquIxJyvhzAoC4lNIMuedLuXZLNIwHXOu51Xvwl0E49gHsiHYcf4
+TFhFQvVLS4U0pTi/8kJp9XlUEFs9gBpwxQBXOeBtbsoAmxHTJrX48euOOCgFHanb
+V0i3dIkCrEzKskMY7s9fqt1tlkr5cHhBiXq4C5aoBLdiw0b+4Rtkj+J4RQd3EVfw
+PJCsXZ77Tunwq/ze8ux3y5s822FEpU/S7tbtPnJKpF+F6bhNZbDstay9Pj/LLOtf
+zCwFJEXd4Vc81DdhuE94ueJDyPilaGDaVK0SYQu4B6FvnfKfqfhWjSbD2HefbkDU
+5f5TebdR6gEg/KdQoyoLFQVe6KSaWhspQz2rjav73UA28xi9de8XROMFkj8pewHP
+1yl7Lj/nCPl3rUPHd4h5FZWB6IPPnHND0GqcLDynbmcmfy4vEur3m6Wwc2dL2xcm
+sYc2guuH4PhJZUm9+pTkBPMTGHGxyI/u26ACnVRjiZ/3yzQJjcHZbqESTjiKI3+8
+A2c1TJAByiBAUd7aIbogwcFtYIJ5H1PWtPrBdcNNN5oikwSLKWf867kzTLy0cEA+
+e8iVxiF/2zVLlEOyQ8Qxv849sFCnwSxuY1x1R4fYynn+kJkfFVy0SXRjKeZhMbry
+txttw2pInb5HxWQzmUuh571hxQ/PBDajgCjzZ7kZNxsTJtvCmU283I66Z2eku93+
+0ifklBwH7W7NZaia6EQ2VSIT53vtZAxgejBk6Fj4angVzA6TpHGZJTBtMJr8bPkf
+U6ktOP9YVRRMvvsiQiUg+kLUjOy2XvjxAquXAKVuQ7khkQOTQ3Eu8xCKdSJn5FUs
+xh0KORWu6KtTEeC6Kijp7EMdVn95CTfA1NqaKb5HV9+ixhtBT70ziNhprpk6sJQT
+S8COO85Dg3n9iviv1mUWQpTfzRHBMDqxmAGqt6UMzCWDJ3gkowptmlE6EX2Yuoz/
+xbyv6pdOCIMlFy38n5L3uIh19IHJvV1h3J0JoiwmDY1jtSYmOwBuhKWJYk5Ihszv
+Bs7hsQrtwZe9rctrHE1v/L0CDY8UlXAp69+RanBAjsHB27yWvk55UCQFx+/CZCpR
+UzbvkEjBoAePg79z7Higm++Fd19s3jnnUfakRE5oRM8AXaCDBoQ4SAffIEtniuX0
+BYVsyxG7ZHccspeZ8lBy7sKMRLoC/M95ZPiUdtraI5d3DcNak0Sw1T7UV9w8APBP
+AoM43ppgpySsT2J6zQ4g2cK+Y8vuwZ4ASIrbucA8iHaCWH3TuayyDF/rKfqyRKQU
+I01baWNPggdGHnmq8SomCMhVFdtqFtDZ8LrbGjk0gEdvQjxse9ga7OeC7sFN7bKk
+DS3oWAoI1e8WTL5zrYLnnIz8QGkySSFm9Lr/LCUtlOyXulc9l52Vfx+ZYVtVyTVF
+0sjKzgjIOsphpIGpFBn2oBQri6n2+egWlJ2TTVylIFIwr5xlZmeQ5hjK7quk+9dZ
+PuHbVeVmmlfU0yW5cr+LnqTPYTRHuhNbSrmB/3AxbWwS2osz7iq0rw2mlQ/FXn6a
+SXGEwPA6YS/rfNheUN5BNiKnYueLw1yd8cajl36eyG6mUdX33nEZxWM3kJmW6huW
+zAntFoeiBbxEhILGqlGD8YBBk5BiprMiRBCnD/bHRXMEy15E33pCErpJWsWXSEp8
+a03jC76z3Ty4NuntjT8jT1wM1JhqZCjNDK3x7f8cBT0dImKm/PdpFAg/xmLTJSn9
+Qa9LW/XVMdm0fN2KqYSyQX2K8erB0d2HbODCc4UCS7u72BZDvP1+bONK9BXIHkWO
+qa9LdFbghxi6MKV7ouxXnh9YTWl3QM5pUOpVWghfZYHLBx3k7Q8O/65bMfYzBQ/S
+yWVOjWehFwl6uASYLoQoLzhx+5+bMegjOiUxyyp3DzQHMW2AWQAWn85C4hToYJCR
+yGfECzG/HX8sLJTiohOtma8wItiqq6HZCfHtD59bB0yY0wt0oIsPjg8pW23aMrxG
+7G6NqxBuYe+4h2wJKtbGEhKRCiZS22cZhKGRHwIOBVjulVnTvwvztTPhmtV/Z/Hb
+uJ9JZUs5XRuPb5ICwUd8ZMX25Fl6xenuFmZLTDbxgoGQVtmD0BQDBF+iFpOCUoRh
+Kjxp2QxRzI4ckrbxZJ14QXmQuySg5VmXLbJiZzqkPXU+DbpPSra+dbW1SMoDwzmA
+7JFw7N1d+t5Po7EMrHFKNaeLWqzh4MmwWfOwNEf1pB7kAPy+XuHLOR1RAGknd2lx
+U0dhMXddpbSsNPu/Lpm3LnuUA+kCEx67Gcw4PJAi51RDLxTgrW05l+kuzKTFcaIN
+ueFcg3I0TOGysR0yGxzdkLkp/UFnDN+yj4eCNepCrqdw1t5gjmRTgRRpiDBYTCAW
+p5kEZcGnoQ1F3uxyrDZL17NgGPGYLbksFsfnNbmiWy2rPfa7qQxMQVy9xaZmo1wV
+zCNxJi8oIyfA9AazsZ13tGqQhHKs1/T5Ifh7qsTNzxrE0Q80ziEgkRpY50BGf97C
+r/Et7LmkIAMg3wH8yZ70m9+v1yYt2Nw6MfEgT5HgVPbklvIUaOHD6q7wB/IPxtUy
+i0dHzlLUwVnMTxX1RZ0SxvnTRIc/UfO7+7VO5h/0dIaDNPC+0oaE+cbQT+ia/Ogn
+qp2JE1doHYKGqPsX0ixbj3w0/lRTC+rxSf7yRpbn9ROD7SJ069T637Up+O6s18K7
+iKpjzhr1JtKKUHRoW6GQORHKcXUegb9CS+ZpPEms6purKzjj+YJc+EChABf5b2ZZ
+LoUUBQWCHrIl5R7kcL/mr/1ngORIEWzFj177ApiP0gtXgcF3PJPbvPvaleLJuvwS
+LEhjYlqHd2ssnXdHBx96C8o74tSfKszMjzxuH3H3+zXf1HS/yuP6V8EAbBwS/w+2
+zK+dEXoZ61ZHLw4lEaDiw7/supc1cKN2HZaV7b8UEUyIUznsonxtOliW9ekX0V2p
+9FvgBo29Dn2V6fV26+hD4SnQHOIf5cj1Fi3el+erfrOAWterY/aihnGwQ1pOKg9m
++M+PFWFsyQXd1UI7GBq959qfcQp6H5R6n+muclmuPObERKIiKoJj3BvjuD2w2l33
+UsxPy2JEJaDn5RP8x5WbJ044RlGl8FzPiqAUSsx/KlDMIy4uj7b6nYYvldbi9VyH
+delMqwgDkqGM7jAwMBjyPnSGMAYmGtv9hvoMw6ygx7Pv5FIYGbmUXqZYSuxcU8tX
+RsQngT5EJSTYnSlJVgN3DozXhhwvehGMasq0IaoXhH7p7Q9YeU7GU5JpQAiLs3Vz
+qMefywXofimlK43ZWKS/K/NufIwmos0gfXx72dNFTytlF1LBflZlg5f7KQw7KA3o
+an688LLkithskORenaaSSWYqQ6wKMJAaCU104+hzEDQuoomQuNqc4tfT1q2kWTYW
+pTX+KWDx1Lrgwj1CrcpxbRVTiUU1rrxUlJZtdkWTqtHAbL7AhvPzXJO4UGOEQjH+
+h7kv5lkCNNN9ZJieBjMSbHCzRj0K53jK2nxyqLe9HfGkFXGhGpW4fnMkibc4YJ6p
+DKlS+0LW4zJ32+ff0Wx3bv22/4HmKoTCOKB6q7CqjfO+fc/Rdx1Rvz4hEd0Vs62s
+AnqKok0bTKB6tq8N6XP2U3Xb5dV3z/XSRo4OV74H0vJNnro7E6x88gu7myHlN7Y5
+4AYgorxyPWy7tIdyyzZyuenwYM5Dmb0mHHXV9J4MUPrPzDg547EJozJQSXKiBEj/
+djZeiz1EhtH1Z12zYuO7u8x854ePFfO/9OwH9lnANDkTSiHoAMENXl/8cHgd6oZo
+eOSVL2+6k0LbkBTvD8HMHn6KXcwqz6v1PbC1UUpA+hAA/KWSKwihPnGzSxnXzgz0
+PeKoAMPrkfZr2wQD2jirvISVHz5FFjWcy+eI9//a7wiBA+twLBhZbVC94vqUvhFc
+yu3/YGQZFNb7ZeD8EgY5p09REOPFfhbt+X3/F242Y3y4MlQqlwDKro5HrAli0CSQ
+5Gfy/Hy6+XkoYPCPFgKWRkbsJpxZe5u8s8nPoyy4CkTmg0ptEqB8u2gnUiR9o288
+SRb46yuCNiz5LkCXdWZ03o8L0k6f8v9It02m8IltTf0jSeG3TFtZziW5wp9+ihPV
+ZuRvQKoVND9SCQ1f1fBz+3wmJN4POxZrvBXi+vkJuOPjOcG4zIIVN8xu0+9OoxUs
+cOLbXd5T6X97K+TJpOiBxdrNnbiTxZ7Czrli92SzepRIYGpHDB9JDtnpiIPVpsBJ
+AlpEz7GqeX4j7gANcuPwRs0ZIljJbfuL3C3mRqrGCw1/MB2NDJNgsuktC7MxBHvk
+O66JFIF+1ALTk83nRWJs+FfMYWXWIO9nmeRD65bKiLbWBojyHjwspUsgjOWxq/Tc
+mi1slBI2oUsT6Pp8ZuEm8N2QqNqfH0fomG0igJ+iBg2pXNvuEJcnL86Y8uTjY3aX
+TfJTkYmx2C0Q6aCTEQTwKP/OWii1q6X7v6ecD+yuACOQA50WetmmbA9lDa9QWw4V
+skBr0PvZs+mKYbjWxzVTnbsCph0Z0WAcbK5fRDKlNvH+F0koYSQ8nR3qqeby4cJc
+4ZmbErX9TxZ6M+CWkHbZJVkD0LFl4clMLERwZjY+KIuJ9Bk5A7Q266hKSyvwbv2x
+YQ0Y29eGIC3zUam6Spq9M9wHVs53CHJj250ePDlXYnU9PxtdLBSjuTxsVryQfeM9
+drqpWm9FWej7ilzr5cEM4Kr37OtFGJehQL4/o0V6A7ZCa35AQTekH6uDadR0Oeme
+64oADZ3+zr7dDb+1MAv1jkgR6h5R9Lh9fNRGy/5x7G3HRziU5Xmw1zHZaLohXvHs
+z5phlmC2jgNLRecMJuxiyOOZa96ntYmvcI4BaLRTVn119pLBg8o6zAus/s3gjS7b
+jdxgf9TbB0V6WCiRGizUG9Y8lsmYRzxCE3X2bUreQsjqkHj61zPLV6c1FpVU5PtY
+r2o0cPXQ0bpJLLIN8/3/Mpj2FdgeGLqyFgTNy0QfL4HPtgh45xQHgNF6RlyTviHl
+9ogat5niXQv+N3yx+92C2b90d5qbfG+sH9VbCjRpmo5idJsboUwsFZbdWz0APJT/
+S9CobrhBleYum/BH79HCUx4RI7y8ca/ctMxA86qonFx9ZqC11ptvbe+bPDJJ9WzQ
+2ClIVXH8z8vRMPNCWRggm1ZZdakfkwRMT6ORqIDx6xQWzmknnVp7P5KonxhAHqiS
+uCbwNbLr+w80BadqTGd4i98C+iIjrb9UIXKas8woB6NJdQ3WoRx2q27yNwHYSDYi
+ImMMkwCsPNRp0KUH9E2B4vjSsCDusXZqR+qN3GqGo0z6U/00f1Yw37FAoIMq1Udu
+fDGjVnibWxi1N2I6SIFlz47xGT50NlKghRcc6p7tUxRoPWGysTc5G84cjw2tZFjC
+T2JTvwwmrHqke9VzMiIvfBidBTIK3zIuYf+anRHR+X9drK8+lmQUHuEVaQ5/+w1E
+mUhWtCMEH0+2HxsV2U3eevTjti9tnfYI1KffnXb/jxnPGTxpVOAILf0TDeFn6Fme
+X8b9VkAWzskFmFwcdxKFpIpcaSOqZxgypeZrwnkxCLQj8+4plCFqJM+mGjtoDz9I
+cloMgeDPtHoePcPoTwgCnpVPbZjNtijDBG140WZk6gnikLm6xjF/yXfJ7OuwS+N4
+lHTkATiSzyyT5IJnuh9etLdzp86z7Qk51Ecuuuv2who2fV/seAh+ebjqU00LwQ4h
+fYC3+njy5g6Ii69OH4V+d7E6iFx1zxuGVZ11z11Emh4IXSACe24XhvvDha/0+NvS
+Gi1U9az96mUllN0YwUoNVplK4gylVoPB6qc2LF1blYrFnI9m0XDKSWGqzqLivtnK
+PD47BoEf+uJLFt1FeK8gNuojwXfSyKf/oeLfRPClwP+lxY52DK6UzdVu+rf6D2Sc
+6mNWObRVwkF5RwuKVqssOcYZAf8WHRAyPNGVsWFl8nlFWVvxsQMXBH2DBoiArquU
+VXhbW/G85LlC1meg1AxX9JfK/KzSnwYWlYvSPc/3tRzA22fHRswKecmGtLXhyLZX
+UYgrq3h5PX3Et/P/CEwYPBYXB7MR00tZyJVjLqyF7jwkHu551WCXSObt/UET1mFQ
+jFesHSRqzcjK+b2lm3EJ9tDevwo2SpxkuNrdfyKJZzajA3UqR+ZeLK9U4hzjiTlP
+4bH7D+Kl72CwwWhyqhAPy4EzSQsfAkRI6qUGLntc6UCDAlOgPW/oi8tEBnq7RC5n
+XSZS6IckPIA2LiN0wA/sNr40I4oOAKfojsZ3IvRbygi6J+VnOxUtKevAlS8lgE+q
+VeuG35nPlkwvOBNSUTITMcK69Q8p3N3Zohwz1jpUe6ilKUeHTXzu2VFAxjDZWlD2
+12km7uSiV8Yeh05TQ5A4lU4v/hBAM8WgWJeirgdp1R+gRnvUp+XO01mwbL2ccYQV
+FhGmtBIzddCDoo+B7FTWUe0MN3kGocgIaD49c6ZlxOpHi0W1BUr67Tfs5S1PwDvG
+ucYpqnBOiGk4o9W4RTwFEtgMT1m1BpVTEBGWfxYJH4ER+BvPhzpR+iyCpi3W7tqC
+5kPMAjWHRtzZ67tOc3StuXcu4tOfSKHmrilc5jvcDuRD2lRzKJFm/YzSrlHXzEp4
+SrTdTCOTJixQ3LljPS4PLGbEmUKvgjaSybOA5tjRZ6xDKN9sDxna/FAJbA6BFAJ2
+Fwc/T/NWAzmBALirxxqXKz+Dkki0ePK4xOEpdE7m8ExjN5a1vtnMBm/8J4LkV3OI
+msfn/rpx+E11C8gfDBaQHjVyYolUXrXHeIpTEKncXFLapzGZdY51hv/acw7ChJ1w
+XmrQF+twSJiT0LFcMY8/ja0O2jC0PJ8iXddyElOGG4v9CQIHU8IdiYXoT27d4Mo6
+UUpfYkPcvkVSZ/Pfco6gMjsR0ds4nmISjzxEY5ComujivqjBqpV4vgqLM00sV/B/
+/2lNEbxbQ/XG0VCB7ri3CHjRSSLpqH7vcomVk6WzFLrvJ6IsL+9J3rb35B3yWIDz
+Ewna1mXIIQvLiljtUzfYUZP96spakk94JxwZdd4gMsmaq+FUnbv3svzSKx2NkpFi
+GieEtvGQk+fn1TIXIH+EL2lyeQpKL4PBJkZ0HIKxbf2oT2VKAdWbPru9m/D5cN9x
+blwsJW8tGQyL5pNpT2UuHkcnAoPiUSX28FoPZ3/efy4wloqPwiep0PLn9nG43g0A
++x4qBLkkcE99uPt6MMyASQX7BHPENVlR+qXBU4Zz+8ViQk1bkfBFXYSJ9x8n32Aj
+GKktJGSbzusbdqBnL6I68NWSbaJ1pb/qxyuaVNgtyeCPE86D5o3c2FUpfvtfvHxW
+PwpzK/JTSJaitZuMRrOAENEyNUWzvh3T+79BYId0RjqLerAoJRViieoF0BT+9H5b
+9YJN5gRJE7fbmZafaCstxVhrKYTmLci8j7ICn3310pk9Rn7W1UDLD5EgvM0FBp7/
+BvrTl5IfU73gDQeCbbzIn56SDsRjRO1MMbf9bXOFIk7S82v6DClRwccKyQBGJlq3
+/xiYXbU7Rh+K50r78eTl69aXN+MZQuGR2QDsE5iiIO0HTRsM7LvVJ48xVhcCjouD
+Y4ZX3ikCSDjg5bFwJdLCMKBARUFvJ5Hxrn2CgdLDDbFQFzoOfo+aEDhDWtFFd5af
+/SoAmfySOD/fzUt71K2WCQDCvnUiwgZg2Z/qVXFRv6V00bW5I092UqP3iI65xTza
+RYAHOW7hEQzlh6iulrKuSe5HJJl2K+H0E1wK4hbYJjBkfpI35BdHUe3ddPOJoh48
+zDfrxdaIfmlbmhgViTuoES5XSLEKbDRxAaNk0BCOUmQjQzUI8AIuWV+j5HcKIMqT
+iHplpjtmP+OO3hoNyeOFWIjG2WWz3Ub7rAE7/A9PRfGgvyNx1CRw72njq6Ew5vpK
+xg8arZFIUS0hXZmqeKfxYjx3RXHn1KSPoY63qyg0Cb6PW2n4fCaShI2S+74X7C28
+ZvfjbWi3iq4DjsJQP+8jPsUjo6qEB9rfMu50Thf/coR0I4w275twHKe2Xt/pdUX2
+xRBMPRrcZPxqelpSlreF7Iqdk2JBvu+AVg9NxGeIgyKdGl1jqyyQv6d4qZj7zFuT
+wnmzJifP0J2XDtL+92k4ZYOrfHQRZ8r63UXZKuOxanCc5arTq07ljbXiJ7/Jgn9r
+lV1VRjIXeOrkdWVuN3CDiHyAwUGo0MVGGwC8hgD9/+8FGvkkBA6zsHoA3K9s6vHV
+eOUVtFaJRBU9fPZlWko9pb7PI3Lgjk06NvL1lwg7VVFcJNMM866XaM0VPv2qnT+R
++asaP44Cp1jzy74GaafXYaIB7VkpkDF1zgM0gnCtc3ZrwI7a9OwOObQjJKk+GI7N
+E1f2WJU/xF5d9RY4wIDKL088KX7A53bruEaiZu8Y0bWQamRpHreVhnr/NZnQP9cY
+mL/9w2zOzQ5hkbltt6Uf/Z8QyICoyB6tCxX/HgPjOa/nEe/WzVhOr/PUMa5zaSA+
+b+U9Cwcz75v36/Z16crezjL63ag1cKlrGxj+xjzIO54VOdpkik+1HWBCyspASAff
+Uhyb7SSKPNv4V99SgtKnrbd5xpAavotVhljQf2+kWLsRxrF5wdSqZMcOtD2dNyXy
+L9Cj18WRT6XE38qNsm6FBYCUa190IWs9KUtk7BJNHWHOy7KonvHYMD2C4lxrtAPc
+QFXfiMPxifOaDpi8sOMZRx3uDvmXKByvKMC8pkjdJBSM1CVQHFhvqTmVBvNiC+JW
+kFjiYZmvGjpNrPOBVJ2jmjz3f+Yu2pwIUOHX4/UsOZI5BQ44BnKFR11RsmoUOCjn
+RP3sr0CFDFG0Wl9+89JMRqzfKsLkGSrRXl6stfEZDmaynUiFn0+o2KpDPdXDGqD3
+12lzbEKMKZt3WeD8ey+/ljcg103qdHVfcu9fxcXrxzWs4NAwdCOL5/6+fovSw5dG
+Gp8iuORW1I+ZisYCMuteSTbIRuJT6XtGs0ohPhSK0KCCmhu8wIVFH8NGrRn+VaFh
+Ioa2tJwnBE477+bh53dUcB4XrE+XIbB6h90gW5BV1iNBSW4QFXDayYY+fwdAKHnY
+rw7u6gevPjbtzZfq6mcPvO22VKBYVKqOYsigpIrgZvWPFQqIeU/hDfR3ytiZC1e+
+Bq/NjYrh5BVvaUeSFHybvZ6KbFKo97N0HeU4oVrMx1AbD0z1ObUy9I5ofNMXsW6Z
+Tjrqf+Z1tZ+26Xyf7c++lwcBz2RjttLdLH/JRdPiOY205x2gUhrQiX0qctytvQBZ
+/a3gp2inKWikBzUPfdSmNWHOer+oYhBxui9jymLQ6lDHAyhCfYL4wYiSMGdf+Ryl
+UPk4CrVIQsLagSLbabi7oEnsHoiSK7QUstZmwBaH7vDBdBSS3iJ0KLpXibP+6ptj
+tYSD4SQ6s9I9ZZWafy5HnNXBjFnBQ27+0cxNF3FEoZIRdusN6jKXDdoGtQWqXYJZ
+oEwcXGNpsTD19XrHlhpxsnsV+8VnzqPhdMCp2Du09Lbjs9EEO8xi6gnlmb3rc1B0
+c83+yGoOXnKWMHz2Oqxdv6+jf0LuKDIhFMSG3AXwixlDFwuehAJp+zhkqvYl3dKR
+dO5HtdnysoMAVnsp6Zeo/QOB2XBpQgXZbtqJjzAFztuUN2Zrqk/EH4upwMr78YwD
+49E2txRNCKIRy15EIQQLV21dGoy1wVjCOeVfMqg0M/BAjiUvqWXtuht86kEt1+A3
+gzP34IPEMrkkd5RJnYFOuaa7s4V5tJw00bebBAjaf5PwmWIVeIETOCnJ6ltuUcwW
+Ebc0LefuWTUgmAw7xSfLLDSvkWkmGg2fyeYc4nOtMWnBBUyO/cpN517s1BqKhCBP
+vJnPCzqb6Cm0+x12yGMMaOvB+v8/ChcBvevfZ6Y2K2YIGS2IgZWbOO7Mz6iVijMO
+VpoxBWUWklIjeVa5ioFy0bma9G5HUzKAvW+wQ8cMWUHrWq6dQpVIqdy8ppmygQQC
+AZxfs5d2URDG4wUKvlPHlAJ51bnV7inuoIpB1xKDsnvS80clLX2z8V4dWNk5iQbJ
+zGsYmUycwvpv0+9xDqyQRpI7Q4WwpgUUf9PcbSMplkj/PHqYPJne2CrVmc8HGj/Q
+/IiIkyCOmO8mavQNQ3Efzlk4nEaYa9ZqenIrgwHmG5EwnfCYNOG7HXg9Nx+ccBEs
+D/3yLT2dyOPeH938bmWK+etKT/6HSjZWP/R+fZaAM3/r8QRV8hn1NEvq+IEqh2wb
+vp/u5ccZylYFxVmuPFsbmwi40olqgeFqgK8gV2F+jHZ3ssydfBBsdKZNe+3LIvof
+hXH5avs9KwCu2ftdyfr2XscwD+dGiitbJof/bLnJXDBbP31oWUHCgXlDdinE+uRh
+VaXpWTXWgysKRUuIrTpJlGci776/wcKujiyKf7DABkoo2ZIBa2C3mT9lM3vklrJq
+Z0GbPERLzx2VrCll4GDaDX/GZWE71HxjwVNgAmNln/QPhakfeXxUp4AnKD7aEFNq
+aUF+suBZi40FT12ZnD16QwWLyjtsVFLRjQKhxzU59pHcHtMPWU0rjWwPoHkhy7pa
+/9MTGCShrvdUZC/2Ec150rGnYSfKmL3cgNHRnl3aa6feCtWLEwvl+rtCcJbvqXvS
+J+OnPwxgg3gTsK0MZJOD/hJwaNLQGCFwHmlLa+yvI8qDL55uOt8tAaV4lYJTsd4r
+mZ4SRUSrwC3i5DIR1fi5kG+HSdp0cG14O0soH8Jvwkqic5PAx/qY7bmJvGEN5j5+
+CSzp4tKVCN7HZ7X79E14EB5VczJ0gb255nZp3FVUMpYEbkhVW0hGyuahDTxhyhoR
+FFWl68WJoNaZa+ukGEwXStEYp0k80seU954bEl05H7ZycrYsd6cvjaBIc6kAGYsO
+pTmaNohvodqAhb3DgaR200BNnSCNSX0Ju6CTcZTKerLIMNnkq+kWOCNxkWWBXUtD
+dAUpu4BKHg6jRNBNyZfrFk/52nn0u1Koi7v/3tFuepPvzS+ej4NFSUlpGAp6MS4V
+8IS94bQlm32nZT0XxjHVOEIQ8EeHrPpe8hskMe1gQE8c7CIICjnmupX1AC2k9LV8
+OO08TBHoq49GWfVIh0an0E3UKcJrIZTUctF3H7XUAu5Rn2Q7kZmf4EMmALu+Xnj+
+rAGvznZ7642eNNaI1AP6lEJ1nFLeSvVcbtcFakpsGlYQZLbjdUi5JPNqkLGBjO9H
+uBxfV/8btu8alu7yiazBIrYDJ+eQZVzJPVAcoslssKCUgU0BMOpscLYGxAYHL009
+DUKVsajsVo9vjhN0lYwmZdV/fOWOjz8nP2JeU5JH1wwuhvv5Z09Yam1WrGHpsvwN
+s76n4qixi/UkcNreB9JeqAd5fEEBj5ssdnsr7LNC2hfW7GtVo1/BDY9/Dp1QHysf
+P7k0hajw9RaTerErOuVUBWtp9ZvQKOh5JdEl11feYlOfdY0z5g5Cp+xW9FCYxxJP
+VusJXdqlcNsXcl9C/g0aN9hx4vEQBiypJITUssDhSjMg55s7hQZy9yfexVE2M5Co
+1dx8Jv56ViazFqQizGiV15W/45IKoAzuA3tfHpLC6y0X6EV8zz7+R9/0xePcZWgx
+GCi9DQg4vCpv1tWfYaz7nWDHDTpCYCy5EuZSxfhEMzo6liRT99IrTlKkChh58yvT
+xnjLTayngOaL7GkBbjBw5jXfZzTDixN/RaPRJoeUPeL2ET+uwORG1q7gTJJ7Fdem
+MCe+zXJ+HhyH35gq7l1WG70bwTdmGY8Ki1bQYC7S57aMtnfT6VCTW3nREn7knJVe
+pqKaNbc07e9r+0VFbXRo3j9r9MzoscWQysonafvfz3Zlo1swW6xd9Dz05BDT+EjW
+Zte18w/GuPpfYbeBA7uDEHe+yvNkTWIFggkVj8A9wiMLjKxWXXe0MyiwMn7FTHcA
+It0O2FDOHTTeoNxJ+iGmod1ei2QDR90IH3II95Q47O7PqPIJggL1qW67AoWBR6q/
+PB3TtVdBaOYhoXgsDFRTJKTC9R//ppvAQESPk6nepvqHLzf+ZRDJHWU5qvgKyp5/
+3oVCXaN2Tp91G5/D2eHC4h/Z/zo/4t4pkHWGkscoWLAV1quczvZ+wu9imX9YuNVI
+gbzUOYvGRpWpyQY0cid1P/mm8ScwZHUbnzk7nTDqjZvzinaGLPWMt95tvvDYl2ad
+IvDJKIaIjU/YjBGJV3HS37BQhzrd1qyrG/sfwCRm3mNEyF8hEEnbOK7Cw2s7RYwm
+LMUBRj7oOv8dLQ/DHHQ3db0OwfZG3DpJEeA15bLalgJZFLdWfQAdW7YV/xAGMMCI
+n/7YfdxihXXZYhzdmlt2TL3r4auqStrizRZ4qwD0BIoWZ8MLTuFKONAAfhhIIPp8
+InjTesuKU/n5QfHV1ugDuoD9k4GYUIj7arM8wpnCi6XkkyJvH+XlUpqictzbNlPh
+PQoq72lzA3AIjp1S1U7qncz6a7GQhua6TMEZWjrWWq3wXJJ/nFxPPbtv/m1T1cpZ
+NYfBIUQGIb8iU8dVt/94ljdoJcfi74mD+cAodk/RPiEUs2z8sILadghmYSZd/Z3i
+UYHGxmmvztsTl3gN4BDWD4N/P1xyQEKRl+S3kgDsuShwEkh0QB3igY5Q6cldwwZs
+d/cJWv6WTEHJms5G+65kqnmJaAOYBBUoocZlfl9EC6lvjD2KDDvBFxE+6aTYDLWf
+i0NUJqMuiWbneE+Ac89pYGIgf42gI4NRKinr62ESSyXrIVhQPQcufu3bHOvyNhsV
+M0ydcPQQdLIBjqimO+qIzoVVhj86XAhsUrB9/VZviX3Tpeu3zKZTPVBMRw3ZeRTZ
+bBWq6vxuDsBRLM1TdUwq8ViuRNEjSLyxOdltwmHW5TgY1CM+Y964Y4cvwLUCwSPK
+oF++QqLTN2VETQKHOMGpcVAN1bWu7wfGNbgM6Kj8zAsA4KjE9vhRc/3vq5XVP7rD
+hGdS5pHLfDkXy/KfTm/0Wo3y4PL+6qBHyzGeE7UeIA6bnj6125a67mob6BKZxmZD
+Cl071u7OEkxoeSskvmu6YiVKSpSav3whe8YaegKY9BOHQ62IvIppwK5fRyUg+SIF
+exgWS6zxtJ33ShHRfFbvMaqfP7/FaV73oxJsYA83/qNbrceOzRWXqDDJxmP4XRyX
+rjaBSppCEhzV8UUAkcQcagO2uE6ko0DaAQF1aLZtkHMZA3pRHoM0SJcpdRbB9L/F
+zZW9BSiAGEmBZBPXvx7P0yMXs6DSUao5QIEQ62EH2jPhWOtRRj+QBnFMrjpzAcd7
+KPRCKCrdJRauu+mAFbM7hmRQvUQoewhM11/RPJpJYSxlASV5OXJ1FPp+9gDPmZO9
+1vJp0E5Oc9RevSKshDtRMaV+2qcfKIHYOaef6aXXCl0x4HOXeqVTjUgvpvKJ9zf4
+2pSKjGeBVGGN6MSri3RIOTGLvQG99VoxdJDy5KS0jaDHsnFNyFuoPBoQYRmBmI6t
+tSSlkwEnQxqt1beljoq6u/rmTjETpj4fdy6mZyGNZGMdzY3bEwmvz4jbl6o+nWn8
+mOX/73EOdfW8gvKwEhpJqxE/7jwbH0iM4rDKDzhEcQUbFUjQm/u5jkueGM4SY9vr
+hbph85+tHB7iuJXd2i1/GB9Te1o9MlDIDMP9cNIqWeIJLpcuw2WqIRwv0VouqwA8
+KeK2tHLDOgupIG6C3IrmSFPV+FnqiU+e5q+4fKRzG5dJRFEdjPAfz6zRdRjkfzH1
+6OCPxaVL4kIUvvhyX3PL8I8SVU/MzEyA4uiJVzOQPPz01lsoZmSIDsoiLpX+5Q1R
+Tz3flywDifjWGNfLpuzythxXJs7w2udSZKIrXaNnxJ27PXkr4QlR633bDCCVULX+
+1B1Pqr/BW6zZ2VKAJPKxhpgDhDOFzJAlYNmPVDLLeVtEjPcAmSW2OyskKtGHoATj
+BqNuTxs4Blj2Z9CR28PqY3RJuGNxRIfqRjsmEOA4X1Y5h9HZ2V2TMb620te9BADD
+ToyQZB8Z3p7feJKKYbWYlFAwGZjqB/x5pCcAdIyGWwQv6i3PopoEEZI3RNy227J9
+pNZ1vdenlDeOIy2b5mOONRT6rkt1FYtGZKpX7cUjMjON+pJuonaW1gHWDAurHlfr
+K+ISLBC2MWF5a39NnyLhop/bGkAv9MCRdHCgDsJXl5zMdip/EkPyPpdK70xr7XEz
+VNucMkE/tO8vo+ustqTOmi7LeR/z64GzG9ajtlvVh/NMsqBAFIao2dxMlsEn3J0Q
+azbuYN8+cTlIoKWUaiOdLlGKd6FB+jroqBxJ9bsxSzgpAErLLCX58Q0yC1WkKy/h
+6UU2oLPKJFvVsXrzevIGKeufsZFQmIwh6c8H2xpjsOXSLokT1tIe6rLaY/pgQ8jV
+29fjJneACaBkuEw0YfX3jJ0M9Nb7isd4vxUMcWTESkFmspaa7MHRq1V1INJxn7XY
+LDVxogt2Zg/SK2sD+nQ3P78p7S0XvofBJXJam9AZFIxUMPtwfl3Wl0rwC7khawmO
+P7Peqik7RFFpTQfuNTVVjRvTkXGdOX77bW4mhNJ64DgRVeu8SBxHBGu/QTR48jC5
+7elEygg8A7JLb25MCG1LEV+C+HqFsn2YTYsDiPDBJlLIAdLK2k7jKNCbBeaaJy3A
+SAcawKSlLw4+7Wcv85W/P9Dm8+aacUUA+EV/SHtB37JS4jPjeb51mVuWuS2jV02W
+moTFlM7KkU3TaIeTe2bag8m3wTG7oge2Y5KXPw8bXxwByLNd5PQRa3ZPdr6LlZ/V
+pGZwATIsuQqVFJUhdcAlf8L4/mFuiT4KeTlDmL+Ui34R3FplRz5f+A9IZ4vDJy2W
+izbqauIIoaPSmoJXq/ivU/D3msz//AvoGf73FTLqxwef17zB7FgJffDKSgTG9Nfr
+VmB8cjvB0lA04NzpGb5sBJLHfa3VyHaxcA8o8c+cIuquH6ylXgY5938jh/nAv2ZM
+OH3DpiS/Q1a4kAE9vtapG+dh+Q37max9A2hQulPUyvEuOuueqN9p8xBze4PZAR9u
+M4Tv33xGi/K0v+366yau7tXmrnv4plBNY17Ucg8NTltRzOUrH8Iokvup5hiryiZS
+3nsjQuG89/xd5W8WzoJ5lphUnw8YCNCxUdtiiKaGqymOdUMZG+b42y9xsXSKG1qz
+r0YkcUmr4CF0QAXk96A9TZoBqYMz1zcMh6QLgH2p5+U3XROWXdpLQCnq45T/1u48
+kiGeDU9TSghoD1xU3nIN/Jh4sEiEPy/lH4cnHPelvtOO1gXZ7+VTz98S0v077o4f
+wCL9imVLvxasqM+24KNa3pPO33LWqlaX1iBAjcLLteo/Ir3UkPqr5iD3N5Hw+Iid
+B3UQ3Vm37JDzjzkfjhyN+8g/UrehYy34wLJ8eJQA1+0ISiBTuWL3oHJ+R53q7+Rh
+6ZqDdPMDotYejyv7sl+bFwH1ikvLlsXP62piHtCu+MnTEbRGLH21AGEx5znWeM9Z
+bmXO037AaEl1acjHS54h1FHlk4EwXO4BZFHNBAYZKiUCRBZfjYDxGFl4DPaJaFeO
+Q64TJIDK6VbvM30JlcNa78gWd9JXEqQy/Z2Ax9I7EsPxlPffHb7U7/Y2diF54QTi
+1WKc7ktSqLZBh+FWRQuJeHogrCSYfkfMSdHhVJqC7MK0cftgwcdNMEybSIvOZDV3
+Yavb/gCCH9/jnFHPsWhDJVn+ysGX2NBjtdYxvoKnvCU1a0BtHQn3xnwrsmc5Zmbz
+VSZUQvfI9Ifl3FZ2U8K3LZE1EPy8i1EcLjkWvhFFnBmTP5n0aPwul2+cyZ10in6W
+q5sKCgPbKXVuXrmJ/IbdObNt5niALEcTLdjLacT0syQnoWmj0vKtAMoGQV4eg6OW
+gtPpUF8DN5JC3fWkY0twrEVCG9Enj6Ec1oVHv2ls2lYgBjav7sv4NHUEXa/xjT5v
+H4t8GpKvAT1a9GLBvr0slXQ5qzVcrb+xs9OURHtx48UyGTmtdavz5AQNiHPXfNn/
+pn750uCjXlf0hwyjbne9xWTs48trmhaM5nXXBXyj+wzPRT83C0+fRVd4aBYuBqsg
+vjXEme1J5+2tjhloLKlNf9Kjr0Ug20ufKrk2NpZ69uruDjFfJbnALduDpNvrD1ql
+yANg5mblVTUKGFmd6pi2y2BMhu/AT47n/+aWpuDBOtIRA96pwPmq22fOsekJCd0M
+6Kjr6/zUZfQZZ5YtcSfYuzeyuH+e1QpetH/qwh0OiMYyQx3LKek4Rz1+c3qyHyQj
+34HxHEpUaiF8iWAZ6J/eU9ML+XZE5FkY2jA5PhwfKWVPQ68mOuelAjYSe6xD58XE
+0CaI0X0AEunr5T4+EYCjsPW/yj1ZqT1NHfXmtBrduWnhD62fQvVTv1SWIekDZePJ
+XhdayKM6eVtBJxGPD3lfBudj0cqNJOi11eKY4slDMsLixwWUk4KMa2ktug/Kdpts
+4LIWb4WD0keJNsZRg4zL1mMgjWHqq3FEHOm7pfWpyUD4EemceIshNN9iLcG1MCcB
+0Vj6++BH7ESj8PIe94p3v6hBjOftlPVIEKcq+UBYrjJBBY4sSwKMTP7wxqrG10MV
+gH9oiBzWWISDLRO/st3GfMI3mW742Iy9CXVi9NDNUs7Xdqupkyb1fMCThjoJqBiK
+/NW9A6wM7CySyjxYXI0Jnr4UqZYLIEiRo6xzSPcTrWbtfAgzZn3jajwUljLbHe4M
+X6Gvu9/Ttp8N9kGpxJqKTqbqhShrmAJsl11GU8fDbTiF6CxonGjz5RVTvOvHrQ2U
+kuBTWFsFS1MHY9aUl+2J5qncb0PHNafs5lBGBWQ7UgsyVu6++awRF/OuglHN1Fj1
+RHd6Unl8DCWoPawg3lCcHfpNErRhUiPD4KwAZ5ThZimyz0Z5PcWDxvrjbHRLdV7f
+VqbxXbOlvbKcueqUeBhtncLfVa/FP6zqJbghAFOO04olRZ6yYYNqQce1jfnVJseG
+OdOjMGpXyQKGI5tIvq8cGjBeKkoZYI3DT+tCEAU0l0ZLc2zk72B4ksBhAqmBZMl9
+p5BOWu14pdTpsqwBRTEi5nVZaxbF8ctvChkA3y8sIfR+jXT9fzZp7xwE9vqj2lep
+6PHRGkTsgnaFKpUQ0jQRvWn4tzl7yq7DtubZor/QJ+bV4Rj+9k+lMS09EXjmbD0x
+amDnzdb4rPFgEcMUDQTV+e5+nQSqMCZ+UAqPszgN6/GDblfqz7p8fBBI92g/wyZm
+qw0Ub6A4X1o2d4fFdbasiSqQiT7xEG7OLnd1cDSPC34ykGGbN8uY+u4bL/W6VHzq
+B6svEz8EIudofX4YdSv5CpsZ7i8Lo4/2z9/eFoZte0rdwE5AqdGK2559jhwCURyg
+4WZxEnGk29gAvw82wI5aqW/UT/hSgnC4KFMt/FzLNbRHInrMR2jejhsI0xr0/ilF
+/wdz1xL6ZcUonQLytMvWaP4cSnxE2JHY5l4r/2MPJZ+Nwxjxu7jV9u1Kuveq+qEP
+l5+vsqF02C132xn2aovRndJrWon0nM1yyl7ajQUdPvQoR0TW6MUC9it2lWbiWRnr
+F3KB/fOADcvvbnDqCSt2ePgHHrXpzrS7ZHcVt5gLu0eaZVewEVSbsnNjs8JzWsSC
+sf51mS5DgL8L5UQMjlPAGCzKFlHb8zCrJdDefRxcxCRB1/9tQrNj2ozHp9Sw4cm1
+LwTs+r08pp+zykewy66LkSrtubG2N46yGeJxsCrdholtVLuHbefhmAzzHONgysWa
+VFATVfhq5fHPgrzyZNaVZWcbcdwTJVO8dFJ76QKrVFhkOMFhPqUL67BCj2dd8zqh
+qeNLOKVH82HLXKvOahLhhQBxwntqV8ABD3Oqn4vwJtEL7oXV2d3d39/V2Q+E81LZ
+gQFdVqKJleFHiTLuEr0y0tjODfaOJrNJsgn2svxtpVUItFsyRFq/1Kyg9jt511oO
+32uAtJKKWI9b3YuBvt1YF/pMU4NQrqlkC/faqdM6Pub9oBoXS4TeaZ3GP68NgzSh
+l+pzcbpL1BOvTjonEzdqzfQqXJSmy/A+aGZQz6rjbKSdcg2D4Lmto/BAFq9r4ZdE
+5oKxp+Ys1eYFn5E3wiVplcKsg9zctUGxfKdyPIkZIXOyQxvxvLE2+TQ+kwu0pDuN
+78s3x2wbcTzQqKpJlKAHYcyys6S5qls+xapni2EGmzyEn7SyOm/62+BXgc/pSrQG
+xBDYihpuvzLhtcfwPscxa1YhoB0Futv3kS+HyGqbbkE/+MobIB49frIotF5CrSO1
+IspSZOn8OEdCmbYOBGseqp3y4spyW23va47rj3FyubUi6l2C5Z8NdfrMA6hNp8vH
+HHuXDPYOnrhV45C/uUNf3h1cAHJjvGoBCKG3Qy89OGQT91Uwt2dm353vIw8d2tdk
+EWw4XfUUxbmPSzQzVMQqiB4BJD9VIWWBq/U0qzbNPWusEA535h4yIofi1Tf9UAoX
+XUJEi872m5KJe3jeNMIg7+jNAyBMK9Exp3nP0XBXpoyDY8IBOG0UngDEihALK+sA
+A9DMTDNcdtJNmQ9FMJ6PNhWRk6Y4/sQX9sDyDwH4tRcpSP4HkvmH4eiFS2a3gKOb
+e39/ECuyOHstiS/3CXeSLpGNDCMFNkxZzFB7L7Lh+vWmkWZQcc7PZRoCmM3Y5UiW
+WJx2klG+0YjdHqxuVXXluRT98D/Wtu8dqHiLlEP3EMGJGmGlh5ijnDY+OkrYtwRT
+c67aryGiSKYa6UiRlRN0sSO2lSUU/xUoBRVJ1F+f1ggrf85+QRjL0ReXTYmf3Q5P
+r5Xmvzt4aWdkysY3tynZSIwAdkgqJU9PTmmDS+9ep/e6keMpmENjS5SJ9QExeWfS
+UsmVQeFwrjKeq5KBknMVkJ7Y0sSEa9WIvLN6NNGW6ef40BipZ9MIdbIjvyjjtJhm
+De3xuFi8wzGFJ7ZH94WWfunbN5yJcNpR5F4gSkS+yjmx4y2/dG/+sD3wdswJy0x2
+2tyGyRzrIvTwADL+yfcmYvM9wB3aD4TfrwKq8l3R23za5SlKXjsetW9aVtCD2V1k
+j5XFcc06VoowdFPmU7FF1zKz214+ZUArN981mv4brUi1QiOHevUNlRSSwTHd6ydK
+b6d+2C/rEo2kTt1cIORQ0MkrLQgaL3ZQm09EoD7o+vR6I9gEw7MDEko/9Ilr30Jy
+A4xKNcn3elnsxELC+fHbtb2DMIMfLZrtgStOW+v+oLAq+L9y0m4ZiqhC25GwS7UL
+WEv09qLcLLmvQWY6weUn2tNZS2bs/N3GUlPI518JrFmNZqe/dtB0gyIofQxOi1r3
+6vQwFiufvfe+KZopeDDU90TBbR48F9P6w/SBe4+S2DLqiC3M2PPi/mcUUx3ujvj/
+6brGmoc1J92Q8u8yOsN6vAO1+i4XjFrF3bhyjqKjr1OaosRPiEbwaVX83SdQi5R8
+3Y6Kcr6VbyCsK+Xs43bgEs58w+HQrYF0F1XfTIToKDfhPsUAG3QHZ59o+vihD3Qh
+x1xfAaJluXPdDWkVkUnjo77j+GS3JH77iGBdGY5u9RD2cxV/fFH6qvD72+4dtS+9
+R0wzYgI1lJoHRYaaGHhxFSjYGjH+9eb6tISsP23xB8oabUiGp+61AU07eDht0jVT
+mDD+3yrK5gzPMsTKAaaudAWiFPjmgt5W5adOjHpSvRJYiiWMpl7MBzR44dfg6luN
+wQl8dYjrANXE8ZOB0y1dVuL0QWpWHhuYNLY9iATU/jF4KFU+fEiAGPKRUsKRahSk
+7npkP/wR0RvIaAMtNHOUDc/HQANu9jiZe58nI+IctHLiDr8yrN+gFIOPBzqQjKhc
+SscZnPLpes2ih+10wkCjpRbxnNa9dl1IiVZJTYymN3CcsmbOz5geZMSlJ6nALtVI
+Eu5esUQJUqy6CzUzJDlmDWWN2zDBk5UXcWLePRUJClqKOdOf8hNbSDizUL/qwGGQ
+jDi1qI2tXmoyD0t0Uh4JOJEvgZ0dvjghP9zSxKx+ADm/EmnYsNVBTnyoXre284uh
+YIJO1T33I/LHZ7jProUBuzp0FRyzux5aHkMHwqD6CDdKI0kyvy9iSoBz8E8HR37p
+Du4D+dtS83fgFOJIvKp/pIXHoClptcMRtaB7n/TlTmkDSPHKkRtPtnwOIHD2Tvny
+ExUPKPVFdGB1TtOR+OFinIURsCZN3ZWD2nJCORgkK6y+HBSacps80YZBvd7gXt7I
+X8Rwsao64dB2zw/f56peZD+ussQvjUGZikJpwyEypjxUuo+uWUu1clALoNftUlYl
+Ix+EhpFkJ7cmVTKiCCNPLe9pJIqUY9JbO9+3/u1c5aqZR9Xoc/ni8OuiW4NeLyVi
+MOHZNsjqAQWEU2tKFjpFZYdO1AqM89vuuxQlfdI4q18onegbTak6cxCcDKuB4/GU
+7n0ZPbXY8k0AMCcvBzF6Hh7pZ1lA1WYW7Ue0sVcpQ5K4YM6rLrr0xNvsaxNuL9Xf
+QR1pHg8vqKLQo3QEEfLZFpfP6RSHKK4Y/ruYKaJBbVc2om5DSr3WlxsCXRSLXnbm
+pgVwx1VZKzat+DofowKlSbm2fFBeK/h9UIU3sKzRzl+MrXFv5Tb31fVdJyGjlmIY
+VKOyuvXvkgXHQ09pI1+zoOZGFkqOnQA94wwTBZBlr6fFQANWYGkz7icDI5rfsn/e
+sbpdTC1J4E/HimhDDQzd67GARtYDCwO+gZF1mtvaMyE/0HMmTqOK0aSpObs2LPiZ
+ydeubspjSAGhEAXWVAbcbjnu+4jFlWN65vBVuAubK1Etuvz66SnrBt1XxsL/cG+5
+q5aSltVnTJ97LeqBl24ccXZvtIQ770S4YHgNi4+36+qJxgOMdfPJbTeuNotKt52R
+lBZD/tH0tZy1FLQFRDkp2UXFOaeafyJVpsR+QrQsXwQKLo7Ockr+smumC1tGJnWJ
+GpQJmaEszg3Ux3bHyFVT0WwmXu1RvLRpMDLAOXB26qmbQvTKu7ARdlpi8K3NkzKD
+W/Z8Frwstu5bHARKrK/k8HHBrv2UFBshbLo8v0wyB/2NFAdsAI0Fll2piRhv0rGf
+AsXj0UA5EkdFCDH47odOseGVnT5iZfehyz3y5ifPhGS3HkWr2HkEoTzN8hk9Kuui
+XQwoP7MqUw/F7Ex3Po8GGeVxtp7blGv6q7THSKVQv49mnxDFZ/Z4wrRBgNzxSx4y
+8UTWVISMxgZJQ4/QT0dBvfJ69KySD2AYix1zyztxnHWuAUJHi03K6khCshX6CYIJ
+aeaDwXVBFcvbwlgr+3/IwhHeTWuPY8lZif0hQ9vkCmnGT/bQsizq1S0+y9/JPvKx
+oORoQdStjYX0UsFEiXINT10x6u2Lf7AP9Ja4vNNSbX/GlRquWxRdmsvkgO93ECdk
+5loanRSc7ifUnMRskWWmc+w8TWHlHYmcl/WInybQ8LoXNWBksq1leCPTes3BVV4F
+MW/mpMHq93fXAHNuVxI8vNp3vB7nyi83FLuwO0XrHO6dyvjUOdu+evGtmbtkEtCf
+zk85zVRK3EuwpUd8Zz+pt85ZnW7a5L1xUpvDXVyLR72XcInwnnAL//EWBWijZtU0
+ZaSoxv2rpRgxQ5wvPHF3+eKe8URrTYeuQdQCiRGnRUYtr3i8GolsXOcn+4TvzSUu
+HetiyHE8mnKBgfMoiJN1jLdDD87kOt3lgWxlHzVamD+WGEEe2iQ7RFLZG+ovL8Nm
+JtiElHpNzAu5dmS/yABn16xx3w38vpASMbjswvYGfUaHteeYRy/sAMP0Z5SjM1cG
+duiEe0RlrOYtVVFya3I/IHXaHD1a6LMxEX+Uw2Z5g0gkox8204aDQV86DcjiIULT
+Ad5Qy+gjTwatlVH+NyMGoPAvLc/VYxJefEyYy1/fN0tpGjaqSxlZAaF2fCbgw3vD
+m0aJBCe6FKhhkYUYeawbwIN9e/sacrnoru4cDMc4dw6r51HmfD5KHwLCX1zFaGiS
+tMZUgQmCz4wZk8ohloqsvCIa+vRgc9WlyD2oW43JOUKC5hmWEJ2cuHv6Z7YNCNEF
+y04QwfABSKTnydbx+GwvIlRZz8pgcNEU1a7B0P+R38geaxvzk6KNrK19KpHRnll3
+7/4gsfLr1/gy9DJr0qrvVhXZP03UJV4+QE1IE7ncCi6GShM4GLOzhpd4f1Bo3YYM
+dm4pWdyxfwOpaQX3e/AvQ/lF0oVFUlQhMPzd3F8E5OQhIXFJvHnetNco3cbLhL1n
+kcAuYFU9+DgcZwVL1fZ6Y4FumvoMG5nrFee+QwBQviYpv4r2v7DsQk/L7vvBzzx/
+mnovDo8kdH1XCAs6sW/z88zxNvLPipRHCUHOplz55GbeS4yfv18eYBHJe1uCTnSL
+bFkiXxzWkVkTGhf84rAc0w1BR910SEBQJxz7YbunLQNnN+8uHIsP6h03yQeT8Su+
+5vnbHSk1fq61qOWEvDzF66mYbu0t31BFdwkwe89U07LBYFrUO47jDE/vhVqLBzgw
+xJWzhcIUMW60cx5KikbTioFBvqlpOCpBQogmgvKaa0zmk9QuxEQEENMJiclFQkGl
+EwbMeKQw8ZVkFcie4QAUZTp5kP+d87sm9JBcGbkvaOMLyH4EQHb/A0rxoRleP5LL
+AZttrO1onVV4udL2PFVhPUVVqGTpSEpmlv5EHZZqe+OIMFrboEcBpnELcwZS/6HV
+kdLFNXHPVlSh6IxFqjcAIv/HYFhWn+hkmY4V8GedP4P01CrwyUqVVgMy8j9bU+VE
+jgGy2jCiJ98q4+tcMCGmFxLqcaDPGibWj6iUQHM/BH5IC4atQFH2aErst8E/BtL1
+0/vAKjLQt+L5gCxWil4M4wU6RfrYX/9eju6Sremh70OH/8TLvPm8t1S7Ik3o0bn0
+anI+jF2DLCzzHaczyFS3IyGcVQi8y0oQHBHZ0xDg9mpcARzRl0IC2RnYzEfE1Aam
+fSe/YtFqCC9lafPRNJS7JwYatV8FwlAU4CiAvLEZ7VkJqFROWMXVaBeGuuMWaXUc
+hyWTubhLcVSEW5YIQIQNyXE3EPb52hGi4FA9+3xbeVzgFUQQY/zi757ZaJd0nh9W
+3Dzs4rTGfMEmNbQn/eQV3MjUHF06m8W7ry+EXDQuz2wc5P8b6sbm+j2LuWmY+tMS
+/OWujxixGJvhJ5cDZJMK6vxbQht81fISIAbsEZxkcDcC+Lw5tqs/yROeAkki2P+O
+1zfxRoWwphRXmfEjzykKQqgOsDOp/POBU6fgbTm+J5idAMSYW66rlA7u5vpWtx9v
+kRw7kkUqJxXUs0RJo5piA/H/B7QvaQtYKUEfaY1O9TENeEFsx1c7AGL2X5uxfqeS
+UuiJzLZDyNLHvQsxJxwkxg6siJ5l6v+XxYqhOIAzoX/LemvX40k04i0OKUP2J6UW
+MR8lox0R3Kal19AKU0Xk3TnsY7s1ATQMEzJEuTJWssSgGRgTQ47m/piyfhcw4XgI
+rw5xx72RInoN2xv23VJSb8dMNQZQJr8alrRpjzNJ7MheU9otPes/8cgEDxe18PlL
+8iI19DKKawgEpSRSb7gm+6LVf0uoWs/dNz0riYEI+2azhqSAa9yk/M9YOkjM5JjK
+3PyOz+1+4QR//gHzWwzMyD+usqdNfYxsfOqGL03vuZIfSupthEAdpab0vKl/3mw8
+BAZDuwxT38n7dStAX0U7Qt81+uVdrFAinILJGRQsqg45P0XwLdhX+9sXEnG8D8wZ
+przTubziM6Al9qllbsuXSwe0HODzrLvLJBI0v/65FDWqC0Ce41VMLVVyehX4yoZ9
+Sg2iTj2M0EPOtxg+rMxJzblLlOo6Te0MbBHhGDRGaPM3K1PDb1+md6Jyaau5xzsN
+SXoIwKsEL4nNrCNgERpYJ0nRGc9ihOn/vBWUDalluM0Hwg1ZnD1CtXxH2e4J0xBe
+XzshL2vP5zPLO9v2xS+muLGGfGJj2uvrnf3qOemX2s19mW4PPVLGwuRqMuRHz60s
+1JPhSoVK/xpnx1RrPSlVsiVvDj5vsXZnBW9vD9yjrgpWOxxhgcihfwhGuaFFoee9
+kss4ylMIccm6jQEnITH0gdNYEFZCqY/0Kuq+FcR/HM0NmS3QJJdpQGJg4tvEytd+
+bVg5QNnHaj5SPvYSDq46XYZGipCmpP0Xpo1UeboPtD6Ix37bFaEfDdyvq0SmZ39x
+cIDAtJhmW4gtlroDtLrLv8s4RvSfvRTd8CtUiVn/TsDRsPHZx+l7CuFf138bKudj
+er3Ddwi+dJ3byfUFclPBF8xm49V4BX5rufTLgEi34TOqtSPLxe5sT19TBKrjz8ln
+RGUcXxssNlzeAgErVzKIwiyQVRjXlpFgMDovhzu2rerJKNEU7CL1CAOivzyggD3B
+fViELlD7jq/aV4iS0WS1Q0tOWzByDlt14tisnkbnhvN7OHAvGFOt4un8etdgocR/
+hekomLV73C/cpVu4cohvh+SFmHS4HWgtJMhpK+6vWjSPpcNT/QSz4K2IOZVB+mxf
+QJbDgYMkiBsIMdSgIkKcMJJ9bcfHjGwMUvN9LsnEYwAE0hD3F0pOQAcoF1pkr0T5
+WXhb7Tz6jTBe1PTk4B4CMeccVqNNvTcxxwPR8KwxfYQ+xh3Poba0dKyKAG3ThpS0
+IxY5R50ZQUm5vzfcmC0wG246LypCGir+gNAWZYMZ8Ns/bOZKglIWEMqFtUjJ0S4m
+gcS81U3F8bmOAGJdUEhZZkLBXpxlOEWqVnbscoITFDajchzMJFOzFPWOaJ8Q3pxH
+mMLtEso/6ErgrVFN8Ca4vfL0gNU7wDmXVTkr4ED+4cwjpKtqNyK9+ak9ZUE+ufW/
+GJD7B5jSUUWrbzoRpaJKlecK5cXl5DtJRnNZel5TEjRC8gndepB6BUQ9iBVr90in
+5qFYnJ6zAfqbU2p2jdUVD3AibQAr3kTBj+SEM//G42IEzUK9X/nQV4gE2AmagsaD
+rTJ8X54raBfCPeJVKRG1c9mFN0yEW8vGzTbLab9rxfUjZAU6+DxlQdB7V3/bG1II
+6/3NK6vqFLqyDMqgEFn0jPZM++j49bqHHhhz4mXOpMw96LEbvHk1lVoJCNJcAsRX
+jcl0Xb/KN6tMqteQo3YXAVC/aabeEvZEgMDWtRF6yINsO1239n6RZp60LdmUHgdQ
+6JEoI/IZsf2lDAy1YpUbL1/UU1K1jYc4y3p38H/dcj29eLAESu/C1Vc0x+QyKDvI
+Qw7dvN1yBIuTKhOEWVjTxNNb5LdUDWMa9CaKEeHg1sWkikkUP+fWVEWCbgYE8xMI
+FIX0P5CdLuyfYWMUGS15a8ys/WOq9K9ha71s1h2DTVr6uy+jFcawLxdu/LOXIkU1
+mcmcGmEg0KLLZWGuHuF5RXrolpLXVNrRlVwEadm00BLw8ACAbKEPxvbv/Q+/nMJI
+0LLGjbYU+HRULXVNAOt0Bm3X2lpuOeAvom+VttXa/qKqxffg8htcHSCcJZ/VUE/B
+RZu4jc3vean4sgX485XGca71RVuBHi86M0b7TIjtUY9loDhnT8an1O5uzhKPeqE8
+aigdOjwDnc5C10nEc14hJr5GV7BUH0ARi0tYwz/pfnCIt0QsoSDjwSUSzj7A/Yo/
+Q5NwQHabh9TqQMimp7ITvUrHrbY6AuRuOtYg2Kc1LppEVVCTWdG9RZrsf4ByjA00
+U25EKpB0KoVqC0hgTrQaAckM2kmoM13Wd4mc10FElxD3Fpf5tQ+YQ0mz3v1n2cTL
+JA3Ljs/QPyMThty+YovXvzK7xdW7rTrIvp/ajBv1DwQvvuWfF7Kvh2h2zeIhAmbY
+OmtWnwMR0Xj9mTBcmeH57o2yHUG48LJloOCtpXXWJixF/Pn94PHPB0fTH+937rKm
+nCsLhrNOaL5/mfe8skQ26hQE+HrBcKz7jf/zkvVQ37yQHEHBSN66Xd+0mnNv/dFK
+fCwFJklp9R599q8NXOZ7zUHTBFyyn8QeP839o/Mk5lKM7GDv/TYcLi3Huuq5lTvk
+gfXJa6mgZ9PgtpUMJB0y5vjfh1l7tcQdhpTjZYbr0AONHCnlPyluvqgmNqeG0QsP
+CM8VsdbwX3I+fUqH1u3QhaJ8s8HaPzmBuVBREdtSAh/r3t5iOy1o9/5jjnxw7p8U
+mZBlL2HzDjjrTqEyl+thU6T7yJJ2zixVugL7Wg9VWY+qzXKDgrTXx0WvR7wA4whg
+5cK2XdS3V3TrnNZua94zMIivxocNxvYt4TPXq0aSw8ZaN/6HmfF2ndR6LKCvbYPt
+8r2ecubqJ7PIpNsXS3dUtj8Uy+2elq7MTxJ0KGuKFCPEChRVM8EzISVWOqEvZvDF
+6O9R9sz4KT8Ri11AlUt/pWReHSHPbgiR24lTlnfRHsCngXZFoHB3kqreHygf4/Lm
+WzZYSdQrqGrZZ9PHv3ZX7hCVdJ9e44lwsnhYukaGcCDm0y/wN8M/aLKHllyYqWLL
+dCrO1FCS7/enE89j1smJng/Jfx1eCIpzPeOrO5hsZpWGnNsva5pZS0w8QZBj7f3C
+tXz5qilSdx87ZhZOrIV+52+uvqtQvtM2dSa+EqdVSPUoesAdYXXvOjTIuH+IOJwJ
+4BqBuKAO3X84zLW+q8Dx+EuAPOxPopFE6aSusbOiFMsEa8imOj/azlUJ22IqRbe4
+6LCedSxa9kpyWS9kYH49vHXftt0SaSUm4RKbWMesPCmJHFTOLAhgeKppGlv76gDC
+2aiIC+OM+LGPcUTB6qws4HP2HH9TR5cSKd6LK2jyyc2nY0yVUZXmasaBFDIqIliL
+Mz4Xez75ahZUvpPcECIIVUl7x4pbg0kxwJeiXaXpSHVf0SwHV7l32DWD5JOx45AC
+Cj5AFAw+kWeN+9k/JtVEE4a3Ob+w23n0dMFHn5QHH1iU8UbmGJ9WoYoCpOgAhP9b
+JZnQCr0QVOltLXEfO3J2/0BGdg8q3XFuUbO/B7DPWThqJcGHoqmHT4MjTLqRSkOH
+WuuMtmlfUSQYc7CPExcbY+u+YUv2dxBS0UvpgIW6OCEGy/6YIReSLUBpCApfoCWD
+/Cu3yiNmEYrBt3ZM61hfiTpz4CrSPU2fzZXTKjQZWIGdtBs55Ues9V5xewKrLGb2
+YWUPmlPqiiTkLLM23Ob5TRwjf0iDqkgQJEANw7t2LZb3zJonm/Svrye6sT1h8sf3
+H/Qr1CcY4752JM0+e8UV1kmOz4KwUi+6Sy7x65/TxNEcpYEh/88QMCq/fZcxcIr1
+K2haCLpDolYo24ZAWGLxE2pLO8IK28eIASY1iNWyTVTDwLXB1dgPTOlnqe85sUS0
+YcUGWw0YdVGPtTSNEXKMvaHZUwXIuoVe48gosmYu1VOW4x6JrZFWIOXofDWp+fMH
+Ah68/9O0zMD/uMewxyil9yYQdK0rTiXQlHH0yJV5oSj4l7tUYeE5qhvKN42q9s3l
+vFeekPyCWoU3/SBNkaodAv5NqB8Brl4HxSD4sehwIRgsR+8FF0qpgcIQ6krHVR0f
+wBcQo9SH7fukxuS4pWT5FpxyMagWZuptjGVv458RRh5TqtUZKhzQXPaoOtM6ZbUp
+rHYb4NrkMF3Ym3ND/m4Ej3L3IeuYpoVU6Iy4S8ga4uE/Nx2CeX1dmyjCNpXJq17C
+8PwyE5sOA2fkJtdvPgaxjYWNk/MKsEePPq4qaRYCr5Skr1k4Pqic0hp8ts5dYmSC
+x5BJR2AfUtuWE/IF/+FTIcFEhhEu50mdOv1GV7pddUvLWALwUOxsVeujmyRV4Gxi
+rfSvcH23d/j/Zhsn6+ekPFjbXTVpndSwdUI2vfCunWEdHY3LH22Nejekw4pBvOF0
+aswmlPP31mLWUMYKz8g746945Z0YgJWI72f8vbfHa+Xex7Cvyz+Tr9wMz3Soo1cB
+qLogubLuNLyjXjh0WaE4yYBzXT2KduQiCclbAPo33B66/ayGNCExJDifyd2A+M8f
+Fk5+b2sG5ovFIPPqQvXYgzO1VMyfFEjHcyrHWO/BersfpyaZgopiPuJ7yXoHlCd4
+h+57wsYRlW84V9TANEA9gQMGcnHs6cyEIivHuAwbscpOQ8L6ajfXy/LCrgJzUr0X
+6ctWd5y5cHU+D7UpBxQVXWmY1327LLSZxkgN6PCIZ2ajqmogfP3WVjntIoA7JeYC
+esGoKq8iVoYDmxUO85x6oqXuCLnn08bLJXUMGkqJ4EjoJqeezYcKS06weGZyMDtl
+qo307YspvQPOWrVnfuix60qOLgZWrhpl35W1Y3BEcH0MOQPYObQZlVK4nNdobTad
+1t+rvoDCWFUUsIzD2P+UUHGh1DPvYLLL0IFwVaXS9AKbve7tTUyRSUX/OuaCXzjI
+ZxGzchpvDo1ZaxIpuivgHm4TZAaGlgUfuCBRIpQ0JQ3UrHg364Ds6upDy16IMA0A
+cla0PajaZ+8jhQVaqCm+wM1xvB22au3AfU7Dfu4/B3rtVfhlXqVkEjjEXs1dwtPE
+DnUOyM8G8XZzSiUfXMCd9+rc5c5mxZSNecKZM0VVqxkNhuttIbA8XX7QEmeBb2nV
+2jztdsHyd3cAuBdBhsKfHbrFu9NKNsazqM5r8hpqaNBpfpUlOTHJLV78S6vhkUu4
+p1LEtqg/8Ytfw1swQhuvA0VF7HCJIm1rl961FTd682l6RlzyWMuOyDlsRSDLoscI
+UuI4pYnG9VBzlrhfTRdYg+QfuzvM1T92t5oPrFDwFcCsqZ+pNXA7Zu2a3JVQTP8f
+RKhgc9byn17pe1zPS3mEgxRFYYZuyzmga2/sVa0uprcG/mHPHijNW0GJLOUHrbEP
+`pragma protect end_protected
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_eth_frame_status_merger/mentor/altera_eth_frame_status_merger.v b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_eth_frame_status_merger/mentor/altera_eth_frame_status_merger.v
new file mode 100644
index 0000000000..39ec820b03
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_eth_frame_status_merger/mentor/altera_eth_frame_status_merger.v
@@ -0,0 +1,232 @@
+// Copyright (C) Altera Corporation. All rights reserved.
+// This simulation model contains highly confidential and
+// proprietary information of Altera and is being provided
+// in accordance with and subject to the protections of the
+// applicable Altera Program License Subscription Agreement
+// which governs its use and disclosure. Your use of Altera
+// Corporation's design tools, logic functions and other
+// software and tools, and its AMPP partner logic functions,
+// and any output files any of the foregoing (including device
+// programming or simulation files), and any associated
+// documentation or information are expressly subject to the
+// terms and conditions of the Altera Program License Subscription
+// Agreement, Altera MegaCore Function License Agreement, or other
+// applicable license agreement, including, without limitation,
+// that your use is for the sole purpose of simulating designs
+// for use exclusively in logic devices manufactured by Altera and sold
+// by Altera or its authorized distributors. Please refer to the
+// applicable agreement for further details. Altera products and
+// services are protected under numerous U.S. and foreign patents,
+// maskwork rights, copyrights and other intellectual property laws.
+// Altera assumes no responsibility or liability arising out of the
+// application or use of this simulation model.
+// ACDS 11.1sp2 linux32 Build 259 01/26/2012
+// encrypted_file_type : mentor_tagged
+`pragma protect begin_protected
+`pragma protect version = 1
+`pragma protect encrypt_agent = "Model Technology", encrypt_agent_info = "6.6c"
+`pragma protect author = "Altera"
+`pragma protect data_method = "aes128-cbc"
+`pragma protect key_keyowner = "MTI" , key_keyname = "MGC-DVT-MTI" , key_method = "rsa"
+`pragma protect key_block encoding = (enctype = "base64", line_length = 64, bytes = 128)
+A+xmpVGBhuLozOkHGnruSxVJdyR2Bk4SASLmcfO3NayleOXTLbBttvH/CbMW5xmS
+pbMmmdN5jm5j/g09L8WDm+sDFgV2r08kRFLKdUuL7welz7m7otnRkJMqDBwF43Q8
++W7qzcNh+S/pRzV9uYeuRT74qlRGh4nXzZfi2NgW8Bo=
+`pragma protect data_block encoding = (enctype = "base64", line_length = 64, bytes = 9376)
+M8kxDL+q1Dqqz+fxFPr4qVs22rjR1GLKDpxFotYg8ePRNvJweP8GxkG6N8K60pfM
+sQzxTNz4v1GWO4Nt8fVS/4bdcRW2ry2BqvsC3ygRtAo9cwKebo+71w+hpimHQXue
+jZ7afmS+1onf5ONJHCaRA2Gt+/Iq1VVDfldf1ZCh93ZY6D1Brz6CBXD3mDRxoeDx
+uHtRBWSWz1mpXL8v91PN4qvsacQIxOS0XvbFNbyCC5FyZG4kF++fC8vhyILolHTs
+yE4xgboH2eLBk9xqVS6Le5Db3k7zlyP6XquKiVDRVNOI3fSauuBhFniTc5Y0z4KK
+XUCfu0RTzWdQOY+u4EXFN9GvT7lrgGkYvNX0H6b8yq0KAG4O3WbQCcay03K8NYrF
+M6Mh0P3zR2833jF6cM/uUwfDAP3PCS219YeMna2tGuCP9SKASFc2v7xtc8hWkCyz
+BueAk9ciy7t7qOS3ruCHniWrlSgR9+uqbeW2iOLiagmfAkEVbsl+8y2mOGiOZSd/
+S1x7Xu2lQlRCUCcmaLdEdY/cqdlKDSkaNFSkFooeRzq0h+ECQZwazHM8UU1RbxM+
+nLLFLtXW4hswZQI3XMxbnukdqZEUSWgihRysv81j+KERXezzeVvO9puEiM/84PhG
+HJouVLtJ7ND9UQ7nNxTVcCpNQzYt4Bp6s0Z8b2I6X41zUvVoXENBwoDUS15J8kl7
+zFW3LkCOl3TxBE/Z8uV/utjdtt2FDR/9fcZsaL5ebdekpvPpES4JtyzEuflTnWzd
+2fpCRfD2wjEemXFfZyeUavBXR1nkkR6XQ8TGwZSxbpghDO5esFYsnn7cQ40OpcBc
+vjxG3v70Hk58/zQtCPWF3W8N9KCz0KuhlNadI9w/aUS0W61+p14mpfakBZFDgtdQ
+aTRwHbyyFjIWPQZBB0l6uyPA9xYDrhMdZuIhymRI12ucmvyBhTxA3qRZoOWU+Rp2
+9F5dvImBaUVKMtw9SsGeb0DTrekHb5rGdGl+o/on5u5aw9oxeygq6k8hYTZAoNFn
++zqAoiozPUggXMgrBTRsX8E2Sv3341kqjazASiE4KVQaSKW/5Ti/rLrqmko92GDN
+e5GSgE+Hl7OT6nH4chCgxw+INF5f6VWOIKnIOWIsCM+5veT4dUjYJwVNGDBaMel7
+ETp7SSog8wDde9nb8RryCpGSUQaKkZJTuo7DIlFpAUhUQmk8D6wojLCFs/yFbBCO
+9GM1B5tiy37j+iM/0Z5GgHwCvj5Tc0dVXdNGSoww16hpKR22qWMwx3OC+0RaS/VU
+xBo4fzbSeq6p75cr2o07Gm9JNWBYnn4ARjXKyR3WnrYPXZM87TjE/dsb5UDwIMhj
+HSaTTzKf2Gx7UWruCyCeK+66T7HirWBBa2I/W0WZ6AZDeF1gwGVD6f+LfBoPa8mS
+32pRajWgqmGsPN4TnRI4YgorfEkG9C5H8zTFZ+2o2ManCeDRYg7I7qyeGii3RI0X
++PCVSmncNl5m9+b2OKum0j7wQOqwngcOzGDauZUleuWqZXV/O4retcn1xjuRU6s1
+CUXkQI9sUnQ5tR3zjOk7Qqlib9phJgjvXoMEBV5MKAeDr/76D5seJ9mFd5H6pM3q
+5yJSIlJ+n6NgVB8QG0Al02W1zmKKqMV0vvL/Kq75Dgc2YivRlLreMSxklpCKtCpf
+jLEaXLqHr2bZn6zsqyiwsHNxlPl7gSCP7dZmO4MVnv3SqILdsZZGNhRIXt/FwYRV
+YXATmnxiw2EIBLZYszGl1OGgEuswJTBh/VmPgRQtjw/Q1iouzfObQLgpx7o7p6p0
+IlWvFGPOo/sCtWBvAO6sjrzm+kIr99WiSJOF5oXxDxTzOlYEIILYAj6gWm+aECgz
+EL7kNr010NQDuLd3cRi+b+Wm6WN2QqK3rMjJpmR1C0+NBMXWzL2bmPKWlZQeTLqQ
+Ve6fMALoE9op3ruYVRelPO/PYDZocZm5kHm4yUbSv49OLVoiLtavXnvpFdKrapZL
+Np7L9c/Jyc3GCkg9hZWyETxF6M+kff7dQFDPa1QJ5Jm1rHqbIe36Rm9bjxW7TgPv
+zJZ9nmQpI3mIBWBETufgSeDXMVFjyWqyc4rapRkEiqsmfaakz9AL4JgP8rNFGzJl
+rf6VrpVmv1lmqcER0GQYEoFck/6aWoel1l4uXqm99wm6pbf2Xqv1sw0+Pg25kddA
+lPPJDEtHstHgtY2ghIOgKIavEMwkFEregH2U3yDWnOAdexFrdZgVvl84jcH25HCl
+A48A+N8aArDiiGU4uZ6E6agQPJW5b4SOWzIG4Eg6+8nuQNBJBxnufQqLK5FJXgDM
+HP2gJzHqjSq7MdzrI/G42ru5FDsR403iWG6pKHwtPBzUltUgDy/FbUUpBEmzjAaF
++HwCoB/5I58vmZFJXO1SDg5Pm/O+BPeYsuXUdlSqYGxt9P9sMhCL8xTFWyoqtQde
+Xj5/eoGGiz5TB9l77xCnRz00wKDxngDzhcGdSWn1+wZ/ILhLEiJPKU53OwVSKSKM
+ALoawjx5d+/4kGTF0QgyHeSTn0kRLpiNrhFX1kQj6fROajFoAvxmRCtK8C38enOv
+h7WzreAcD+1R2c/e4oUcEbK3h/yI+2TK4HVIfN0/pyW+Wwl26Of25/Lwve5y7wqR
+hLOCJw19tmD1TbbtyVOt19zUe3RGGqSAu6sGARqXBMmySgojbVcYdBjMQaxswqgD
+teLiB7uGIq0saqjEmUzIJSlMzFFeIqiki7RUf9oH6/ZryA7ESjulI2CB17WfUKEm
+/Zglgki6RNrHR/IkDg70UFgPmkiZYbl6zTuJj0abvx4ZUgCKXDqg5mP5ZIiSHU8Q
+yS5oS4u8XF8jKRAbsQuAyLzw2mt5ZcLES4Red3P2x/3q8f1W2i6QQa+1sP1R1QFR
+Vl3NS1BwvwDDudXT2v02QiBjPxDz7ehllHX1MLg8+he7+2ubbhMVOWrqgxX4rODu
+WDLL+9jaPR9VntReIHyf/S1VIj2M9MUG/sQ4z52Ww/nV7GzdDRAWzxOl9TnR2g7z
+caKaMjtnyHqmaSTbByqYvJANA6iufyQp3iMcmj16BlRA9/IwZtIbW+AAPKK49hq8
+SSzHhnNB6hIA/VLaTnosoGaLZEpDo4vutJJJ4qHFohgXIEV21hsYrnEawNrDaiR4
+mmb8jJ+Ki3igNxWHZVaAqJ/venyzzZnU4HXtWXTS0FmDB8GfOcYeqvRuHNVXlMF1
+949LWFoQuNO0SuUZNN2sdjVHTX+UXpDVkcNNvk1rTc30JJSXALSKdxs9VK9Oclau
+e26J90ZA7Hs1tC4NthPQ9QdrOl73aI42XFXyEwEz8X2dsi48q360R00F2djgkoME
+SprH5UHmNEWnrZv5E1GCUuR2TNnRd5YenH2LZU3wMEm1BRa88ZieAcB4IVAeqw2t
+zrKrv95y6ZykhM4Z2IYWoWLNicixaAfO0od/uJQR8jR0fcshncgpcKZdAtMLY0Cb
+Oahcb1fqAW4G3yKn66suBGlQtl0QIkuRS6C2tJQU+8xmmhxm0+R/SZ1Z5aU4KEjZ
+6n/SzHBoHbkYbxrQeeISMclfSCb18duOnRK24gh7Ttv4rrlCh5BelfP0tTpUGWQC
+GPuHYjqq5vmZf6/nx07y/i93D5AdkdAOWSO0x13OYjcTfAFDPKhlZTVD2CN5Xk4b
+6Jrcg3Mg2C/K6FoxVNsr5oppKbtXz+qxUt60ejF9Xr8/cca7FGQMiMa2G93by03V
+bDD3fPCt+dO7YrtWULM+zzRL534dh5JkmQOxHrKJ8bZhBGJnnqLC4+iAY1lYLfNq
+93HMr+3f85mKm7XW1sJjyaKH0sCPOAI0mdqmnx6KAUEt4rPKqsBCF9Fy5kfmpTSp
+/XIcvA5e48AM8zi8Q4N5XCEQZkz/4WWb9Fzw/HkZAO/nxXOCB2lTKHbhzMi+Qbcy
+A+508lPHi5LLfAxVBGPdumV3UEn6wN22nrZ3ncBVtJyGH8JBTJgJyzaPywG9JneT
+7X4ZoP29iryyVlS2wcZrDNtAwudsPczLeKlvmWx4/PT5RkoLMxPAsPNE0Szh6qkb
+3odJQuQXkiYj8tZ7DWyE/ei8Av9gl+etPpSJTMlTcKPz5vrvQku3rzSAfFnrVw4e
+iitiV0pnFtVN2nKynMJSG89DpIrzEUjaBI5tswGNgtLfkdBC3EJ+QDNbhYStz1p/
+SSl/GeRRIafI9ZxsaszY42GihmEZLTid9cHHZV2b7nrR6Cc07Bkq6GnDSU8VtVvT
+JrQjvABP3+hknEd1TEWf9ik34oijJv/U9y4aUzP+Ns0SM3n/E/SpEiRNFU97Rkrm
+f8I7szlv9aRERJFxQwa/QSz78CVH89u5j4Qe73n/Fhy/OmBUaCS8ZMEZ3ctwQNIR
+rT1g/cr18qcovqcxEVZGnKGx4sd6BPQCcmbpb9WpVBdVgsKUlKSqocnwSrbIpJw8
+1s99yQhVKUonRGZJrV+7hS/oMKww2IwimPlowUeVsJPDtXQ37/ewufipQCJh4XoH
+za12wlU5TDB+6WmCE1VAtEsP1a4dr+tIw5gIG3kvMPrFfUB3AkPfSmOaCi1POdwC
+gRerROf8BQc0WoVta1pb2iXw3PMyRTqWJOwYCZMkE7lHDXfjdcxPHBhgt2cOmFDk
+7JxYD/mz0xPxR27jznay5j/YzpfD4O7H+lYyfbpEA1Yir5VYaclCEagjPqOyk9QC
+iIF09Dv7YUXEY2RFyW9+pbqgFbEwfHUUB/G6Ae/qfJ2ucxPy2QANHttu+72osoLF
+nHqTHBZsqJ/Q9ujXbbfQENpnu08S3lNoW1OrTYAJVHcVntP8P9XLz2L4ppNRBS/5
+yxq+ZqYJhR6SRfUUc6NMzG8v0w6aK6zVPZKxUxot8itaV3zXNHvZ3UhUlp+twPIT
+mYNXuybZVBIkSCv8Q/1akQ0DGNDhaf4RUo6NMu5PZ+Vd5iJ8hr6TKzgQO6DAmu5q
+ADw9o+rGpGkrFs+kURoZeQPSOXdfxJnY4Tj5SePAcWMg0iB+uUkXGWRijFxflwln
+GBcfiFSMYG8cfUMxMOC2rNGvw8YViRUctPS9g6oA5q3u/m7QTN6Ot8Y68+c6cBYW
+6sxuCVmElqFCfUACp7CA9zZWx37m01LkLZmNhUA1ZdIFnTtRjztWuoL5XVK2LLkH
+kMuN+JsMqbh4mMK0SldpFSnTVg/TMKoODG+v2IRL+jQ+yWzHrJAMbtwxQYNbutZ1
+o1M9Ktnwry8y1TQtxOiDckaHvyp92/AWG8CDGI0aAAqUfPJiAXXAifQSay/JZSS5
+PCDhJvWHjm+WxpgJ0nkqIERkqHgGYdU+FlRnyz8ZkAh1kUkf6ZPdBfXbBKV9p6dA
+F9sWtQ5imhbSJ0FmaXKxM7d2t3x2hCZyRzP3X6xRXHgsBU200t3dzXrFvj2Y6KgJ
+GnURYbJMgRobJiad7f4iDKgrI+XL6vzrC/DIVK2zntl0Tsq1e/YEXbdaJr2UJEGg
+Yt9fsEkLQqS51SE6CvYSMYzkLyBw0VQyDdgVJZCy7CIoWq0xMru+BrGI+T5YrJBv
+Dc1w9tHEnpA8i1PqjaPDw0frz+JxiG0ZqGewi7vZOezP2VtBqme5Vb/tb93OfCWf
+vVoMVwOo9SjzGBYv1K8mgZ/nz+xJC5/mliI2aWfrwp8ecn3AkRJSGajV/aJmVtid
+m5mblXx25K8gYvHqBGg+xKz76BXzaB4DPJyoWcmJbBwHR3k+o1TenE4tJqeOFmE0
+Md2/GlnF0gRccF10zdwugePR/x034AXmPo8JfhhqpNzhAYloxM3DdB16CzKxF6qU
+vXzBMTMxu3J8L3UTPeeJB+FAXfn/uhFK/OjoXXm+Xo6s1qAQoTUSniwzCJjfTdYD
+Tooeot02xx+DrbwfkDBJfLWh9WUFJRx5WysJMWCOhHwMeasttDH16AvmL0Ay2/ZU
+Zb9FSKtkTEf1jgoaZOVIXhUTfXzjYDL2VDdjIwYgBtnEDpe0XF3gTf8eZ58CjOGL
+DF/mrGijgc/XpBjm0LHnPn8+8eaaZSPGLzgoMZ/KeMUZKNvPMHAc0aKlufHp3ajV
+0Wt3V34DPPtOBg6gdHrrRLoNrmFBQ7b8/xEc4PqXPSwkE008lsR4SfU/hjkDOK19
+TxMkShXjhDXCsDSJDox5cM3v+q5WGcF3YeZlAHM6YeNj3y5Klsff1PKDAAw1OjCq
+4Zs7mQYaV8G8hmNBbj0CET9K+drOytNYqS/5o4htNAyMlKupKz/Ai+948SND09SY
+T8VXvMpXfPqN7+hKuVq6ipPMwpq3ccK2HpxwBHopfuIrlrCNp1Lpmc78km2784k4
+0NMAx9l3scH7MH37SKeinyujSM+xUU7U4hm71I0/FTsDf4Mj7LFEccoHUd0cBQdo
+iTi/UibIaCJ084QYWYW4WK6bV50GnUk/2+4mH9XRa+dFMRQ4HT8KKMraciHviRhN
+Kzx4lFjG52H0V9aztuhmekC0HfLFUGlbpYBFNkyeIT/2ZT0oa+ffdp/25g7MEMD9
+sZTpjQUe4Vse/q0OpA6P5Ce5ZabFkY+6D42Sf8f5TqgYmYuRljm8OYTFRKXnAdlZ
+JO2fhB06kbvWt6XBJKZSWbfOP8vwgunzVEGl7Ykk/Cg3QYRW9D3P2y0zW6MWoOV4
+Wd91liPcB3sqBybNvVh9k0lxSOCGlMaGq3kS/qUEfolFfuiTKzpb9qhOhuIQ7RZ9
+kaY531TxWjNysUn8KsTWI3vL35rtqM+OXNTSA/R5IcoX3iVVV+NSQGh5a+oI5GWF
+kcbbcaomtZ9+fSZg5GGnX1zlHyIgt4nksBf4TAHIsyFXnofRiabF/KJhdm/EGbb8
+GvYLDUKkvxFOtD25CFaFDreIycR5EMGK+3XnaTw7cONKiO0Ww9wbZSzlH4J6OQGg
+bOxB2oi84bIclJ5mdzA6VjNlSt5BmA/1tfVNFz5OLmhGZZT2esNaNxjNNR7TSdgi
+jRReBhrWkBSEUs/NNWp2uyq6iuYPDo2jbNnQx9WSDRvrSJJS49dddxB7qyvMs8mV
+9V2/htmOvNj5IW+g61nV3TzWojb65kfAJB6B1J1zcs3N3bZrZcwtMQi6YU+812E+
+BX+IBfzvC05yD/Fd1rvArENtZY5DCHPgZkdPxN8JCy2UO2EGj06vW8cV10BUbBWZ
+yhyAQuT0zZqoW+ACWpwJhnPiM9nckBpWArI6Dde6FIKksi+3cBPKyzBHF/psaohj
+oC8CrI11uBGnVSdATGwYp2mf2Rty7OL+fd8jYfNcHcB8YudoOEPSBxwlUZEvG3Jf
+pu1aEJldq0Rzmc79+jKM/bSyNNPDWR5G7NajnTd3DGPMSDHtIT4ZHXR3ykK59uDr
+ZYnyQwQMqoVniUnjlXVYz+S0+HL1flQJDeNezAJ0AYR5glsvpix1q4gvAkBvG4/9
+LtB/bSLToScHGZyLRfVkXruLdfUZ1CvRIhwfZbty1tuRPkvwqUC2zZOGqkk3dXp+
+Oc6Pl7mP/7eBQyZrBkwPNhkk8KXsqVTGjOTUMM28EMgUtZXd7C3qQIV+qOJFu8YB
+L0q9Heva/0Lj4uv/yJNjbooocQiSUUVFYpfcjerMWr6Xx+PCcWhE4z8VqapCjObQ
+Ul8FwfYgEk88/khuA6Ny7JZENSN1Az2U0Pg/w5PzZUHoUjJFmxFUlHYDjV8Goc/U
+4H5msaA4R1erxnzrma0jbF87LMZlMftCk6rZm5g6RTyYqeLSpCoE3Sz3CRY4T2SI
+G5akAmmWUiaCua8v6Nvbh+BBXASf2fyuzcOEr6Lny63fo+IyU+PqFmxIyREkTH3G
+GHe0xvBckZ0GZRk6YNN0IusYXOzeKDOc94ipBlWfoP3XnAfjg586D3IPGQPpZIni
+46fMB+Ww5BtMBQbQ3bUqG8JTVq47pzhmP0vnQNZfEJvGTo+rDlCLpj41X88QVNRk
+l6Q5DDTYrneC8+m3gPKWpKaf2Aoj5pe8mBpBT6ytC2/EGBAMeZxveU1YNq0Z7OdQ
+Ub1+Ut0dotXXfO2oN333RNRDizki05ocA783X1RwggmqXq7XwkQlh40ihzoWdoEF
+q/NU9TZECLwbHMNrtbq7zggXnxIQHCd4qxBXw9tu7Kn3dJ5D/C0r2ncDa8eu/4GX
+nqDb0SbjouZ5Rz9s2V59MAyqhg0kLGSljdcL9Ooh9Snq5KcdKQxb7fwG7txE96YV
+GOKyE7APs2gv7YJmqq3qDOqfbeBCMLACHuNukMhrzXXp6eGVzxwI0hCHbGuHnVkK
+x/rcCJzyRO+h7Zn9myfBewl1gWx3cJYXJ/ekXSouJAtiH0l3fuy9OyfjVdgQuyXO
+bRBokzjHPLPYqQOMZz+Dae+tzbyIDajvSBJzIeIzYzFeL6KYW4X00T4tuP13Wvpn
+XqPKjYxo8fEUz6KqGgxnwkZZFjdOpRq3IWWmFAJwVtALOuEoRF+sNymHKvps/HAA
+cvXfS+fIO7u62NhSpL33NozpCg1ZA6F8ske9usyvTLlILJvP8o/LZ9+2YbCfdnB+
+UuNTwhx7/flTPU9tocAuyIunID7LZhc/VGJIzyldGwELsS6fP+8VMO7dET1l1h0X
+cJZ4mQZZwR8kmDY21zMEpEA6P53JBNM4ZWj3pm6NaMdVwpzBqBL1L8RfS9UA7xwH
+3aMc29hyd8Ic3ofcfU4fUVY++9SLpQWFJALG9e3zsnjWmxjG/F/MwQiobBzTOIIX
+rXeT3nkljUtpsIHtORO1kTGQAdrWiWbDmwBIuT01x+IX+coZc6b1ZZ4jVUUocEoY
+XN4prv0HwNwtM8GH92MfcWktlhYSNGJAiBl+0qll36yTcbGFtjMdIgBFllThy5Xd
+CJXJlG9GBG1SpBt0OWhCAKHzHhbh0vKn68lla4EnhWeZqWYPNeQLgmCt44mvLOcB
+zDJHh5T9YyHtXBIPgjtFr9liePdAd74V4Epjpl8KI6r57jwQDJX8S8f+wuHXRKPN
+QshjItp7TwEA9gA6oqiK5MlgFaHURN2su68nzxGu7NmhRFAEKzXc32JyVcO8pYDq
+EBAnuoifQuQzrCFbw+pvoBFUxWzXvZsc0Z7w2hw8D5/Nnmlrf/e2Pgt2xzTG0N48
+7w3Scd2MD6qAcKyHirw5KtExJ1rhzIwAgoWJKmRZi1+zyyS9tUqvpophwH5mzd7b
+o+EtllxlXuHV/HecCJHPtD8jA9r2eBtp6Jf7Uibhv/h7jfiDz3QeM1pPo6uG6TqD
+X2SUjkcKJbs93Lvel7/wI4FsZjs15iqzvM0aap+O1S/SHGsMV8pA0jdCM7EIHTEW
+BbnG10V3KJBUXcgySTkflBPzIsURydVeL1EOhBM/gOC1evfJDtOs0wdZXnwDyPs8
+MpDqXMcHhek0R2RDOSgL6fprM49enYamCdxFC3K+ss4sYL2nkn/vKyFBLr1P52h7
+Rrt8u/25SZbqE+QTHtN7JJ98ksOSC6xLU2d0/nLt7tes46IJFugJpKzyIWj4P2A3
+/dIC6rLYgwBm89tj+Aco5AvAPpDEmq3JT0+6GXQERnXbhhYoBXUVmN9vbQuB1hPf
+2bdJJk2u4oXgtZHuVhGubT8QTE8ds+dzC6g6INiKJwLTSvery56/4dvUtgDWWCI2
+P/clT8wtANo4CZo2Fw2VLAVnQmjSzh3vrjVhUPbu9T7tCEsVurK1fxtbkfs7iAs2
+PnqqRY4gd+PrGSnztqKU/LaDfUexIzQe+ZhCoPTdNX6DCb0Nddrp8Ra1jVyai7x4
+1+7BRwBQlFUggzQ+of/O9V+sTr4MFYdHc2W6Gt5aR607duQk6TJFSaCt0xEv7I3N
+toCVG3Nhg0zhHduAaM4GxPGgFWOBtNn89fy7UYBZVyvNymXSvb3a70IG6feugbPq
+xbxu42cYVi6s9D/zEix40l/RnG9HOWQeLlJqijXVj9Qq7G3JW/LCYZX8J9W92p27
+ejVuuVgS2AE3TqnoFtsyaeLKZMfM50/DVokvW35gEZ8eXgkcIRRsYj4cmyup1W6r
+IHshBpH1orKa02F6+PAr0rqNsfdyeCWwywgOeGbQS1ibsLr1fdmaQf6vBXXya4La
+1vyd2QM5czBpswfpeAsfjDXySJbIbX1I+QpouMdk3ACT0o+xBQbmau2YrLGC5Z4+
+gOFykDwvFZjKWiHYTmPHQ+9veaE8rHbDju/ocBV2lK/AN3hXeNlMQ0W2TVeWK5zI
+jHfQiHKSXun6CgfvOIek3SO0JREt71VcR5iUVUgL5NhSL0Le/sPR4WunT3kMb6g2
+P78vOX7PowhBFwMCJahUCfTOgdHNEdX4dGikYO/n9FsXwOtJuBVJycrcqfm6gzKP
+PeWoUadROnyfDyE6s582CTLu6MDKgKBPv34yRzIOfHWoJ6OEi5knevjPndqYLsHt
+qMSl41jhOqx38WCcnrNyDarjcVSpzIrgLwF5e/UlbJHQTLAWcXEGHrpcV1F6QXqC
+t5RTTx+xo8jr4Eh5nniE1ekSp1cOd+MG7KK36wIe2TGZckp5qtFrswB9l2lpQyVm
+MUO/gOiBiQAUVyqKe0D+UbU9fjyWBVnnA5MiOz43a3s6NVqlN3yyao+cQ9yCpRaJ
+s+CTRkjwFweS7/Wid5igUWyC5M3YCVAICt77tl9vMlCHKyzh+lNN7gqgh8hvazcm
+OtJEKJVq61Ks7sgMUgOqTedZo3Mq1haCpBK92ugUEYObMm9tckYqtAeNMw99GVAM
+arbxLtSSsf8KdMRWfKrmUfASMubcghx9z4aJfR4KW/huaXwwrJyPALZIdkn24yNb
+D59Pz+xY3pSjxlaomJ9sTOSzUaLjcCnJhvEtryzB2HE/wkQ1OkpwOMjtqEqjkT2Y
+mV2uZJVrePpym28KAOFt6Zyu7VZxyvcjR4/s+Cr9KnWPNBHEsUJF5D4lvCQVsFoP
+Ikv7HzrqMJFz2enhmRnH8W49rFaDT6hTNEUFeoIeYLN2e7vsXwenX//T9O76e1CC
+SsxS6AHQSpWVLfDtjsmnGGZM+mpRe5NY8o2D0YRV48aJmIChvjNRz4BBfrwssxea
+6dwGtryCWTc1tBUixstRY5iRLrtWadjDEX2+PAeKISHTQgRWw4tHhEuvy//bZ1Y5
+y4ZYeVuXYXPMPyqZHrs4IDJVE7xr5caVoLOsgioGDqnMUcjwMMI8eL1U9wM/0C0n
+zrPqfX+ef2N1ROPbqduJ5yQf8Q6wIk/XRVhD3AAWelAfCqedoFJQoIuVuKq4Fu55
+RlKizNt4Uzip+EnQhF4lCOvFmUcrKzliXwCTWI+uvitENdsgyK7kc/bh7/LioV6U
+zqpzN8zwcGmFMU62C8dE/bxlbvltLSzuqU57yBX/0jcoPRmv4AHQwVpngC2p4Ke6
+zsbPkwup0BQCMTQFSRdLMhzajmiVYVTzbRCzy2dhDVxwdB49S1xHqmBfAr3cUQSg
+VJX2imgVYzV0zIKCxnxsdN55fQ13RYBlsmcVOGV2mlGlc8ruaL/ZGPdtaTnes08W
+QCd6XkBBB3NHhoYTrL+7Sxd19SV9yuyYHe0Ebu93b3e6gWpQiFhWDtvbycuMh8SL
+Aj8lHLvpKW0zdIu9nXiXl9f2+Vth+WYNv1gTBBhIq4aHyi8jH1JI4RsL+i1HMGPf
+aQrQYe0W1KB2xTLymyFtLF1BNFhdrKtHqVAGHwBnvFaM1eWlUnawBC4XTmxCqQQM
+J2IxefW5rUDm7qc+ymcd4i8lZa5lfBl4uEuXS2tm1g4KI/S8GYeytoYZKN3ab0hf
+Ik7UaIJkPD7y/LVdUZCGiUvvZhl+JdSPqU3zxJ11a4ouOl1Aq2U81CfV16jnQ2Bv
+MAHclKwhn8ga2DuePx/ysDgCZFZIGkaHJI1xo5hmmkic6pqlaJ+XArYIUdvX2+7n
+uAdto28GmxJYuDeIw2DS2ZmWsqk0hc9ZPph8z1QBTRcvhGmZ+ytV76/moUcJwkbC
+bT766LPyi4bNtuUFnT9szK1r5UUcWL3s5CjY7tms5Z8S+pRLYlkqoXIz3J9ur7y2
+uTOA7b6RRxe3WFPYw1vJHOQSla7Rb68v647NhbgR/2yQdAxeCDP7RfacLylJc2y0
+kUNqhP/NkYrPqiPMJX5a1ut8A++aPqh6mfVJ2hx67H7FWTddTnIrI9bPjOoG0n3l
+UZb9B75lxve0xt3Pr4m6lr9nl02fbUr0vSI/FPI231gbd+2ZbkGk6MtXiZLnoxFZ
+LhpseBr83amSTqqE08exYMhmzQijtyb6AkC6NHRuIXXbwTl6LZDkSSAXeVYAZhIi
+HWctBXN/ALW/Ek0kCG2n6KwqIrN/UGLAlGHvC4bbIcN9vPdDrzyOwxht0hGtbxj+
+Uvr+p8yeRARbI5Wtg4sdOKYL/d4pFxlJQhJJnNf12Rq0hyy+4odqIN//bs9b0Lit
+/ytP1a1/C78wciHRRw6K8UI2ePhyczgEO98KOQg272UqB/mIFeyu0Q5zwokmKdfY
+m70p6qpgOGJbWKoJFl60Q2kEQuBU+rCeCVgoFBeFAJHFyAC74oZpuDuFk6jkSrYj
+x7ko8SoH8BbQdOhPO0EPsIzhYtomv2YLPbJm5Bp0IfdJagAvohKT3SVtYb6I4VO4
+5oa8JSHkDDvomj60AyosAQ==
+`pragma protect end_protected
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_eth_lane_decoder/mentor/altera_eth_lane_decoder.v b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_eth_lane_decoder/mentor/altera_eth_lane_decoder.v
new file mode 100644
index 0000000000..e6aa4ba19e
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_eth_lane_decoder/mentor/altera_eth_lane_decoder.v
@@ -0,0 +1,721 @@
+// Copyright (C) Altera Corporation. All rights reserved.
+// This simulation model contains highly confidential and
+// proprietary information of Altera and is being provided
+// in accordance with and subject to the protections of the
+// applicable Altera Program License Subscription Agreement
+// which governs its use and disclosure. Your use of Altera
+// Corporation's design tools, logic functions and other
+// software and tools, and its AMPP partner logic functions,
+// and any output files any of the foregoing (including device
+// programming or simulation files), and any associated
+// documentation or information are expressly subject to the
+// terms and conditions of the Altera Program License Subscription
+// Agreement, Altera MegaCore Function License Agreement, or other
+// applicable license agreement, including, without limitation,
+// that your use is for the sole purpose of simulating designs
+// for use exclusively in logic devices manufactured by Altera and sold
+// by Altera or its authorized distributors. Please refer to the
+// applicable agreement for further details. Altera products and
+// services are protected under numerous U.S. and foreign patents,
+// maskwork rights, copyrights and other intellectual property laws.
+// Altera assumes no responsibility or liability arising out of the
+// application or use of this simulation model.
+// ACDS 11.1sp2 linux32 Build 259 01/26/2012
+// encrypted_file_type : mentor_tagged
+`pragma protect begin_protected
+`pragma protect version = 1
+`pragma protect encrypt_agent = "Model Technology", encrypt_agent_info = "6.6c"
+`pragma protect author = "Altera"
+`pragma protect data_method = "aes128-cbc"
+`pragma protect key_keyowner = "MTI" , key_keyname = "MGC-DVT-MTI" , key_method = "rsa"
+`pragma protect key_block encoding = (enctype = "base64", line_length = 64, bytes = 128)
+c2BwDC2k5fauZVhuCGAQGovllix021l4kH0WyEwk7yW8NA3WtsUCTL4mfPgGnVMT
+cOLfTeR2jmX8V3CY4Ntp8go5pfnx38ALuoluO3DD/p6XH5V+ZpNaFD7wd9l1N+lX
+6/ylIjRgCieNPoo+t+2vVU6vvYnDUpJ/AT/sqe1BRU8=
+`pragma protect data_block encoding = (enctype = "base64", line_length = 64, bytes = 32848)
+/scmU5wdltahzWwAEbY32AuAwgCNUFx9DrncOYaK3gwu1RVaX8ujJ3P4Q3xenoJ1
+j6oKfvUzFL5itzfqI/0FZBEev+72qzQB0s5hOQ/qOyvaAS+8PTCkXBJVJ13Wdh3s
+fJCO1uwtYX1Za8BWQq1bNEmv/PWCAWswbNibDV4PwinU5BtxEJk/bAoeVLMYxjxP
+ZWl2P3Sb8eKGe8uz3f3L4eqjpjFQzcuCoHSdOHxuoPUumNbTKOPk7oaE6G8K3jfp
+IjLFK09k5iBFCh/xs7acGTGJchSPHapt/CBu/p373+DPQXvF1s2hHcz/y9p82iHR
+U8A46hspAVrY3kjRXu6+Y3XG8SpKMPQGL3pUAtHy1OvZqTzNaqHgET4Zz6xUsUaM
+PnobP6i/DcLkq5xcxI0Hz6i5Np3r1cVoXLNH4TA29BMMY+mBV9KI3CUiwQIOJGMU
+0HyvvY+XWJpl9T/k/KIYVJTZaBwycMQZ7tggGJEMJSP/JvUameF7aGi1oD94ilGc
+Xonm9NfDMBiIxTq3zBEbkWCEcc1lpQrOAT/bmPYLXwSFxDOcv2H6hgFEWHXa3jTG
+jh73tYBAFbzYWuM0RxTI7eC3/QwVo/BOTXMNQXwz3GRZxWOvlEzc97CAwKN1buZo
+mVzNLGpGWKDaa6B9H3hM9Jgl1Lypv+ZB9F8ScUyMHq1zDqXtItlSNxckDIct+wVn
+dStyCctmAyVPCBHGTtd+/fNpaM746m5Gtk6fFPdklc+giKT7D0EzJr7dB8sfP7mu
+U/U9cWE+DQtNoZqNhSaJt8fh153g8qy7OnBlYnXrPk/9MMclSP0ILM1m2ZHXMKbz
+/t2JbUvdZheF4rQd0cO8AHM5xs48/lYgWZ+6Z+YyLMQ6yp8zMpU9bu2WiHBXoE1V
++WWOz5Kj0Xj4wYdHRlxm+bLEfr++xcBd4f5+gruNbE2D3zfFiFPD4Fm0m348DzuF
+PndPdA0WSuyU2Znc0aBqgI+nUBf77EBBoWdb3RVocdfCyr6rG6fpCtOJH+aQleGe
+OWNpS9blE1Lmzi6HQEeqD1B7u2Coi1p6b6lMmaTWdiNypFRHOFhirx/e6v5/hUzI
+6zaSiD+qI69bO1qT9bI7WiYXOEvPRc9bTlps36DCEExM5iQvzottUH5pwWgmDkqi
+lc3j3i8q6lmhNyz6DhjFi3B2NhKyHCMcqrXjFKAET8yaY1wUSttX8vazxlZUxClI
+AO5rju2io3xXkayc34ykpX4wiYkGhbyqD0W87e+lk5VbKNgOkuhm+sro6g/H2Fsq
+4aCTI+5raJPATGRAp62snR0itPee2EwPqmb2elEQwK55nOJOy+3DNyF5NRZg+rrA
+JVqe7Z8pxh3Xj3MNQlycsJG9l+NS3jXNpxIT4vPgqP9Sx6FxWWaJAOYpkD42YUKS
+JPKyjLA7fvpPrHpnep9HL4753qrvBYAmhmMX4wT1Pg+J8097yi++orkXmqW9hcAP
+jQw7EgugNTtIw4rcgyKggy/p2qkxmfiPMJX2+nCrGLO1qnmvnPxPLQ+/6TnP6q+s
+SEjoUgBeaYoTWQ9Z9MOW5oJweQOatu1XEQEZ01ipy/P20JRwiUE6ZTxwnE1psHQN
+FpDW/VBTRTsYARXDfHmuZbYeNcOUZa7loI+q1qejtKZ3PnlSJx1mOiHJCJYf9g93
+w5STGFgsItnKdCbsXLeASumJCyUtfrCbop5QeRcnfke55MU82/zp7mI2FuDNQ4sB
+rNmepcXh/xUhdvJ/lg7YfEcCWLWBAPP91FQiSyyn8HS+7WLeD6J6fY8kST8g9Ebe
+9AxVUJA4TGilmqrejlRGwA1P5FB8sQc/Wb5wwdafr/OK1n5/PNFHmIhT1Ni0BHlr
+OOUXe2DuBVgamFfS42H/QQElSKe+jKxtKZayuANkMzPDsv/yQCynAevNLkoQho0j
+hX7sDJ26nLiScgToNe4iix8c5fcuAVCz8IBZMBN9fxXF6B1z9xT4RUQsqCfLXUHM
+cVS+VQxOkgehNLB4kCYk6FfSENjbrYLd0wHa0/bvGf0ZNURY+9dhnhM8OEfKg2zm
+UJctGVxJuKe1lM/MfVx0MQ+JTZmgtTi8fciR/+dhSpIAFWzBXOnsFBBI2XE5r9XN
+4Y3yCq2AYEonecc4wtpzcMyk9UY0S8hEI0c7yueo182gfXq7z2DE9zppEFSZaKnW
+NAlB75AOKp38AnXqVep+kWIFvtx1iugxKGJzmUkBhHMSwcO4r7IZA6b6gORtBv93
+1DAYAcKC2PNV6Vfy+4d9XL9piZxww+W6vwfTtjMrCsGuDwQLMoYxPOMuky6PKLC8
+V4FIcGMm8ACUBuqjh4pe8M1tVH+taKn3AGZUQ2SmGy1unDBGZxqmhm4uNJjOpUae
++8MwVFHu8B04eqQlyTJZW4uGsODK5hR9HrMfGutewWyIf6kjzB8BXan/6PBm8Ug2
+AgxTYIhNU+BkBPNmvJjDtWFh6lgxsCM7RHyJeZOc3JKHoK/xwmIutKpjvIXdVBbh
+8imqagc9B26+dqhAsL9Zrgq8cP/Ve50FKtGeE2xk0+4O/hdn3nrTOtkTVxPUpaI2
+5KoKsBtv6x2dFxgCjyQ7fs/xxRKqQaCJE5Gh2K5ZOgqpR01IlBt/60kObxRiAhZN
+sxmKHL1vvBk+K90XBMkuiDhYiSI/ivfm7VSt1jXFarPpC4dtyxS+g/WeHoKDig9b
+g1rNqkmjXiCJNg/AR2Kd4ccnFz+vDcYK8pMB6PwGGnSz+PclvNHwyWKUPFtEG4ZJ
+pUSWBPSafrf8ZBbPhcXl0tLg6DS/E8ZFTkPjX8CCnKF1OYxwYWwglI2qdjjwQQ9a
+vPbgAftuY+47I1ilLYbQWoGldtihmhJ5AkyK2uQhSSDkfISnNIxybbq7Wia/G6pM
+4j5R6iPWZD/ofGXkZd7Z7Ig0NJ3hjyt9jQuiP82BraVZXy0UY8fMg026d1vitAyZ
+SPDUHIR7ZTm/rjtHRl/HYcQjvcrIOF/BjSMLyeklh6sKA9s6BLnyiJ3ml0WwsLlJ
+BH4wIcmqOlh1wbma4Vd1fY5qCUZVj4/PzZbYjDVNgePBilES4Yupu8Q6keLwoKLo
+3mHCLmy+VlleWdXfy5pz2MGaToxk8aYuK5Sh9DeXvM7WG0e42rscrvnzwzVrAHFV
+dZPQJQ6JhNJOaT9IBEKeoaSxnk1gyLPBCggag7Q1Tq8NJhqBLCDCvBPL60XpmAx9
+wHYKF2XC23KiPgvqw99+yG2N/tWY11wAw9mrfovY2PfZwpS+LC+fJJkZjk4ZRxV7
+5tIPhU9D8hHkVJegm9GhVD9sQkdVF5PAsT5T3kd90Qvg04E1Ucxek82HjAAHVbo3
+8jqTw49wOpl37TcWmOLgtN1kpKLkQkCTYa71WefUrgNZ4tySBsy8sYzPn1XfRPdZ
+WVTrkpcSVi7bK8+ubTfo7jmncJ6v00aqVyOeymcIENl+kL1BKylK2vZwXwTEY81h
+C/7BzFWAjuxKAIpIB0QwNB5BxB2U0sfZPnITA+movtajIaJNPZuQO+corfxD2DYT
+7cbBJVRujjWwsTOeSQ5z7tr9OerKjQAcevAWCFvh8lYCcbldkrmJj1i47qaQEDWE
+k9BxdyjRzODt3ud0BL7M9SdqiMPJZFmcUjgqylMF/MIFA6YMOcb7ZI1TI9Um7ImX
+dcp8PIG8DW2uXcFSVsiT2qhWa1JB7i6tIlh3kKHRI1LKQMlxyWEUxy7T9jMUvybb
+TkuBtuyCFsEVESJBYwqKC8F9hbBJHF2Y5Hh4472no7KZFMYU8GCLHAxLzIJajtoZ
+qQM5MHOFpCkTWiRZTTnFaJRrRtuBfkmKA0Ri1q3n8+RVBG+pqfqAdAxvEstBctzc
+9j97zF91RC7NyzEyjnkvRhuHefQp3dvPsvMAZCMBEypg8zViFIzA0GI3NGwEYbT/
+KlHCwiDUbH3dOljEo/1yg7bZAhkHXfOph0ykg3QZyjVGnNL3ETGMezpEf8m+VQ1l
+x2Iw91V6AxwCIE9QMfly906jl5VjKa58lr1LAv/xnLb6VNA1d4Qn2CygK/2NEbG/
+t+ivBiGQZ12OVK6JQyTelGM8RcglR+a8be2+0+2/Z6nRTmn0zFU7KQS8yizWkcvu
+mHs7Mp2TzAsKIBg5x6DFy+9hj8WpUVT2M+HxZ/7tXzPQdY/VqAa9+61/mf+98Csa
+mSv82O8Y84fIYKQ5oBGNfG3oo9ntDNQNH02suGlMm5LuCMEhbAL/uWaQ65LYIMjB
+k4QmUEPBp6a0USHJIBci+OmH1wKCnJ/OZPTWgiLh7UzoFYrzSZa7FnQVU8X8ejhs
+IqUyAaCh1XtDP2zZeVSACyVt0Y7ERYJfp58Dut1HCWjlA83wBfIk+nYlu0K/KIqR
+WbXkbt/3FtQFe20q9/DFBCOnkEADoN1KW7lhf4H6D9m7IIaYIpCaxrLawm/KDy6d
+AbgAb+op5CwstXrWAs6O9a7CoQWZaTiImTOtNsbQprml1TbeUgxKT/czDsrCcaQ5
+yXF19BPs4uwR8SEgfYDppUCLsbfytzjzapTxfOu+NGvQ1qccebQo6rhiZhjTFjSS
+K0HTjssoCVQsCZBzBDH9Rz+YfL9DgTZnT0RONdafxkduUrt5erWKyXamisZrz/m3
+6WuNK264L2MsKl5Jj1xMvY8aBsOPg9KGQ/3yqnXRZOJw20C2lrRVPbDHYa63/T2F
+dOvs3ud1OKcwgdk1ldMiDYX4uILKghBtBPYlrqrd8pUghk3nXXNgxKnqeX0H/bVZ
+YYPMNQo5kkhlhH7n46kyShH2fobP94UEvCYRK9UbDDCec/mOw8UCGjzJ0MpNhy0p
+sxrpnrG4GToH99XYjYy5VvEzL9i6Ja8j7lmmFNBrp0XzctU6F9vxO/x8SOBU3FGI
+BckcgUUIWOCDm38PPAc2digXqU8NgOip6coEpvQYyInbVTl0FrlmIYMzuJq/2H1N
+4WA+vDEsLnYpRXGhoeuZbCwCDzCsE2Qi9ZDb4VE9K2FbCV3QVrkc6D5RgjUJ853E
+cfwLZdibBMORnsT+kylFS9OGEs9kg6UiI7wpHJYxpYeMWyzMCY6kZ9cepTP4BpwH
+eOSPMfBLdMe2595Mus7dC5OFRC7fPbekYcCWgXjZLlVUxvWviM0GXECVehRNas+0
+L4eKvmIVNnV5x3iixIGx15IyQFzzLGi9AcwCzz2m1BN/509V6BqMFePyY8AevIeN
+Z/VHXlFidn2FOoW6DliscOtP+Rf5uobhKGgZLs1VOTw++KL2saYIk9bwSOq56xp1
+ZQp4cIEBGfgplJ1RQH2kHHRKLIjqrttT5NnLZeyeoaFm2AYxgjqPgXk1x9nKovW4
+TXfKIPWiVVdbNFr92xkch3xGyIfMsqQLi34l2JUZ68+P+XVPJgdzgagfDajSxmUX
+5wZk5x93V05nMMD/HLhVUd3XFd0iL9kynGxc8RfAKzFC4sUXy72GzYfvdkDapYO2
+4oMcOd4MOxYysoD9iY8Rw2zKTsUzc+ZVVQrt9/37qhZE3sXnyAeHZw7Z3I9CIu1l
++YGAxmzGiJp2JlAwpd5l0cOr5ezJpnC4RUnv5mhhlIS/X//L26SlpKXubh45w2nl
+7s1y33MQHWqkXRroikg36LRF/bTeKAkW6wJd0gV/U5Bxk6wRZmbytzfccvp1jpcw
+1Vt3AGHx/wvezzU+IExtWGvBEZYhPbNZbqXBKsbGlzvs271fmyteClEpxalw5h7G
+c9V9wq8GAAJIeMCjESsE+y0V0UN0EL7GW6xvISiwxYw6uvD8gQ7KzQpSfLwxNl5F
+yFix13wVQOlV5dUmoxJ95obe9xuBHsQEZKsO/BEIM4BBu6cA2dRmF31G7Hqp24uX
+SWzxqI25F3vS1Z84KAAVoaDj890VErkH4AUiDKJVNXoWS4Ml4OTBwmQBjlmQbZfq
+4jw9twbpZpMX+YvLl5u+giw7jS8R6MoAQWKliRSHqneBfpFOD6cnH8WnQ2aneT+u
++kzfC/5IANz+ATCCySPlV64P0+Wj8fE+qQEOUF/vs9ElzBpcojSfbX3pv2A8Au//
+6uWwAty8BSBnmnzzNlUQxPYHkjhG3wlM0eNA1xUHnz1bkg0h8C08EaHbkoogs+JI
+5M1FEPHtmVNNuN6ffX2Ea9amABfIFdoS9hUcEzMQ6oqUPTwm+GBiEQVyG6jtD+IX
+fLmEdp6TAV1WhHXs7pm9YuTEe4TlzjQd9mcccdgMvRZr5nrFW+tAWvccUhqpnVxk
+JcaIFdL02u3rJrgo1zMjSDa/YZHOrD7KVUJVQ2MBnpzesrhMczGYXMp0thCna/h5
+S9Nrh9yrWMUfCPPPaQ/p3+xwj3bhhtpwOVKCkTa2DpsIIkTGng3acdV1XBRciAvm
+WuoGDdVqHllMcuU/sl/H+iZvmncPz8DWqMni4tX++x1DxAbUzKdpMOjBwvJCTciY
+NCwhx2uRnn0Pfp0wLwMLpji/rksHnpBl5h5a/snYsUhtNsS0MAoisQGyzGxXwcyS
+nO1NW3LGna1bRTMAhmaOPmFEoGLqnDeeSTEt0AaehIgKuOMHBiW67qagWmvqZz8Q
+g0FRC+F8c+uzx+QceJ10APaZGAdATMqchpAsIoso1PMW77ssJLAYOTMEH/womdsT
+WWmCxUFkXMwuM1xx2UMnojNTIw4b3yIPSlFCd+eCfcEnGKTvox54orJbySCJR6Po
+P3HpzfbVQMCpvb7BmsLjYsDoA+Qi+1lPpZj2kObUdhAMeVEqHQsFC019+HWehWnp
+vDj16nPlPIPlPg46+dcI6ePHAglYu020FQIwcqKZi0S+aqmFZggiM14oGZ8W8rQx
+l6qgQJgMduUZ72VN/VFOZX9slCwpBzCz9MD6btRBK+6+oWpTKFtV0BgFCA9Q9/3p
+rVEPzaYX+hTUsi/xvbUiMnyyWoz+ROWgFTzyxboVMOGpFeYRckxAPtg2c9U+FgMU
+UhnnYuzwmOMp5Y4hcS6ITp1pL7SgJhoJcp6z3WYhe5f5e8NnhYNH7qRmC0tCyN/l
+mo7P90tRR1qrfcAr7kk5TXKhz53eeTYGJjbe1W8Z46VTIDEzSirOWTmNm7PRyURt
+M2zm/N/SO7qY4dKGmLFABldMjpJd1lsJ194zEj3AfInvmzUp5S/8JdApsIt0Oe8r
+V5VwrjXS0OEF4i7K7mdn9hJcUN4lgF6z15VDx/5ebo23rgUVP52Cy7W64KBRCROG
+1cHHp0mTxCdDm6L4rAhAi/ePXuPTDUq85PnK1lJ/sSt4xBL4ydserB3f13+tMis/
+lokT7FiBY3tUqx8vcHM0jR7+hFdFpNhSgcIVJbQxQLxFAcO/UhRzS+uuvBm1E9hH
+FceKqoTG9MXJjYg5DasVI8GDoWfeLBoDH+xvevE3UPHoO7KJAs+8AxlQ1bdd9aEp
+yJfGw2+QCwP5CfFxcmTdRUf+FjNd7g5PMAWLtv3brtev0zY6TwO8GWiB9BiddwGr
+/ZOcQ9c2dq/z5603Fik7jnaOKRJMdBlRwO4482Cx20yYV5kK6TjlM8viINPQ3PD2
+hNcmWL3VzrBzuT8lfIR+mYj1F2Fm5Xu8y5urEwMvbC70i7rDeQO/3QRmDzC7O0dv
+JBj5BwhQkYO5pr3U1+VpZUd8hExewW7BwEU9rCJ5V3ei12GO0W7Knie/KgeIYCZt
+e7OJAIpyffvWDkYuIr+xD/phA6PeFZuhl+VYGSrqUulL+0iSmhdfjUbiBj1BPfnr
+vLj7kBYBQFDaFTH4oCAQzgs8vbLa7MtaT0M4CsRDYjK13SA1/+nVDnBKgxwZZ5nj
+nGsEah64t/5JY/eLvPs40D933jvZDtlyoqMe6N8eUp8I53PhdPcJ3VQ70S/SMnI7
+pkMNK9hBmU34OgYS9m8Wyx6NmN+1nMe0/JBPivrTZO7N5FLpbICC+M0tB6IUCjqM
+5u2V6O9YYSJwgzbl4TPsiaXUwDteuEtyLA8Jyqrrxr8mFqwUmbwQobx8UlcoygQ0
+WCb3rYvxuYh1WxCH5mOnY709wno1Jkwy7HmUpkU3GcB7PC9ylJ+JrvcoVg1gA0/+
+SjvmahlGTt21DysC+daBoVLcBHOUPRerGEtQQSbnhSEdDnjgBzSJfaIRqMj466Ly
+t8aOtokEQh9i0m2uQxV2OY856OpF0bDFTQfrQpwmao5xqovtn0QSPxxDgu1KY0gX
+WX+bKqN8cMozNspkwGIz8vHEJlX+OaaxFBfqI0z2olBhMH1xBw1h18I5RtLVtc24
+quR/pIXPfwWYYv5K+DKIDtfjZEo1cioBGznYefOgVoFvNMe9PPllNqi/kHBo5M4a
+vbDc/hep9agzjuLrTCM0N3aZI4vqmVG/3bxgxl9mHSt2jUyPLGQt2X1kMYqUEu3z
+0hrec3Dtwj0AOJOsBim4wb3NKkH95nLFrbqipJSl6coitAkpWM59l0Uwtbr/mxwS
+cPb7KW6KIBzvwM95VkD9YkeY0xKTRQG7rDPM1IiisoFuJPlbURFQEjISxMaSz3h3
+P2lp7szINtqGom4nqsCS8gpsU1ajpFc9jW16/zi56ZGBz9XS1WTAovAyvlK26I6K
+PmM/leq4Rc3tI3I1Kyies7xSJz0uyntIvlF9cNzum8bz0zoBhKTSWA6emPiS040p
+LKw9ZKCuGcevxS60kHP3ajxYGTJE8QyWspMLzHsRsbg/pV9twjOM9cDWixgS4PCJ
+KUKxyeO4+vN5rO27DIB/myNoySzPR29Pgv0PWET7BeArjkY8z443uisViRAmqgca
+Bv9fVXePi/ux3KiA2w2Ce6pi3iE4jdfp07wGnOeHv+q/ZZCXQ/sdas3c/F+NPDqL
+ZqIQT4Q7elqA8lmPsR1HG6SQxfPBsh6eddxOhJaU8HfNKlIHWYXrivgN9yRDsDa3
+1UbWdjkw4bnsNgfsY1Xa0lu3voQ6jml3Y3VUZ5Z4HgpBDh9CbLjM+IlMZ0Ti5R4p
+4U67KnX1ew0JRoy4yxSZtmRrXT0Rc8wox+yw5DuHMYNct2OI6pqb6GGhWbMD8vNh
+EBRk2iXMq4h5PqiHEiHG+ERkR00VHiZ1+BRqDr9H4QYlEGerTWRDcSbPQWFVKUlN
+tts+XbVPzoW1XKyJAfPwqlpYr1+OXAZ2F9jRzUJZ9HqjxaGkmBF3kve6b3bL8BsI
+dieFwwCY9Rtks6dqgZz2R85bQeUVbJXUtgUyVMjXY6rtLpLu3N9N/14iFLTKkCzo
+qZP0ej9TVEf7FE5po/HKLwXXLM64/QwWyZFeHzAc/KpqQNti75EtNTbARKa9oRne
+Kv66jhn3Gxn4X+7JHTb8OANZLgAErdA/S6RJMHrscnIPicQBQu111BENfcwSZ16o
+XXbO2kgPYc945J9NCw27lDSy+TrhO0C//qXgtZWCtjuHCOXHhJPh/A0IFbfiF/XR
+nVEcLr0mjxMKN1w6xHCaG/UODoS9JkZJsGKfQxaIwsbR/wp9buUJ9CtDMrvhs6fG
+WE29Xqmil94iI7WfreAvFSg6reJ7lrfwNZNsfFnIYJo/pf7xsrWbyLCa0xIzPW9I
+0lafWA6OK5URgD5e9PBMAc/swBsqlB5v07E7LByJcI4NnkTN9C7XlukUBRhgrjKp
+jXsZ0OJc2wy+JpecHi8VerceZ/jS7AdPKxQmUFltIToU0EudKv3p+5zAGxNlfHRt
+HeKEzuYHF9+062igmj/33wF5UyqZg2ehl/P9/t8Li2bhPdd9ZRw3vjhYA5LwaQ9s
+Hms46UMeWpWS/CZ6QAYdsAu4o10dcok5/plCWPp9vrTcHgm9SvjVLWeHm/b470t6
+jVKjgJ30tywVsxAE+o8PHIHWrbRgwGpSeOJHKfTJBlUYXsn59GQoz6hrNJTm7tLx
+OD4gom0qyTuNCeWZdDthuzOb99AY476lkGcy+p2Hivcnnc4MpwCmq9I9W0tqEk4X
+/xXTT2GwHbGYQolgqLY++Lwmuv8JTq7J3AzaUIW2rfkQisz5jgbaOR+jdTGtxDsF
+uzMTmZVXrARmyFE4PcBLzOGFDrN3ifOJxZSjbBMNUKhAJRl/y9eXKA4JvOEZ44/7
+vg/igkduog0YPKoTbsBR0u1+y4SMQjNCxFBKv3NIGLV6AT2tgQ/u/6aKVMpUkmjq
+CRSi0tpl4LJn9G3ZbrhNMEJI0pl2foAkB/CENBGBz6Z/Zs1DJE1vtw5NGEgW/m2p
++Ox1JSZxAvGQMtU4pjitfxsgUKy4uBj1TMWESWwJwksjv+B9ameQi9svAj1RuWyB
+JX5XXpmLKCRWiWDDay0y8BBx2lOt31FXBCNKc3jLIFpVpsAu7rf8y7weSlwvA0sL
+JUbgpETKCVscWP1HQPlYLmkqh3jMBEOYvSDOo6svrvZEbD/GuX3TQ5UCl94Kx2Z3
+WlaitXIr9JXMKMJ9OWNyohao8YgIEqbERg1EyAa+3NMMBajNaVcJJwObSHjKdqPl
+3tmqKRut3zTJZMlopMIBNQqDALfA1n+tkSwS+l7rJIazbZoCk+nkCslgMfuJtqtJ
+M0S1YDuk38/czL2oFg/vrX5Gi0cR/RJ3vV/Iw6RDBbnq1iZ9Mq5mn6eSrnAib3si
+mJy54LZGyu29EghEwyUQrEL4JSvwdAQMMrFzXZTDwTHI9U3R+As42UuIl8P05x3w
+nxbsWSs2tszUErmpJ228uvM0I8mFG7W9dlh/mVBEGLheDQjTww3OiZ1jacEQhefz
+mZZSjxXfu5rGxIsWMqYt0SFrO1JeVSfcM3e4NE/6BstAEAFKShQZUfX5Ey6OxmQy
+tVbfdnuMgbqTtlLBAioulrSi+VLPPyBewvGuzGQtCfUOD+uQbrNLN9GJUN7D4bo4
+gy65N9eiZCLdF5VsKKI7sGk625glvyKY8GhExOrpJiXx8ZiDF5OpBS7FTnvvXiI5
+UIQh8SqSe86bpC01ekETduuIkrtLSkfKoOXDcXzxBFpHtF3Y57g++FuO7AAs140I
+8aPtWPtYkS3UXHMicxM8EjxrwVgQ40GwpylvMEdELJbIig/Zd338tbiloBM1CfVI
+sHh8Pu6+6QoaSqzB5Tcj/3BxNsVHWVTi68XHSDMBW+VY2F7P/jMAPH9ECJ2GPbJp
+WF6/HF6yy5hm02ZM4ui2ZCwORuWb02b16U5YfCRfbShfxeL/Zd4KEDaKzb6Iiih2
+35FC05cCpxpv/l+ZM80A1vU5gkU6k0D1DJHce/7E/AsODT8DwEMR2EH960AbkB/w
+pvRQSihLdgKUf447NJpcuYwOCd8iQo4h68oAYtvnIFox31q2VT3VioqgAa9yHgBa
+ojbTGFheMX8YaJAJWU9Cbsiaitpsx6MDDE3WcDqH6At9jd+tsp9UCHYg5pEcHUP0
+hM1Yse/lZfLoYhaRTg1tBgYp5U5Zc55YO5ohEyeFIvdlOztzNnE8tCkd4bedXEW8
+61jEC3WcpY8AvBbhVfMM5Enr2UdTH4XvBjCQVO9CevL019o8D1S7kcQEhwR6ZexR
+AcxsObfneiMEumHyrqxOp5aI1j1v2Gb90XXwZQJL5HzNFaAG8M6tuT7cwMZG6Sy9
+TmZ8Gy2FOWeN1+AjmgSjVhh1C5wszGXQrKVWYpGgNBQub8lHojrftkO4Zo2XMXhj
+idDFUYAz2Spc7dslPfF6xbVapLbKiFPZSZRZFNkreKJU5vog5cKxhzpdLbeJObJG
+rSNNRj7vo/Ll5SmMsmU3FZ2xJDZrwQrPRSho9fjwfRQGVuS/dxt5F8HOh+z3zVZh
+euD8lTMCovkILwyO6XoHv8QQByPdBO0Cej5fW+etFy4Csyiai+IilzdW+KWxeJLz
+SXQMvOylq3e3ZEPTXbNp8niOLMnMBiNOOR4aZecaDmZ/ozCGlWoWgyw1wM2mXwms
+mOKNYPoATLbPoK1QsLWWra4IzAammFD8y2xhS0WB7cXmQen3U7apE+3kNVWgz+x6
+OMikRFT8/D2tAIYto1Za8uvSW7C0t5q8+6tojWjo9hgjW2kRC2Nk3oZDWMzneWs6
+bXKRcBsmZqCytT0QILg5ORts4I+AiKtUtgy5yBQiuJSTVL2wz/heTwwXZE8sbZ+r
+XfrW4iRDmKAhBjlaFy84tpjQVI2kaVB8oqt9+m9Vlji5Gb/dx/oaUrTTjFXz92d0
+CthVKI+SkuO86f8lNHQ8RiJXQYFRNES3mgBhsrluJFC+kjNtc+FYmMYGpP4BVY5l
+5Ceur6/Caf2A72qq50pzLKLG4BlEaF2918GX9M/qRzcYyoJa/OuzHUOeBcHghABS
++Ye+cWT6e/jvx6vndHYV4yntr3QAkt6mvfpPFP/RCoBhCPT1nFFegU1QeF3c1zN7
+fSR6NmQrGMrSL8NWE/SIKUnue+fFKYzJ1sCkSfAzTBmjRhi8o07UHUdrBSu5m4vq
+9VL7GfWJ6FlN9qDCzaRFk9h362qHD5AHoTsMNZIBdzPYe0ihi2mo08MvJL09eVmb
+K/t21SPoBnYQhJfcqwuixTJu10uJHBO8zuMMFYZVeGfeZRZq+V1r/BwdfCh5v+xX
+tjfVZjejHKvHc9vtPDB6xXxF1zfdHje2ZC227muBGgYTRbmaqjX1JsSkNU8eeYAt
+x7G/lyFfPIbkutXXzB79lQrb7w+6F6dNsRK2wcYGFALd5ehEroJgl729qxl/YgCI
+ULUpI9e28Tr013kGPQeC5Zvc0QAiS2ILHvic2yeQzaFOHXRTH+1VRMUKF69qPS3U
+4Z0CNl4NvedMeO7dNuKHhux1X9Q6ig6Ci8lkzwRXRIUhAYyqnksovzoJF1yWbcj/
+Xi3sCWpOOTLwHke5sFESMtUVt3FyVSPMBPeMopX1rwtdE7PkEVu4tSFmU7Uo5qq/
+Pn/MDczlk06WBoB+VNsr+LpFN1FEp+YWlSieCvWqqMPe/k+TR3PCSPU1dScuebHz
+9tc8hLVhbN36u2gLP65clLmA/T4Y22BMvVJR4wtQprFjL9lJLWE886burN9d/VT6
+nMcBpGUSoSl9KpHYsq2a+RlT7lsASilFw1dwDdrUjQHB5VRbSM13Fre9vOuRcXY6
+TSyotmaTgdYfuSGJ85YKaFNUBGDRsKaGPNvbtB/PyRn4kzxtpR61wdSrfOeJObhW
+fiXWcXEOlKJGexr6F72BMXxb+GZd4souxJvtxfz38phqr3vavsOJc+yjOieRtKQJ
+qczw1DO3nCqX0EdY32ZcgNamfDp/1RGFu8SIfqtOoBMTdC5ShTMocV/dcBS4L5h1
+L2NdXVpQq1ZP+ij3pSzSED+vryFDSxQ3huKjPmlv2eBaKaeNrPVquyxbYpLdaP/Q
+2eciOLrYY37a5ecro/mzx8J9p/TJCpS6f33ZmvCONdpzmGhfgVrTs4iSf25PEGLN
+HMUTA/R+62gAbdlAdpGNUBc2JJO85r6DN3vRU1Rn3uDCQMjtPpRwHzNO5o+RdTZS
+b6fI8eO0NpGCoSidXcR5H2yt5Qic0buuIwXILrSWjrxTYVoqDPPqk4eNufidNdhQ
+J6nuTlc0I0u/PeiMlVkzni+qmIMlb4DivXQEhOlAbgJ+zFE9VnKW9h5yOlJn0zZH
+al6BeJg00o7PWSn/4nHSvt+rXOygn0ggguj00JfRfWDbebjCCtbNXmyCc5qudX13
+fVEsvQw4L63Uuae9hIYcupTGMDpVOmgTNm4NfdGrY8Dm3/34BWm/O4P5btN+SGQy
++TRmiroxVChDP9G1ulEyxMSgtMAVgmkPQJxI3FHLlXjRbm8WYumba31S+F3XHvjG
+jDS4WGaGHpOYTu7x1bpLcPxgiLYkcfMmDZBJ/uP1vB+XkCOIP/+ONtSBc5Ov0o55
+v6CxWqSgvbb35Y/lcRDQWIO9re4jGmKYLNiKih7BDWi3ftWUrJDBY0JEUHSufjVr
+KhzhhFNucUgxsTj32THDs1MkB8MRT1vxhJdv/sFj5ahf3xHprMqDZPRyJQr7u+BL
+7rvI4xC0AILme7tcwbdpoIVdFaTidrOVgGudGfgrK4sUIbcI3HVLaioT+A78v5eL
+XT8xuJgA+8QZD1XB4WkmpKbOTUSTxzjB89TAz5mn+AW7HAaosfC0S76daBfM5Jse
+33AbEb7BuNiLeBFEzwbXAhHCUByOMVXEe3ZWwW0PYvbS+jjOO3iSvkElMhXi0Icr
+3d7czuompyqsQ/6YZfUB3zaoa2ThhxflBwvJc6nESEf+PZUxJkyRiQqXXm3A+UxW
+Ts7imR02uOKpJELvslgtrcV2daXHWP4fe3SwVc58bo12dfCMfdUhjoVDk6BBzCcn
+nAwONGn1gVBHLvQNPQX/0hhxnHM0gizQDsw+8GzVkiZgLzSSPmAn+fL7stf0/IOB
+Uf7tOToY6DM0v4aBQ979CLJsWpkoc98C000l53egn0z55iZbIMnZm2D1289/wKT7
+u2KZ6gGQewhWnAgx/VCLpnWVTeBUQSNDaX579XDUKbBmlQH2TkLYDnwzR0/Fotng
+ta5nDsIZlI9msfKeIej3VuUx9BQBItLdbYfjFpRrmKSf+0raIZXXxG1JjlNVSWeb
+ZIC8S8a6TxBkplFCWgOrVY8Cl9WWm+wYdZJr8iQ+RzpD8OwROx4BlqWszcerkjiQ
+5d47JPWVDjGHhnaoeyPHgUgGeFsKTQEEQyuIMa4QFrF/6tBvpDgqHLwE8aQqk1Xc
+/wxh9N+Brcq+r4rZEn7yjI2Cmw8YRTyX65uCoskf1/jCNao53/z8TYlw7CNFuLK4
+jLGGvK2Mpvx/+mBq5yOWZb87hVxKIzJErtaNKpyGR0BYJsgWY14dnM9P+W2pFpZf
+gX25Fe6AVMXnkA6AW7Ew0OgMvGy1fr48+uSnLDvAkCHiADyJmWY+R7zvLRBBk8sC
+nNDl48hpqEFVrIGB+vIPKBdvdZGGV+IsYeGWNAxQieCI1G9ZDnHxr3Qdvza20s4F
+3RAIypIWqpt8rV/608kXSh565FqW35oZc50wqfYvfi/uBBzah55Osui5dil4yuvf
+VnBCblnSC+WWblbVDpOj8iA3q0fE6zPBH2upz9AvF4pfBZzmlky7Cd8H2e+nbFM0
+1ZpK+rlS08IlMZ/8O67vZuAOIus1yHkVDjuvJbFl4IRw1XlokVaR5kjLgKFo7eut
+moLcHSHE6OKaa5R6boAqCQaY6SL/bjDuTUUQT5b/AWsg0HgDbVsIv5PabSTTm7/v
+1Gy9ruqxzn/XXJ+Ym1Vp9LrsibDWxy63njMiMR/XULTH3o/VD9NusEIFou1RlEVL
+AiPYrogBVtltwnYg4N1NDwgOGV0jH9x2wAjDTXr3UohbVkYwXETnqndz/3S+yPAy
+SAKRpKE4aYEJhQXTYoV9Vzo9oouYVai8F04XEAwAajdjY6d8B1+lgo+7Ruh44xGP
+6Du5ni9bKwP9W1My+clTct2Sj/69zBdty65GDaeswPEhIUqEMdu1PCdQS6sg/3Pr
+4CvOmOOXufR3eA03NEKRY22ZcRc/WVa3gz9HoEsivMY47a7E6h9dA0lO4MGChgv6
+JwM/bzMmuAWCsI72gBsZU537MzqOuJ+2OhtAPxjNvDvESxtN4nfubewMszmCdZIe
+HWj3bz7wn046cVvBqLSHeJazVNQQN1fYe71u6R1AgVDsmL8uHNcs7M2rclUs1oke
+OPzHYZNguq+1W7P1p6Ca7ENmI4+Qh06vngJftmivd6rfObN1XsGHAtuyXnuCSOye
++K2lRhsV2hSSApEhnOdc7+GcbPHALBece49WKYFqC7TlsPc73XJ/kH2xZjFY5Yy1
+jHiDhNEcvuwCPoJWq0kIUWyEqyy5ca1R/2rr1pRWiMzGAqrrYNs8wRWtmSfNrtyF
+CeGtKmSSDkekss1xGtKTpopzHOHQHpG4Z9sUsURTB1R+ay2a4kyCHi/71LhMb3XO
+g9pwBCVABafv8G2Aa0sH3eqbayJ3y80AQVWNj8R1Nwvt/ZjSCBF2ZPeGjQrGj4H/
+b33twZhKU8p9oTYD1K2BZw33TSA0LnceFREi2kgKXrcy7YJ9fPeayDOgsTmRXDZd
+ntek06uA3zuw9EU1yP3uYDez+rj1033FerZTHkhbT0ZAEojKwINuz8OuZez2qbPK
+DsHQ2ld5ZtyYkAVpG90d6k22T1VIhDLGcwTBNsEJ4htN1CnE2i8dGxgdcVpoJJYr
+Ldmao4GZXnD6OShtEutgLdPOZRjLqEkel1qrUdyx3m1WEsb0A14vWrvDYwAvzW4s
+jL6FTzXgd2Dat6h/b5f+R/jhcyv116+aVY7AGDhcfgcLcMHbLxF8ljUSUNm/pPAA
+n7RCjMQwX5or4+Fb7muNh5rmaJ6do5A4F06PT7tk/InFs8nuhLvbfc78LuAtLnen
+FI8BNEcFwd1HwFc0ruBfeG5f/Yi6AZAgxo6fMhCLasvRiNkoWHjf0veoIlnGBytx
+HmrAsBhqL7P3Sn7hOFLddE04ckobzTJWvTKs5khkspJs8882Lr/hmEDmI72oDmFB
+IcM+uKFr7a35a6q3CWjSdPK+Bh/gCYGujTPWfcFRqH0D/AT9FJN309AvTMNLgXy3
+8GJHPA+RdRDhxPAy55NzNE2KEIktPpzm+vOroA5RJpaACWQvKF7z9rON0MixeEpn
+5ayCYddObR4yuuD2Ynd3YLDvQyU9FVnFZWwyPQrM4iM5Eg0LQmlqb1VTYjyavZi4
+Q5sEyC3Sj3rC0cKuQoyrUERlbyWh4w7vZODnTzy49aI8J+yjnQMWwX4f9w4Wo9kZ
+m1XnX9Jywk+mvbwqm5iUyFVK/bbnkksDqzPpE4nud5MfexfLSyt57FOEH3U0vsfQ
+sVvrtXcQKHrRTTWrBOhEFMAj9juP5W2Nkr3E4IGkH321BgWFqCDHNW4huUoISyJb
+DL8P6JRfFZssPq1nqCo8nAN3HKYbrTLbt17JF4ABBkNj95vjXZlTyCImiEMv+4oT
+XkyDa6HdazEQsEWC7EIuCXmAeZTkx6DZHm2zyWYdkzGU/WU3ITYqz21xB6ejRO8Y
+vHJBo5R3w4P9xOCIWvpijdZUfDSzPkb/FbNKsnZbG/gSAeE9Ob/0B4vvQV8WkI5f
+BKwnvlXzNZ+JedaBWp3MLSZ1qoJyEFi8xdn4mXcrA7+vJocQsulCxoXCWfWL2Lh4
+un98mTKGCi3VhdeOa465ye6g0f4lTyflxaed6TaQqWW4OqPg4Kd6BAi2ozLSopyn
+vWs9rMSl3D22I7cG2O3Q5EvfhVnWK6Q2bfnZmvsj43UL92/gyr3aru+L9fNRSDmV
+48TYSA/v664FiqtkZA0EfnMFe/0mQFOfapLMaS+/l8MpObQq2J2vmBchz9PVOL90
+PbmWjVIR5yo0NbToSoFE/w6wbyzp6GJ/bXeMR6/ccjOcZWU11y3gqhx8RdaqZ30H
+nvw4a1WItHQ91ZT2EMN7P8tEhqmwX/DEKF5YEX66sE7+Ar5VitSPAlBfr0GEr7we
+W8GWN9t5kap5C49l1iNBw4xQEtg+qqUMajq9rqN4R4XwuHb2NHTzWuD6/IXM8dbI
+ma53sNp1vNigytxUql5/+UFgv2GQwY4b4n7QXG1OuCeUblqGI0pf/1sOYuCsHYqD
+Tfe9TVcBj2sivZ3n4xHq2F9Du5EBS9kY9kvRZ53JDGRpJ9deO2Pe2ENdcAxMlcT9
+tteDDK3BnuHzD5cxj0IICYnXlBneD9dUE/qM31PTU0tKafaM1eAP+Y7UekH8NPZm
+NQipgyvwRp/H5IySNql1OkzyNn0d+QHO14791RMnAnA6CqvRYktvCWmOOs5tyPW8
+K/S2sHXsftL3rTTtiGZlqRGxRcPGfL8Gylx+pmFT/M+J3YVSGdpJo+agBE4Zro9W
+qT81IOBpf0ALVY3Hg2YCPpT7J2XGg23XKZDAH28fbMXRlhqZjexNeGairvJo94d7
+ExzEosaSeN3SIGBjF2OkfXYevE3O+ytcN/Rfoc3hmwMp2eDDbV9+a0gMgtE5QUzD
+MZUsLWwZZ48Mly1aTcjc8yiFxs9EWwT7ImafPiDjTNPOqGMgnfeX+DdSscAPjhtk
+l6ngFBEsu0EeFDT21FrUI+Ehvv0L9cBh7p5cvnalvcVWnbgQJ4JSVrcS6+XWaTFW
+D6np9U104IxPBVHy48W5rotOCVrLzlpjbmh67e+wnWnM8AEIwq6hy5VX+cVD0CsZ
+dEgdB1CkKCQGRpnZynOZxRxe2u9U4YRWB12ClO87Y2UeS9QeYiiftc5n8FNWoYpj
+qSvGTlhqIWdxng8W2cPORyZ56OVpeJoGr4dzTyBfTUljufLaxTI8xJG2IntuDfvZ
+PjjpDn4iub1K1J0FFLbl4M5VoL1TEzAoUeB6ijWblm+cE5JZeQaKEB51AGML2pS1
+4BZPuK1k6rApaAahlpV5uNeX8+pE4e/7ACVMQuuRz7TjrqHiL4ccvigo+c6oB163
+GCCiOp6SDFnBhIIvcL+H7FuuEbUe4xTcCLIhm1WMbXFsyVmBws6a40HHQncaGm5N
+3P3NMC+ldTU6OZBDPcSKay+UJrPGrQjOq9xKlyvAgspFv13oqdg0zscU/Ie1gLcB
+tkoWreE450NJu02kJYI57lohuEFksXzV5CWP6qJthdbgPbQ1DQhMt/gF4Fg2eGQD
+prpGZlvEYyFicE5TaQlw+noIkVut8ErIX7F3Ou6XFEBgnNOlCAAKFgGBVTy0MSgm
+QaaQ9efN5jMGzXbh7umVPrxNWDU8LtH6if3cNbleGDkZvyPmVWfeaX5Js1fmkwIl
+E3kLS50qp19Cu2r7dDIoZ5NPMO5P0Mo0d6x3U2noBS8Mh54rmElVJMasFXpilsxe
+PboyhWrtaO9GhvuHAHplLAq7O33Fmv7KxqJTzxqlktzF1+07YU98ZR0TbYoUrbLA
+Wii5Fw/xCBL3XVoxIl0tKyTYCWhzwmqDIKTpgTPUsO1dxjRPeZEpTkZfpIAjw1fd
+3VURamLm7qNKZNRYbwMnGzK/7X9ZoFpifY7JzmKRctzEZ4I2ZmW256W+WOFLemnu
+BiExT/t6jtyMz7qde5FeB44K+CyLsqLbxopdDWPyD7jzqcKkjuVL06Fv3G6invHE
+bcBA7WfJ/6JDxQ3XqqI2xu2/YCEmAHp+wsmN4Xep4/xq/xV1+1o4OIOxniVsKOsA
+8hNolW1/xpaqLcpN5LVTVIa86/k7DGdLi9uVPg+T/bEhDtU7FjhLvhQg4EVVv8UW
+l8b9cdO3bmc56uMhGASMWQ0NYMh7++3xKgkwbKB/xpISSI161yYOUzqWfSvVSc2R
+Ywm3y7IEsR3nVOfJCmondOo5x6i8t8ES1zKy65NUh+N0CUS+cKh+2I+OYFlVEqsx
+bsYqQ70gurarY6oKX7MYXMqI+bKbfk3avwOUKVPRoGt69O9AJJ4heMIEUJ74NHQJ
+oZgCSSuS46weab8z63vLCStdASdXHmpGPQ0hybaaYr3COWykLche4ubmcy4Zf8jW
+EXskITV0m7DgxP1i3I8ZnpGlMcJVX03AAcQBABiap4rLwcz5ZVgRaLpGQL7tkmN9
+82EszOpQhW59Euc2VpdEug5dI/0qOZUKHVYuRQ0YXi68MWP+JS/mnn/Vm+tjCUAP
+d6PjqAePlR9lKZIY5lyPQgk/sZG1xFvvOWs3ABBJ9PSNFjCM2e1cA8OmXrsPOyw/
+FqewNrxv+IPEA5vs3HmKEGrsPl7E/gRDOL/BcXCDiHqZ5QFVGsBgRxrjEAPl5mdF
+pNzLRnM3+ctDXu9Bds+3X99Ed1plVob6bDS0bfBop8NVFWxvhNLzpztdxw13Tvzd
+c3BqbfDj9HmWhqjUy4PCOnCjP4Hv+KHbRQUUhKd1zcv9FHo26lkkRXf/uwY0ss31
+ytLooChGQynQRQZX92BMiMK4NNGXsh22x6x3tJ8AJu4kW5Zsq2Hz/uFeSXqk8DDO
+fjCU9dNh+MaYdf5E7rc9KkgNkyRjzODN8Fzwkzih1Y70KkxdXZLCJUdt7SbKXHGl
+1CL1BCtMExeCzPAzA+3S2PsFeF0QIRM/0zYQ+WAJmZMyquEMfS/HZ39JRu8QEbfD
+iEEoj0a2CYnSspBrZZLFszVH45TcIpC8X7epYuy7PUo+2qSXR6/JGIjB7ervIYvY
+2OD378//Xe9LFDWl7HVXOhAGCBjbqAWt/y3+GZ5PkqnO1yc+3qM6b9wrtxrGuDJO
+YeuZfgrW/LEFrAh74awxBnjIZKaEUZYx8REFptCpZnH89s+o+xN+WGEfox8wy3HX
+FIP2PZm6s525m4vkKcuwL36Zl69mw6Ke14ZuNysc3BkLasnUeymiVmkAYlWv+boW
+1arrWE7FwlTBmnfEN5d+nEIYY+LE3/kNZY9FyU2uAz2jeyeqeXP8fcEbSAfzU3m/
+hLaNaYm37xZQjoI21JubKtEc4B+2dDImgeYciraSujnsw3IiFc5OA8T+tLJA25nM
+81juGtiTGII3HpNlIJcjltTvgHu9lzZ518IVdy9gizJGAi4hZzGSvnaNtIiymfN5
+1kFlfM8PRKqyxObgMugF3zKN7VLeQNSd4z2vK8LKc+z8iKbzlJv9+XJoFiO81129
+2ZguDoDDX+JFspraWZNmkTCm0E9rhlLyU2BPlSzpthAqaB6OdD7RRDsbxwOrU+8O
+xj8VezEqKS+lRe0Eb1PZm5jAqxrivaKZnHJxbrwiaNZhlEVOmcOB+PdaR1wmpPJx
+ulMcviwR19cULRxjcgK9SXlRXNKQffLQhZA/srhfYpAhrT5Bp2Yy9kFPQ4hIjeGk
+YdoVvGD+MiulOtuCoY88jsUvTVOyh4R/NYFDtxEJcGd0aS/sKCqAHjscybToTVZ9
+iAd8KfPJIXSmNf7A1GWK5GwKPpYsn6jUNlMEPpJQco7IvEexQAYn3BOoZ9Gx1TWj
+ZJKpnwNJY2y3zU/f0XT6y/GI5bKodZUypn6i1k/OVbRCqBq2KvocOAmhm+GAsR5X
+zc+pKguBdmplEdafAQNObqPPspC0ucvrBWF0WXaB8bWIfaArrKANFyBGGSFZuJgl
+ujrPJzJ7x9IicKQ1PXZUT9Yl7hRPQMLTkgwlxmwKaUO00X8839Z9bhcUuc64ozpr
+m2b2VO576fPIp9+gMWLK4UPjJYsU9zF8pFGUvTVVRP4r+tqX62kIq5dh3/E9iPWz
+AoT5ogxHMmJKcpjwJ0VHLkqnfN5i9Tj7fn2HNKmTf9rdwtxE4JtTHVeubrSAaY+Q
+cVHq8YKZFmlotGzCyM8SoSZVEnHCWSU32dOKOxTz9IehiOTEfCQ1c2RX4QMSITok
+IW80TxHBGxw0/DanwrkGuBgF2ANN2yhlUxA1G2AnQE4NHwaNsI9OUEvUoxwfe81N
+UM6j/xZz9X9Q1BkqVVxVUezn8/hR+bYM4YwF02eik78Gm+KSHSt7dUhZO86Guu+h
+4OVee0BK5bZI6AUmbLdkSvALqSBIW9uJS+5fpEFJ0BPp58owK+bNJe4FQtyiCYY/
+Z+cV6uFBOt5rpPvFcoQ2eM0pOTfPxJhZLViql3DgYgYsuHu4pmVqFiBJDRh59PQc
+j7ysJpZPqqD8JeFAzihEB2SXWQt5yx6NON3bmbMptUHnG6xXiJHHgydtUNe7ihA7
+fbbmFjCQ3rxOIRN+L0Kpr7pViRc9Sr1daDZJqeeGEyuowIBG0qUlHIrXO1s1nYyb
+tv7SVxvOjM8TB6Ofmw99eL4pZe7WuKHLstN69bkW7XhLeRmwCBEWeqw6Sn5wda/p
+mqiPj41oNIY3L38l/Jw3aibJLNOYCVwIMwoR/q8Lwgm7GciFHttqH2Zg1yjyi57u
+Nh3/Q33Yv7PApKILiRVI4V/ppNo0vwVwXuIBwVbl0OdnN6J61g1CJ3vKkFmwQeGi
+b6m90HFbLQ3mv7ixtv9KmUyTG7whwRo74c+fV9wZbv1dcsd/GeRzji6HHJ7vQGJy
+EnZ1oE+Ad35bfLTpNx2IQiQrOHatQstgt3kCbo9yuv0BA+OBw38FRBaqZoSj2WZV
+fG5nO/ESJSsiwUb0sgEoicFTKOgsGYU/bRLu1etKXYnZ9eit9swmqQee23fyKdyB
+rP/R5cRxrRRlz8LXNN+NttdWI1t/NxR7P2gqU7Y6qysIHUuGv/Z0vaWivGR+xINC
+LLHexiO7H+jsrHIzAUJ0ljDhsZaIMrNioNwFz1dvQgojK3AAN1yxkZTqH63tn2q2
+owADhUp/qOBoj4mxtmDTGjZ3ma4eumg4tUr9Llu2f+Xfoa9iT62lCc4WC7Li6MNX
+pOL9v5WHDDo0FCtbAOUnjzM4+rhD21bXvUl50ZeXCZ2WOMJeMJHYwpbgRIN7AS83
+ctxETBXZ7qce0P1ZEwfNKT8/fEyr8JWggNAzqgL4h4UobYsCryUgtwoIK2KHqvyo
+KDDJ/FNMazpxHaH1AiR0CXBWPmXqak62FwHu9pTQzpa5G8yxnCx0+eHUXexRsdhV
+ah9kici0EzL/875CcKYO2YcD4amZ5Zj8eKz9E0Pho7xlSw8hJ4Tw0EY+6xgUkwpV
+YpY9ZPBYihULr/lkYsgBphyL6FsoyiVjwKI5W1EctGX5ChFz4wohUHqIJuFieN8f
+NX8m9Tag2Gk1x6VSBt7/plUl6DPdxOQvO3riado6tJCrrSWQPRutILrkIG+4U/O/
+Tg24gRwW7UPsg3BXFsD57Mro6uSyBzinmS58EpWRr+6UzxONLi6/9Acs3vQnepzX
+sXNGdmcDva1NkrM0L5RjzmLLwRopwMs/nUDDXxjEiJPMin5cLpxLQlpIJDj4R7Kl
+bdnnSydWILQ1Om5/fodu27+3jUdUSAHkiXXZEruKrCKTq8/a1CKAPg2SD2uylXLh
+5z7Xu39UqifZTa1c3Gy72Cw7q9iD9ZSoDkQX02neSTjHVaxPuPR6CGHPogaiHDa7
+5a8N/0KH05Jf/MU8+QxG9Xgpl1RPynhAeVOhu6sZhfPyOygqZeNuliUGKxiAMZpS
+BCSrS0zQX8ifAPt/arpHBPbmv2yb6tXJvkAb8O7WP2pqUE+JyeMb/B6TO+4xblyw
+Jzlt1OaUIXHU5hpXJeSJT/WZgalAKGk53cpXswTQXioQfQpxw3geQe/PejMwh152
+akSyO6vlZPvMLtQAXRzwT9QQ3/UM8KKO7Y1hks9il5dn/OEVV44Ylt6xfFjj8vBW
+AUz6GraRbtnco/w9+x+y/atSjflLMJC+SSzw4c9lOOWBfJBoQNkFE4NIB2Ga8I8V
+0Z2xl5x608fEHwGXWpi5lEbR3dqvEDZhLiso9uFKCLSyCruQA0S8JA5UwebrIO8v
+zmX4r/QekD5xTUl0nQ6DpQ+rJPfnCUlKxmoob0BiveFCHiWNLkmusovaHgZR4hOJ
+GGkKIQGMCU7eQFS6iJB1Srudvn5pNJWgE9hR/rg1sbF2xCIDFVD1MLffjwHCt7i0
+RDPjYR8S/pTEu75kUGT0K5eJaUeG0dg/7VcNAm7LNSzvMDROU3Eyfm0pXBzf0AtR
+Vt7EMas7GuiAbKKXPRJnfVO+5HtqQxbdLRcYedJilwB0wyQcrn2XTzAodvCNfCkK
+d2YQj8AhcRBwNgjhjd0cD4Qk6YNtHAS/OTyv6goP0+sCgWgiK6Swlmq52410XIFh
+rpEm8WirPteI+FSYl+fYdyRmvoMUv37xUpO6kYUcyevR0PFppaJKKLqE+KW7XJY+
++iCQFxifRKW/akI48VOQIu7MVl14YaPmUDJrDbJXcwqYG44SGVOJYvn+zBYrc4H/
+NKubOrmYRDZCuCd3rdCndBKrtUxKsVQff1HubBOllmF+1z8EBb3abZ8Fm1xoIX2/
+lJ21PAmymy2MZNtsx/orLauCZhj6itMJRx2lYX6vNaCFn8LUzU6ep0/TYoMOod6s
+B3/YLTOu0YfQNaaoAgVN7+ePQz5nd4fHqrzTyMHHjxoB21CIJC50BwMjEMdVYEBn
+AFfsSZnuhjTDBgUYybhsKADGagj5aM+5Xdv9aEfBC428/NDJpR0vrl+PPY2BPdAD
+mmDS0dfZRGcF8j+PQpPvZWCE+VJqQEttT9YgDjI1m0jCvRhJ1uewGntOZsTywMWw
+VkW0RLRPhsSWhSU1IUaAEr1zYVrOpPZLo4smPTgDnoKyG5IDFXXAfDsrrObz5xDm
+ajZT2fnEKjC2lePhneHEw1Fbx12y4/lItpwlqjKbyMY5Wbg4rmk2JrdNXcfdPGWq
+qukuB/0V4Su7hDfG5VBvcoheHEy4a+ZpAZOA0KcEcnpWcd043IyNztqJMPTngaCM
+JBQUc/BxUwv7GAd18E8MX3F/Fh9B3E0qCyubXIncTpTsMlSsyUouKTqafhgLTYGi
+2MErLLkN1AlUwJmcO4NKhdheVb8n7Q/lMMf6yZpiHz91N6Q8cFzJcVZu5wThtvGr
+gGP9nure5Tadyx8J9Ii1zWDMfGZ5qn0IGGplOH4Q3cm/o5V/hHDF1rnb52WgTl4e
+t55DpB2dTZ4hbX2HFyu2GHXhS/SeO6g2LBDNwMlPeMbqRwbuc49e0TG9BFFNYXs1
+JaIbqDK96JwD5fMLPC2LLZ6hzCdxnIczAE+Kk3TKhNcC4ikxmjmEduR1b4FMF7no
+kCANoaKjXG7sVpWttdlaHQOF/TDm0W3uDDPtmRUwinhWzDN5QnOn/YwgqV0IXYZ2
+at+5O1RMsyDgxTbI0OnFy8LBywYgd6/tLQnRqyfWbHQ0VBTWW/iCdbJX3gdw4lyh
+fPHJNwRG0+1HdIZMG41+SZuhp09EASm01F7ANgRbxnY0Scn1Pk524alvCa0zjOat
++rAY3wea9Mrg1pWpGfKAKeHEDBdvraLHBoOML0f5p8WVtTYPQxvjueEiRjcbttkE
+xxIh+2kmMQiD6VYwDzYMz5ZBX2mrnXnNI9oyIK7aZnLQmhZzWLAQspSOVy9l7Hpw
+MD2JiKXixjxzv60hC24T6FNoF8rfGQVCw01X2VyzJc5pnbZVtoJnrhnL+b6Itjxo
+3+D5oHlyo46gmFmecqcAoAe8cQ7GFicGR60/DTBon82nbv52ALJonIJBFnhzG304
+QVR1KX7DiL+/jtOtVYXcE6sHs7qk3vkcRHYvY5FwhHJTlMr/enhroJM3sGVSIOv3
+axvWMhGCzgpJuFMnwQc6sp1UU4WWqFU3ys5slFoVXfMFZSf14oGdPDuqMIPmocsJ
+cAwn/y76MGEvRaX1LJYotf3QilAW8AghtuLiRJbInt5QEOM4e7upVcSV41zEFqBi
+Wbv6JdMyUSydepJdKvSGPcYiIzazDoX1n1LcborpHTItBBkCVpvxPkG8aVqINnbg
+npf9AFXb4dOZUweYHXZp2pBds/OgAopZ8KRDZ+uVDGl0sU7nNTVK8OyRAd7eAY1P
+i6TtMFPDUVzWIt4DI0HnHIPNVRwGnGhksWAn19kmwnm6yECG5bkfX3MZm8FTabHX
+1TvAE8wjCgdzU82Udr7SXM+6zYoWCe3VJxP/LYuyzWlO06b3aIJ/8Ow0VypMWlxt
+9v8iIkeU/1aRZzcbkE+c7E4H6n5fEA8D8koSKc8pq9EXg1QOR5JEu2jZuri+SFVg
+4e3QNi9uy1FbTPfnZX8QgQO4b8Mz7Ho7XtcxQQ8xL+gGInjJhvA7Z6pCn48x34Qr
+2BudRj6cRiiTFghVBAqcy0w3mov3ORWZHpQV+SL7Y7MPRlEQwjSSoH1lp2hI6RfL
+Y2PTYThhlLq4IGfrDR8cLcOBPWLRdVhY3Z0GFS2zNz5VLI/AfRO48AiR5CTVrhhh
+Nx/poyyMSzYWgcy+5uSW4/Hml153Ybn4FiY16xalCAsmcJKSdfVpveTCNSM4bbtK
+b5PrBz/Fzx2cC1l17Rwim3IgREr8Uts55JyzvFmW8iwJnARJdViRgdOFWSZd9+A+
+9GqV9yAYEKuZ2qx5Xh5yvW3PneOu9e7hrHdr05zEqbWDrwzOUCyKEaL/9/4BHshF
+bx3nnU7sy7oh0mv9DfjptogM8tGZ66iN5CHwnCe6hx8IohkluLBVnJU15pV37r4p
+1qq8iybf6+36WcxAsj9SIQebOtCZftooq2xug8RTntcejV2jSeqgdxgh6/e3sir/
+NluQz1vJPDPIneSSlNpQr/jvpz9TQAK/shVX1XnFfBWdcb8SCukcxaPXF1WDOjOr
+2Dwar+qh8X9UmuswtqdLqHA+XjYqU0lSsV5Tq3pmiOJZ+LIUgzpWcIoqDvWLBFIT
+TukU6oI8ppxnQHAdz7DixCgPcCsJkrcl7hiU5zohNtsZSLwvU11fqJDVSBrcOSfa
+oso6uiGFN57cw7rJIlzHCszM823OJmSPXW6mrqBQp2SnySahBIfOTrWD/IRp1OJ/
+K59Tw3AShaFK1rUBXHgurKWfO6VBdfraU/2FfmVOYT3gOP1rxcubdlmuEzy1WKJt
+IihtsOY9a0RacWqxgXuOJYolzeX663YgrpTaPKoc9Y2ue+ZttZCAl80bwAlYvM//
+FLzd3M112VnsiIKt5pwaGm673epDK3d0jWyUEYmV1LxW/NFC8l9FlOWbAzKRG4OI
+jbLDHaDEmkzRpg5F1hibkzxdXSr34bDRq2Yg0QPaiXN+fD35pdlTgs/bZWCGy0v4
+oHlZJVc+TRMnUYz9TkMvOL7Yzev6dbCBx19P0CneMzuI3whsGYh1oDIJVuZpTMOt
+o706HjsRTmK+YETBmjZ5wWr7owz7mKVwh7BpkeCdoA5+NudhIZECBoD+QPWALBux
+zGGmrrE0CqI7y88yxINEWbXYX2D6Sbb+PZ/zHmM8/W7zn/J7PgZMgOY8UMUCyP06
+Y0VSGpyqA+AXTjPf7n4krsSNFj2LVa0SJBnAK/6Y4zNvfrobyHj4Fg16yBBKRxCh
+kkkMGMp5fagijzXarERkpca+3yrYCFdwQYK6xsSJs3aZ9fofIsMYJVccvvX94c/r
+dxb3ry1jDn8uDKGaox6/Mb/Iw0bwbKC/oYOv5tbu0AvWmcz75XCC1ZYpOnzGkHfr
+tAVqFnQjlMGr7E5Oc+u0OWcWt3kvCTtyKwbBcYFzKwm8YiZoGiH5VU7RK+kAM3b2
+zLAM2BNhlgpHntQxALf4HTscdTGjc0oefN/IcHYIZd0dN766qFCqFzdhcjsfNHAy
+C99UCk3VAy8C4VztjbB2UG/UXHW5RFyeTVZbdj56FFObKjOLTTJHqAyPGbyVernW
+VE+TcIhhYZzZarXrp4C+DUzEuvmbrl+U33CMbZpx+NCEIEBVAtzMUta17/BluZzk
+oKJ+1ZpxIH6td0BaHFG6AxvjW44ap88r+DIJBtfnrCJyck3DgdGZpGQqP9m/8x9q
+wDy7ebMieL5BEipafoqHS2H15nGSnVeE4dmfvODQE/E6SKQ63lc5g/RN1oGQJqzm
+ua6mlFkTCHRLUFYe+B6TwI6sZYBKVAfMPDeuHvG7ik+1W0oyT49z3tTtbWoO7eif
+FVu5gh2mM2ETNJmxbePiuRuT7JZdVJYtmEiZU6YtV6uXQIWNvMnxOUffiNJa/P/a
+PsP0oJsmh0UqoMSwliLEhLsXNlSmASFtFm7tCpYACK35q3Cju5kAW48y2Duv+rXx
+MAnK2UYHA9bU0AZe2McCgJRJB8zuR0iG9bd8iTad9beBBJzUnEq8/31H44aJY8vr
+hhZROUKgSIO93OZMoW4VhvnZqPWhict4DlGWpdLyiyqDr1Q0sqRp2CRJ45XijlgS
+d0EY9+hs4qMg4N7IOobXD1iAobrhgszDBppqmEnBF9wuDtHvD1VrLGi4DQ43Tfa2
+v+tKFVnDBToQxMSatuWyW+ttDe9AMiAD+uLFucRrp4bT8m1t+GmPx0KX1Jlf8xOc
+ATp8jprk9y86Fl8Jlwqj5lE0xAB/FBGG3umVjPdJj1QS4P357X1+5PD6RxBu+ZYa
+XxkklKT7/BEzcAVjA/SVWucupdgvbIUt1XXKsqAAcR8xZlRkEEWll0fTjemXozIH
+gMqTWmXvED8CMrZq6boCFTh1Iz0s1FUVCM2mcKiGdJe9SAU/ws9eAj7STtnUZq7+
+ac/jy3Jljt2iZinb/y9DSMZO9Zcx9/dsuth2BQ9GR0tZOqXvfYS3Quqt6to1C0ey
+lf41jo8XvnEpH0uX+QvH61mDMZQ1OsejH8tbDvjzEeIgldlZlXi9XIdfm5gohKvL
+LKEF3eZfG/oP9jRy66SdOF/5pjcGSVEWmW4SrU0Imln9qUldq08ZLHK4fyGPSsm5
+hmRz521/Ij8TOP+3ddJ3qplDQn1hW7t6XhKBgnsdiTm45ACsBsnaGvJSpWELHt4W
+86peVgj8+zl8xglSX9SlTGgWrhA+Yncl4zGQZfqwVAJTM4BNDLYtpZgGHCPeYrZR
+W3zIrf4Xqg/sBqFt1OPLNEFnmBpjWZqrvJ1dyWEZFDQ0yoQE9gjEvJ5sN1iSSpaf
+3yLUdR1UKkSV6RyUVfIA4g2n/oUcOhwCcLOMokE0HN467D5JBNREKqV8lM4mXJzI
+X6R0i0F+CoyrgxcYx9rAW5tz/YxP6DtTsGmgQTMR30qXN5ToafBFeDa1AV7HtToD
+3HACkAVniGnb061UpU7M7qwQ4E3a+DndRbNz8SZrhva79kaHdlVSsCjT4qxVZ4ht
+TaiLO3+o9ssKig/LDIHe2okQoZTTOpeswp4LEnyzajfSDjgS4/x4JSdAdcDTMHJa
+JJtNQZI+66SYs2sFRm9GYfWuajvYUQvZRhAKcfnOiVEm4g3xxdgcXdx5c78MpCST
+TWHor9p4hqFHFzo/pIazOjVYARugdby/JPB/f03IrofnmzJacnIc19uRru0GzLGE
+IWxOG6rnyvVZbyNZOCQKpnpGKjojer99Rp7Wqz2Q6mUrDTMYDhn9wMTxZviuUzN/
+fb0ReEZYZNVVHKZNLZpzuPtVs1hqWnUxiIcTe001kz5PgDhCVZN/M6yGd8fl6bne
+3EkDCwntrdGs3C3vQq/lwRn1NotJSVoO/v+goZZ36QyLWLvySM3LsDdgdqu4iia8
+T3M84nLo8NFpaZH4D9Imx/HNMP6LWy1IVbVn/hybmjzw+OMIMAM+C8/NXdKuNKCL
+nPg+cLEyw9IhF3MYp52//2xFd53+1Z/Xvylwqq9IsHAV+qDAZot4ciQre0wntKtM
+wYjQ4IEnLNkgqshaSPCLiAI5unJ8lO+N+NnyIEbkqsofonbRfd5X+vkVfAFtcaxM
+AsGlsPm1FMoCZjYnz8y660+q80Tj1qGiNjIEiZYis4YMNP1AVOau0Rdk9O77sqx9
+rThVP1i/JZ5CpDo5j4h7Og8vxmAI4Oz2Xp3M8ICpjL77QnQBDu+1SXgm6F8n/4hb
+GqajkFCvBOCc8spEECeUajPAmM/mN4sVJ/DqpBg/iIDg1n1m/ltmJ+ycwYUCKKWE
+XoV0Nqp/0jlRTb/oNI4bovYUkD4j1bs/09gPcJnzsAeQa2zdesw39DJAZUBu//t0
+mesoKhkvfbXb8gkNJ8vSn6+UkXy70I75EOfHc3jRrcWZRt21Z89Bv9u+7R2F5u2H
+SHg4FmcnM6WTHsi6BYi77t2CkrsEy4coVqZcAXnX94rT8l6w1ZYjGQPgf2njV6qs
+WLKRvowJAmgH6M6QH6Kcf2A7JmtQKFcog5vu2mZisHxtleP57SxSbpxPZMe0Y2QG
+T6Do4ePJZFZEX51IR5ebQo/QMaOatFudgnqt6HIQ3EyRWYt4zD8pioi/Gbwkbr1O
+aW/gcR1iPQI4XLEzA/NMmMPKI9lTWpm1Dao9jlHFM5iMQgrEGY19vd42PCbJNl1w
+R52Y40euVeqmrMXZ8d0ZFeAgy4UVCwBPB2xgS/3cbwg6exVEoLmZIc0Nacacr5BX
+IkQMMLcCnY+eupEMgobWNaQzF8MtRr8SR9I75L3O4PITVQqCSjZaD3MyOCWXlETx
++Z/F44N8I6pt/DPRJmSS6AvSnwZ+6B9YLAXSH7y5LT3Dh27xydCFuqXORZBXcLIf
+4Ep6k2NYzwu4FsiQWhpwmLT/d6lf1pdTjl3Dmzyb87mmnDs8EZMPnLQGN4QzBABk
+vVRCI+PeOoLEx7MpIfHBWX2Oitn+J0YWcMMV971ELUD814quU2oGSyu+B6SltBvc
+xk5qZuHfBjgTS4JMpJ6T9EtQK8HGUuNmBN+AEPNt/HoM1FGt0cE2KRDfSKkWFe38
+tMRW6xbiH00n/INot4McHZDPiOxzPIAZ9rdniEeN08uAD5sJhGby5/7akLNjiXIM
+Jb6BkUTJQlNSNT9+dptOMgxkvJBOuci2EQSqdlQOBX1bKBJeo0/yA9cDzzaSUn1J
+KMETRPcUbfZTiddMGGlHW5+owtLwU9fHiMXXMrebJmgz6beWDMbCOZX4ASpkoBEn
+M0ub7zbvapamIO0s7fPQDAqZdfsPluCishlt5O90K3Fe8zdzk4MitamLGbjncb59
+cwZylYuiD12ZtavA5fwWKyYPCz7rq3gLUUUHKOsoRPJ4dFvDTPYUlNpoZnf3jqv+
+gmhAMC1Bkjsfi6EQv3iB4ccDdiBM9OZH53bXNlUJhIAZrPrmd1hkemycJLfV0eAx
+Qi+UhZfu2mP9xBHwcaIYnm+SToSqyGNW4XYgjjNQC1A8mRpuy//9QjH/0HQV+lVR
+J/AaTDNSfncg7sjEM7Uj93D399VzZS1hB3oUl1M9gKBJQw3K6mMA1hd2mju1NFwj
+cXcbe16EN8TUV1Vdpno3R2VrcNtsXHdTIIskX6iCXIxCFzhPdjypWUwWPsgXeVV/
+tpRjRBNb791jBr446MKt1OlmumV2zhP+hh4uFehVdqRD9zt+NogYoZA6VKTnmwne
+4pVSRhfqaxCUVTS3h2Ci9XFNO9RqE0MMMsLl35zY1l641zNljl+MquAKLB+ADj1K
+opuWHFMF++cPFVhUZiamZisgv6qevaLtrxzy9kopA80LKX0aa7PV7Z8mmdnmoJA0
+DiTVT3AG1u766LW4Mh6CQV69Hz9SmVgS0veoljOtor8G99bYwdcMEb5hnQkNQSZR
+0BrWYCaGtgCXCrADmbHwKEA4g3nH9QkFhQxRdG8PRENwm2bhU2ux0BOzfs4L2mn/
+ZTvMyhx5tShllufxQge/ZryL6ObBDARDhEvKTyOIagVfG+srRa5GG9uJ8jPkLoT5
+poF9FkrVX7Bx7SAjPLU/4AUaxQaK9jgHSNFqXK/3VThNPgX+RaBUoGsX0ud816RS
+dEn1fh06bCDiuR3xBEz7k5z8CCzvyXHCWZd4LhXWeeOMbM0Rvp8bp10nZGuHD4i1
+2B0IiN4p8p25CbtHP5WKN/3G9aGnfLexDgrW0pB4kUbalB7uBgjImVgoQS8x8a0l
+YfKuU8M2dg8Tmd2T/yOGbdpDz1qt8+XAVFBdk+nVtmnEU0CErqR5sqL0fPjXdt15
+F6UI2pFKAnOpcvp+sp/L3cGoAnfOxNcz8lRLU8SOaCPrvSGBIGBP51w8Qwe6YMwn
+MeHwz+ahozVtg0ZUKN8El6jONkNkWSfT1ZSZYKSLHArp7HjfxRtFvxwcYpdYurS1
+92eYKdtaw+ASK2W/WxXFlpxCNlAaixpRU/MBjlrkATL/r5qW/QpTUuQtdkAyl0l/
+1uzCBQtJYrIeVyeG80PKK1Ih7DhHDV4SljR8u9va/z/4uJYPjtSE5tFA4noR7BLW
+FIAhMaBqscmJiBXZhwbBdWeMjsqsDSG438WWx3foao7etg7HX9/1XPS3RbTxdisB
+5j2VjxdxvfStqX7/IKIr0XAzmYb8s5SrwZ//0YJWhUoEW9b2k9XQV+Nl0HzH7EYY
+bcQQbzIoc0HxQvV58K64+u61jWFtdbi5QSyjVIKsfmC+h+f20uK/kiv/nrbKfuMA
+HUObcc+8IUn9tY/X2PUH9pUWYGRguxmqX7H7rkgGJhpOORM7Nu6uJHnkS8IUXaMx
+wDL7T7XOACdsoWooYrGjYOWO3Hq2deH77g6fSlIL0eHZrNKKTCSuEx+YCVi8shJE
+kgLIIjmrGgJMvAoG6MQaYaUOUjQSPzr4gAG0ub1a4Yn3XaxtEIxHiN+w7anySULT
+Y2orCXSZh3Jkb2lSlqUu1+fWsUJycaEwm15tWRZGXFESsiHTlJJRbuv9s1nyJW1f
+MbwM0nSyVWRhq+QG3I7xLClqGRbLdOz3zsbScLJrFS8MXR6b+nZsJpKHvvyfzy9w
+RrTMyont4alxrlgp6S/LjqASCs7WZkpz2ntr7TvgCfyAnjNXSaFAJyjinsvCJare
+hmU41K90nxlUWqI7b+VcXrc8SN6QUD5endnD9HtGyPYfoQVUsBrhxRLiKHykSgqs
+90hLmNhX1WCP+XXH7NljoDdqt2zvmwt7dfdZlLdp4MtcIsCyBeh5wRqgoVpzl4wm
+rDjrPX58kE8RGh1xvuxJf7CiFWNjPtZXQGhZXVlQXTrvI/JOsC2G5VdT2aDXmTWR
+urwyH0SayCKjiLZnW9eQKU1o0lJYDvMXIqaVoPEZS/t8LOJFMivUIDLDfhfn7OtZ
+lH4299ypi6QLMOO62b121hz75s/jLR+B/MDomXpDV/JCVf81tdCl6lclh9NBhSUs
+4IXwHv5XR8wgKJNzprokP8ZdS3BXqtRjOW76Cqgj/68ZNmX9aSZ1KKG0yCkFSrmJ
+jarPg8kD9fSwIjnrYahBh7JQVoiXS6gONwudrbthz00iwl+WGudnNJbya++eV3Vi
+fajrbEatRUJVGvshXTbGeIJ4YzuysHpDcTQajAlk4cegB8/wzMKSeDB5nl9PRJDK
+bsONVrWxqqu5JrXI/HNO/jiUmf7JfkXsqSqa45pa++iquond1MjUjarYm4z8pAwS
+eExZblwkZjaSPtf/JsqAVMsVrPBi8nR3rbLjCb65Q1mqHloi5M0NCPvEjNgfIree
+nzADlWb2LCV5LqpddqMNWOJef5qzn+c8bom/DP1c20y8s8kyOpc5k8cGZO2ef6dM
+RydReKL1LYoC3Tkuhk+G/Cmo3H/9h1Vbe6u9j8EW7JaJt33mOpf3fBDnK44GbAXL
+s195DKS4kk/ssVbM6blwCKFK8ADRkwgftmOXaP4ksg7A7WeiGN1rPdUOdZjglcnP
+kcw+zhHp/9wypqGGzpYiMy4xh4RKXrglBDHt4z6p4akI7ns2Hz/wEHYSVP09z7NH
+EAXppPzPct2afTj6I8Cbp7utRJjGX4vIvSVlDgfKyFgwOuBG4aMEXsOCMlL5UJMN
+qRGwslXYLpxLsfe0Kh4ZNyFtoxwrcQxuaOXHdFqAVP0Mn75jVfGYamOIK66gPUUv
+JmNBAh3exzREVpdjoBhKVa7LA9yMtYOaUzQzS7hIrrw/LV7ArSMzYc3Qv3PzfpAJ
+rUaT/IzbP/TEABGQxI6lmXYNTwunzVjhWMZYRunSMsn/0kHxV6ratudFY9S6etih
+GVEfiOpWqnPe/hEZoIT/nnYckEkR+fqFES7aGISTzdNHNycqrMo7NfSp5+eU5QNv
+INWoKQxdl/7oz6A2mOM6wjcWzQYF+Im+eVqPH7kbM79ZgsUkzKd1tVgOapqoWZK9
+QKOxCwGBHgJ65Cl1sIA5LeeNQ5i3O/991yMwRlu2T9zzyLf5ZUPWHEUffXnVlU6k
+60ik30OnVk6M3vF00bHvQSKH0ZvRWfCRElzcdm+2s26u2/ikr9dAKiz91tG8VETG
+skgXWXCvD6Kl3Cp3weHIyBmwkaRDNo0J4liP4ZgtFAlYRYazTONmVsAZTLYPhelg
+n3aNdO+Wyn+ZYzSf5AZpR9BowVjltSkkY7p6HdCQW3QuCh4cbGQoCD312DafjdjY
+bJFe3O+NkXgBUJ+aVJXogTJQ0Ai5ldQRosawX60QUTJSA6S34weZIzZ7YbCnl3Z1
+6HwQ0SLnw5OqSl+sk8pZ6RxTu+yZyayuQ6mCsbBHwUZ9flmuaHhgs2Hj4dWNXz0J
+F3xDXFawLsrDyWUl+bL8yJ6wLPHhlI1zDYlVRdmzQoPJomRljK0cPt2ueLmeyB69
+jLftM/6rhmpsz9aPQuQOlkozChkqK2pcz1rUGTfp2QRxTVkbX2iOWOJwbkCf2fQK
+46JowCa/TgS1sWr176J6gaklAYbkyQ52FBShzHBhF9TSZWidMH/AHzVt+xvttiCH
+hlBoVXMSwCQ2AKrME+I7CP6zhIHPjj+IYsFIFMBnnwrKPZOyq+BdHDuB6HM77eK4
+Qq71GvZI3BbU0cLus0RVjcZ0SzGfZ8eHP8S45ieLgRw66CfKpu90U01IITKY7wFx
++HGKt6x9p46OMfg1NPz6VwfVH1UZCfzqB1GZyrrDST/WsvTSSUu7fpLE5gQ1PqZV
+SnETP3l6ctlMZvKi7fPfAVuaH2w1MuquqXtGg+61wI/fRKBfsgKGs7wgjmw6Slw6
+yFH6FovvfOtM6JMW9nHJO5hD+kdjlRVp9pxzPo10CkkJ5rmlsNLT5o0C3uk10MNH
+8mMdgmyW1VVVv8g+IYLu4LUIKrzPiGmfWf9bI7K+M/rrr4P6T0Lp8SLAw03CR05S
+EQoPqTfBLInfrW+18VXo+6FK3OWxYUaVbzD+Rf8Q+R96uQK2jgPdh4JdeSif678l
+kRvER3Dov6FKoyGIn1q+BmyYSE0Ov/p1eMpbuM8bKccogMSSfkGFyzj6X51WlIli
+nJd+hNU+vsagJqSikE1Ap1pxjEoVQYOlRU9Gn1Lcl6zjlY7vxhUQMbIW5D1mWGuN
+JXl9zUH+olGN5R5oI4zonsIC9HyMMkCO7jvCLe7KEVsSOkMJ8cKfzpfJ1QJPL1++
+D3Wrp5/JpZDuvrnt1lu/N8afpsF3ZWc0eOsN1jbj5iKWAfojIZF+JDcRliB/531l
+YrawG7BpdO/oUe4ELmF8R9BWfCOWMDisMDybYQyGhIcdQRm199V77iUUCt1a8MNx
+XLdUi9NwJLyClRzU9k+t7KR4NaTpkAMZNLmeXcKBQlhQ79NQLEpiWBk4zK8jcAsr
+f2DsdO5yuJKQeb3Dsk3ijMk91RUd4n9dVqL8oZDVMsHtwldevycYADc7XysmPcCu
+YEicrjqBIkTA63m2jIme6EhCE4NeIOouNAQfwBjYnMK0KvHAzCIN/CjepFRDi7Kw
+q0YikPtVxAxcdiewvQYOBDCu0+RMyPMyBttl73EHAY6irvLiwc23AK/rTHvVg9X9
+8CwI2eBmod6GfIB3oEZVCjDo+XtWpmuDmNmMWGnJtw5dPXtRM0kiRAT8j1BlAe9j
+knhvnMbOCd91CAt/cqMb3cLbJxs1pC8W2FS5T+u6OEDbZXEIVq0wV/T6k51PO6vV
+OpnkVTHqjb7lpusF9FQQIv42m40sanDO12Faqttpf8sqkRKuwWEJwKKXhsAzknSN
+GQ/3KlMy0bFiQCjAs9agFu4yoalLPaKfenFiEJZPpK5m+IS6j+kaU4qmMBdYJlqO
+lgMo8wCTIPsHLvZA9OiyzKDItPsfeZ/0+eWB12Ncbks5HS2jeaYNPtHWlUftw0dn
+orKOekbeDYdwmHXD5jS2f67mNPocqlX+ttL+Bw46Ug5fZWhdiNC/J5HYM9VE6UuZ
+akaL34hdNQ0lTgbu1rRLYKBpdPun4tQ0jaqofuoTvHeQq4bGkhH2X6yIoQvV9Y+Y
+MfVL7QAFkvW2aOdvVtLJNgD9zYdKOYrOMAKm6kEX/s0fxNG1zHO9C6/VRnoJhX1G
+MTso6nKBNXPFUUvxgWlh2N5u4TdqrWtCEI5K9GBdJNeH+tN0cuds3Bc9gInteWen
+SHvpYQ+RFUs7nvEEiWCGnX9cI7R6i8Q4YWPK5q8IGK2+ofrEGydUkN/97zmbxSfu
+qSkycs3fr+OE6nOhd3YnF70JzYW9oGfIIRw+2WaD/oBq3FtWbRW2xKSshu5sVSgq
+JmfWxhC/AFLRkGgg1FRPigvGCmSa0+5HWjfgzcTK1ZAHPCE87MJrkaeh+07ttMoc
+AL3hCNK9LULy4dc+3Ln2216WjQF8KjRf1zhrrekWZ/TplpOYA5fRN4TPdjOckK+c
+arlBL1YBUlpe4Mm+bNe4hOaEsqUwt3s+IC0lq9wY9hZ6sCWGLqnHO1oGzUC7vg3o
+Yi4jGlfJEg4lhAzmXeM5MLIEOitwFPdk3BBudT3nEnAmSByBMwx1HQnl0xqo3dXx
+3E0D3+L5oweV8NWbbbp+CR+6jT5A7ek5bL3hZ+RnMUJEyOWMi/gZE5Nb7nyyeoOJ
+Zb/iKXnhG8NsK149HwYxX2RTCMFul+flprVmWDKeUxa1EaCwUKmU+5iuCe5exsJq
+yD4x6W0LB9PMjx8aGiaiNzaC5JM6PkIwJ4fyIw4kPSoJvwiA+PlOkQmp1NsMu5gB
+kRyeRv08T1b5tzta5NwUxa6L4iG68oLwayHfcMD+yfaeERyGdRnRuOdFkvtwCrfF
+Eb1wqaaSFkspf14tIR9UEDTGyA4MNaZoB9xoDK0HhSjzmvU0rbOgc/K3CgHv9PAl
+0BWhsAun81QSjI8uOU7QaSvzTWDid1CtHGpVbByu/CZl9vjYRx+6aQxaA1I8YseU
+mQiOJsWTaRZaJXzf+940ovk6djuAjcldc0klYzy4FoOQ/fIVg/aar2SJXAJf0Y2r
+b/O3/FgNDLtZtmxVkHl0+qztDPlhwuFnoBpoVNloWCC/WVBnRW9s+OGA/YzJJ9/j
+wm9hibmJBsaEwg6f1WbUZDazAurzg07JeOYamG8/R5QGjBBJWo3HkLsrhF5NllQl
+eb5U7ZGgxSEd28K2Aj1IgpI7mt5anrsaFoZ0nW3Y/xFFTyrl8VtSk0rbp+N4zYVU
+Awh3CQC/xoesH+Gnz82jPKADQm5H3XDVNJl6nDsn5uKcip207DCI3+dMYJy+tz6d
+E1gmbeuqVVT7JVnSGn7epMUU7w7oY6mT70N1zAT08+vUj7/NPH9Rq5JL3HHo5kSW
+WPyqA5VRmE8sKPwT0qdqzsKk9uYCoeo29WvtcDH2JeryuY8mJz8hOP6a3vve9gUd
+/POBDsrfQt1NRbvyDqCtTqv0hUxYWM3K8cVWRHTtBSCG7QeNwd2XQZkRDMBK3t3r
+/LB0mcmYlAVqaFaeIIciqO3AdJNCbX44ZMr7pIceVvvG1igA9jgFKucFD0I8Syqh
+hV1RfzteWy3ZEhyecEigu92M2zoQgSnbIonZ6nNUbQZSFAj6DXEa/ibskTebwR/1
+w1DhTMHdPQywL5Bo1wT5rXukmSd8y4ZJxmhlGGiriIjd+ArQuY1soFHPdAFZdIAo
+fFjPWq7VtCm/0T1bla8O6bJ4Wucq95g02iC/6WWBGWlmb1zflBtZhVWUB9aindzL
+SBbRW3LSVXStKBCeDzWP/i6mXuwtIy35G5zX9zO5PUsKn5NxxAbph+iwTq1Yrd53
+4wB8Q95xYNAeKRISqICqqjW9AMdiYy7EH9/HEVO+IMhx2iU5gqkCtM/huPDSn0Y8
+bmtLA5tgKAODvqW+s7z+LBp7MnMntqz6hS+6BZVoq695pYyiMOAtXB2FijQBWi/O
+QtGZQ6dJ10Ct10PMqw2Y0DIfKQ6TmD8KhztwLdnppGZ3Ug9uRinYH1E1Sb1jxr70
+7p9L9Auzlf1OczIIEvOXhdVII4ojVJUJ8k1NCcQQFj4GqPLcEWqHaLXWeK+EPqfq
+hDnq6dCFAXs29ryYZmq99kMCHOABEM463mZoqLOcxDIYahKr1q/o2pL08/tp+V4t
+mUaPi9qFTcNQi6EMXDwx93osVZ2YZLIxlgMw1ip3zQHvseKpLzK9uHqeJD1+bb33
+acqspoLV2A1f9aQ8ZPuS4RJgeLv77ocsgWVsosoMwPP/eOtjBe9I8XvWWI683Uqw
+lwG+Kmfak97t7sji8dzIgx/sd+eL84x0iEw9y16uTRY1WxmRCkfrAD3crEaJaqLt
+lZ0AmhCInCNBX0BWvajjh6y7wxY3vrZkTH5JPEFjosVZh0FocObBZssmcYrnpdfH
+bpMr7+rO+XAlrXsrVf/sMkZcCaKV6HaQDHYHvpvej+F6IzJQn8lf3xtOreGKBR1w
+UhJDno2GdFn3QFJRIf31qA8qp96OrZYWS1X1ARACu0GQ1zb1OAn/yvP5EFXpOeL5
+/qqKfZL2qzNgnWlfVa3Z8I6+Y0EZZQfHgV5eNWmk1uPCcIAmtlDA1mQ/98kn+/Kq
+klHOwOqyzY3nxOmSV/So/Q1bqs/VkUlqIeMAjJRl8i/ExbvqnKyj2A6/P2vCMgp5
+QBFkYuOA1ta57t9K+A/wp1i/SeUYC4N7kJf5IIKJ/v/nzuzw+Rxb76TJRdq9QCSY
+CMSsv7lO9dCrhYyK2jpDUKO29Lj37Ly1fSLGezGFleJf2jIG60E+FKAYPGR67Lw/
+7fd1xMypgVWv2itXuMelP09y6ffR0cVX1K/cQDogtaSW0EezbqUujdy+eyRICBAV
+jejMIfhFkqgp7ExkThJRiJ3JRiOsv5eHjhZ6eByGwkzcpDsJXX4zEUmUb3bC4vxC
+4lzZrD0NyyclHwLkjWnXZ44lbYd0reweVuKXWditt2pDBHQsSf2TLTRxTqOOBOrX
+Zf7hponXreuyeDYC1spBmEdzngh+fwcGP0CGueyhWQuCAAeqQT0ojyAbC6SmTUR0
+b1pmGvU08KBW0zM/J9ch8Ol57+Dnq0XTiDnMivDFDUMVPq5qvzyqO641vFw1HxqH
+qMUiRr8uChUmkog6/Tl7gJuN/2gFT6BPL5LWmcSNbZ5YQgjEc3oUrs4Orc2BXSkk
+DG8kZ+jJP1/TqZABNowCRXTZHkerFCx0dfPVGvTGDn6Tmau4c4Zo8En/3xtJlA0N
+Mi1Gh85rUo0NC/wphBCbvzVQX8lywM3oyiFL2zL5m/BQgPjMZpIl3//VZubl3dsC
+UDlWOT3FMKdUAZCCcB1Ru48/bMDWqu50SlgNhAK/pvKxeYJNA1FFZCRkWuX/w7BN
+CZKR79cTdTRU+Vd0U49I2o2pyEaaes0XnYhSyDcSY7Lxgfzo9neLwIDjYJ4GVy6W
+sYJux2e6Zo/l+HvuD8+0K00ei/JuooovqgWkuMh7mVSxpQKlDUUDwv5fXcylMuMB
+BccPIkejW28io1CGmLLbvUsIx6fFcum1eXj9EMaAIXxD7XwiAeYEtnA2GzCm3Cpx
+Vh/a8HB0zRlwHzd0m/ZQ8uqOFJbfw7PhJhQ1q3q69Ip4jnbya8jC5X3XlDw5r53G
+CXbWmzQOPX6R6Dbk8anUi0Rh5rUmXZHjXArFjaZBwFOVvUK6cNP9rRKa8TFXphO2
+EO51iNb5vkbq7e+ZQ56nYCqGbmbVmf3bD6ua7sHzPescVqp5egH56RkNG9D5xz0N
+LxxaeD0l6o/s9OWSj8psDVZAZizf+hNPNG5D6X2Q8W5hsLx4CPLJSZHKanlMhgxK
+peXYg62LDo3CG4pX5hvomh8gmCQdEC/jpXqJDIUiPs4GmRppBeIUVnSm8sxAD6/I
+9Z22O3+v2SJRx0C+WIQAc8qRi3FFqu9VWvFlr4HTdmeyJV/2Ip6GHtANpAjD8b3v
+exEjv4Rizemjemg1XrzsQEFgtWq6dLUGuWA+TatjTnF1YGJ5WE3ChuHEp0ZeGU9X
+my9QUjkosbTfzzofUrkSOE1p27dKEVJh+XaPzx3+V4a08ZSWI4JkOyi/IlaUD5A8
+5Gc8UIAAsp0RuoEO7E+u4ZrQ/GpAxgbXrl/k0ZyT7kjdrcNHfariAz6QJca50YRU
+uwxjlA9XTUZuCAUcSZ4+QX0lasXXP2wTzokmyVIba4YdJci4l9g/1IRtkQ2XTEC2
+34BN16k025zH4zpsrtU/jeiEiEpmQFe17cv17PPVZtTuzJSiD7skkMwffyx3BM7/
+95l40IomB5K6zjhCcScgDQ7rWtPLY/bEYuBvlYqThhexe1siVeh93hiAd7J1pG54
+iELQMtLzf16r2NhmE+gE8YPdQSOFBJw5ejp00LQ3fi90XQ502a4jD5loFtXWof1d
++61mLrito4FLjmBqUD2a2gtHw7uYZM9KngPo0bV+x9L5v2Ack2E1d0gvqt9d4jFp
+gGwOHT8JVNOxY4v1nqsQPW2GCiy/l/RXN10k1hJ/ry9enIQmb9C6EEkAyJmpcTcm
+rxq6HTRFLq0lfz2m7Ee4v9OZguxMTo6PyVDyWb167I67F/NVtaSCoPdBBLklVs+c
+cUihp5txm8MD40ExscQLgJC5hNhgUPDRFiVsnJtuQjvLgPbBJtdDyqsHuBr4A3vC
+r8WFgELzDBlG+6u4QvQvGnwKUUL6GLQipQzHWM0i5pwx85l0yxrJgyMOqoUuP67/
+5HfR0FLmpAoiYLROPB6cbMvUHUtD9hr4AzErl9Fb+AdtVH3NlNNmS8SToSLfIhql
+yRVRYely2yspCQqxduBU/flSIGW5dPYa/ObbVCDlKRbXoGASFcYbChe2thd9vs5i
+AG2AYG8FPtCmxyLsUK4KD3FsxC/8ySuNFnjJ3w6N1QTI2Zu82L0lgx+ndSqnqRnO
+oJCRmbjcj+gklDjk/3H9gPCKfuwu+Ynk7YhCl6OxtMlNeHO2yW8tPN/pUT7AokaB
+b9LCUlthHlGpD+Qlak9zlcm4EKW3YoSX1sy97lhBBKbPqwh+/gK4/ngu2I1bfgXl
+ivu8BKpS66TA1JTY/3UKYiNMRQt2a3q2Og0btMr4CyTBxiLOzOCseVGS0E0yfq0Z
+LgLjGZ6SMcPxB219oQlbwBfEEq+g5y1PeK22waqcoxSCAdfCY5tEvDLtrghWiL93
+ysJiRwJXnJaIaTt0bTBopjIJIhmZXM+N4PA0cASSf8SjJNT7g0HZ7aUVOQP9V9Wy
+5GY909RY8eu9R2liCWGoOOK3JwzHEngXE/geGWa2zZbjkt66ltGD3eHUpTso3XFA
+k3Mflf+cziEgMGOVGDR9V5GJu+XpxEZeg5T4RltqDWYkwcU4bJLiLhOh9p6vu13k
+OkjNgBBqWTjkxTHGvpG5C9qJ2Jf2O/V6dUbgueaNNWRhuS8HRULagJXdiv3SrEhw
+YkcAMUzLGJK0Iwc5Yz8+LeLV9MUJH9Qy7bW10qcFQHI5myYkKBHD9r2KSw+UpDgV
+67UItFisAvT0CtLotiboX9st3rRi1XVPgXs1VnQvoJP8g4gvpa5OvJJD1fTP0e51
+fjzirTfMKqbpPCH6lEoCJRuVDuT1xQWW5KypnGJclO0rBFD6XORm851csXdzvf6W
+BkW81fDTkkzCl/OadwoHS3OVIlUjbPVL/gS1zlP1NHkd+8sGA+nb1Z/8456uJJbR
+4coDXxcVEcU10RDB3G7S+BrVJdbeg6zLr7fp7DRru6db3EvB3KgnDZLeI0bUbUe1
+Mqj7daD9x1/q0EPw9YCUhh+4q6kZgvhv7WdIx+DloJhTg2Y/0k4RLpAKSuprRsXg
+knEqCkW40J1sL2v0pl8D4mzcqqXh7S0wKv6YbvKowQMRhfAz3vfQ6fPigzFRdLmp
+u9WAP1+c2DuDUG/mKgB6oo+C3g5ZOmV5LlaR0VqSkccqfqa+bOIKoj9vKNB7VAwl
+tolLqyAMsjeXOlKVvM4GraHiPdj22O9ApXvhTJpnYx9njpCMBMLryrkezhFKqg6N
+LDGdWWhI1sx9acJ4YAzuRo/GJl+gotNDSLfS0zfqfIDU1owSTU0jlR2qEmwPz6Dr
+zC2XaaEHAl9o+W7NQzg5HudmbYyp/QTIHGPkCqikDmt9TwSL1KDdg4SkeV3/4RXN
+gV5fSjdCSzdtNHk4oZhUHNPhCECBvSQz5GEpX/5KFcKVjEN2cb7jBN2/b+2hntwg
+RijoXs6gNQ5eJXOySbmpY2CAAqHhKroS2M+SuRcKGnhNPiieyi2PVA4pvC7ZjhA0
+Hq5/zcWU7jneVNXPiHinCr8NEOM2aNIa5a3ivEm0aMKQ7gOaoHUeG9q6azypBRnU
+PeyC3NjmrUzmkInSXY5qbGP+m5IVLWPWTj6S0armu8/UpeFA1TLCtkXLASgd8zIB
+VVOMsMMygFYj73d6Eke7HAtVU505hjjl9PayPlkSScaRR9u8UXPf/w8723nkukeW
+GjDBjyrIbAZuhaOb5+kLQVyVub+PC0DWeHm+vn2oc6lFpjW8uB4HtbUBRph2vw5D
+dNgkPku7qOgSDScBzpbiF4Y1sZloP8H6rozyvEZP7erZTB54VOWUPsxkNhaMbJT7
+XQcsJmr1DrLZPZvy8tnXWeLyR7rRItKNHdQRqtK1OMpJaYBlNyZjO26lCnzIEGn0
+Bo192NV/on10pVC3WiJP+3MURVo5Ux9/gzjNFhx0LBditfohyFGXkneavLJ68Tid
+V8mfU2CC8PR8jTkxRKaFtUYgyNmzwMmdKxkWZUNKMNi6nPTiS3V/zqiA472olGgt
+TeTy8FuzB+7wRs6yDc7OZVcuvP/SS6haxou8lQ0Wek6Wo2wXv4l4okojitgeMQ92
+Jh29jpznDJhj56m1yAqBOR2eV9jgeBwPARFN/zr2+htTEGvZmiPHoh5QVj7Gg81N
+untS7tWSAZ8hPUwn9+4hnRJmU1m/9fIKXcMq0HloefQ7GFDXzf3dJ+IUhtbCnn4n
+HiwTMFx0y+ww4c5sStm6VY/O1UuiolyHWS4pdzKi5PkdLjbv2Rru9RaERg7rKjua
+Bk4QgwzjHoMiLV7qo3QifRRjaWwBZIfq4jXY6uYhBRYM2sCTnqbd27mhMh11zDUN
+eFBOryZgpElOWlaNCsfSSWGdFBw6XTYa7DYqTEsvxK0pZhUggBY5DXVk0F1ogDoa
+knP6aJ4VyQqE4GqQb48Xzb18W25zmLAJlNNBOTIO6Ju/FTON9gdR8N/eusdGF2Ri
+oKQngZgnNJx0AS6vm7hlzEXLRWoNboX/8B5/PBIeZagLOBa0kzcQ7L+QpOH6LkXi
+0zXnkg3xMorHWcofdxmKluk/JVcmee0ITP1YA2ypIf+R9jb1LHx8rXoRonoTFEj2
+3ZKwbqjxD1oE/+DNVDqhv2aXHGMGYucDnoyidXkaGyYb7lcLT5BfKm/g/ViLe/Qx
+0UtfDvAfCkd/2UA2nZIswSBUx2r6TUcG7GKX8igLYqjPopPt4vlKTyURYYif5uWm
+eT7afi9AAuK6dLulED/07nH5KrTvQ78RQngu2xEq3AG1AQ8HFeTlf4GXaCnSokmJ
+OTTsAVOnzn8mhspqusJ7hmjDsRS6B9hPnChVfWsj1Gg+CxNr6PzoMHpTbitn/psx
+XTEGcnf4l/oy7LmV04ecnhMm0KVUSlVmvzinC6nz30VEpH2Nm1haPaB13WXabPYQ
+d57KFqVgUNhce2GD49qPOOYcBqmD9d/GKdpUghABbCSkz202cmfX4wwGgwXEqdDc
+rMRkz2ch3ZmnaVwJpBrhkAObSa9UWCNEvUKDzSn0RdkdZwm1Nc6zFNzSWkCiax1M
+Tx3pVJ9dGofmLO9h3lLUG4Mi9e8L0cedR0pXKO9atrtV+tIx6QA8APXi36RQbi7v
+NkTjyAX8hIa8YfzyUNa5R4LbTK0ZoECNMP3FQsxt+1LIH+H15e58GdcMTtu/qf9G
+THF8U7bfslbSRzBCFkLwGRlyx6WWPTAAxxc+BPGCjmorX+uuj1rM8Zqu4ay1JJ7M
+2w8DlVkIwAzi/UD27wa6nOMrHDFjtpEFJWvnNaz63lb5vDfJwH30CHAqq2UADp6g
+UmobDxTU7X2e89VPWYBXtFN1oKvQ7/UQ7/UvoZqWJiAH/oHid5x2SMKXoGTMa6Ix
+EBCMX3Uj7BKSwG87eaSrZvl/VQ3ERzW4i3fBV7+zje6x2YAV427dCSTQeqjFe2LX
+im1+M54Lb4j/d8H7IFBDYTVEP0jd0eSccDlLcA9A4qgmwyVP40qrIYzZzFQLrP3z
+0MaVdRf7FRQzHSLfGwVNS6SyrffaOttiiLbuXwZFcQo+5MSfdFodFbpcr2iVzGOd
+npysWhjVlHqGeKnUCKXdUCAHkgbzciE/jdwQNYS36tB8S22/BQ6qrghHsQT/cXta
+teFT3lxTaNi5rqI9GtE+SA+kySI/vaTFhv1e2TuC88/U/04Hq06RCSXUusE5mxzd
+FOe4h3OvpfMWe/6KVPRebqgUg13OrOgY4rfhzyXTerWICGKdTJjWPdhnrp1FKshS
+hn0IIJHuKNM5UM9EZJJiPOw9iLltLfV7fLFOSGEHR+YF+dShUV85Zut0BpMVE3nG
+XV5Y2HMjscDccAQhU5Hu7VF9JdWoNsnCKMSPbggqJADhsEaNeiqaTUc3oks+j2Yv
+ukZF5jSOOxs5o4N+6gaOKYOHyuXtSbmR3mW/VXlExPEhmICU8U+dzi+hh6izyxEL
+DEvMONEa6D8bHUFNjqwHxQ==
+`pragma protect end_protected
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_eth_link_fault_detection/mentor/altera_eth_link_fault_detection.v b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_eth_link_fault_detection/mentor/altera_eth_link_fault_detection.v
new file mode 100644
index 0000000000..b719585f57
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_eth_link_fault_detection/mentor/altera_eth_link_fault_detection.v
@@ -0,0 +1,1139 @@
+// Copyright (C) Altera Corporation. All rights reserved.
+// This simulation model contains highly confidential and
+// proprietary information of Altera and is being provided
+// in accordance with and subject to the protections of the
+// applicable Altera Program License Subscription Agreement
+// which governs its use and disclosure. Your use of Altera
+// Corporation's design tools, logic functions and other
+// software and tools, and its AMPP partner logic functions,
+// and any output files any of the foregoing (including device
+// programming or simulation files), and any associated
+// documentation or information are expressly subject to the
+// terms and conditions of the Altera Program License Subscription
+// Agreement, Altera MegaCore Function License Agreement, or other
+// applicable license agreement, including, without limitation,
+// that your use is for the sole purpose of simulating designs
+// for use exclusively in logic devices manufactured by Altera and sold
+// by Altera or its authorized distributors. Please refer to the
+// applicable agreement for further details. Altera products and
+// services are protected under numerous U.S. and foreign patents,
+// maskwork rights, copyrights and other intellectual property laws.
+// Altera assumes no responsibility or liability arising out of the
+// application or use of this simulation model.
+// ACDS 11.1sp2 linux32 Build 259 01/26/2012
+// encrypted_file_type : mentor_tagged
+`pragma protect begin_protected
+`pragma protect version = 1
+`pragma protect encrypt_agent = "Model Technology", encrypt_agent_info = "6.6c"
+`pragma protect author = "Altera"
+`pragma protect data_method = "aes128-cbc"
+`pragma protect key_keyowner = "MTI" , key_keyname = "MGC-DVT-MTI" , key_method = "rsa"
+`pragma protect key_block encoding = (enctype = "base64", line_length = 64, bytes = 128)
+As4d2VtwCqgObRHjEsVLB5MbgmTQOx8VeiUxixpcKAoEip1+fmIxAsvaCWgagInu
+zbCLDwbqn0CPsf8zgqs7neTrqQ8BNZhJPl5B7ML/O9N3+ivzJcHY6YcEBhAabzzX
+1Hv3wLlOoVEI6YLJanxAt+SRp0pGpsVDGTqVHp4XdSg=
+`pragma protect data_block encoding = (enctype = "base64", line_length = 64, bytes = 52912)
+C0hxjRiTP1nUw7AHSlHZCZcTFdZ/Mh0hs1dj9AAZVl6Csd1JtwxVZtv09IgXdlDY
+QAxeACgr02zolzFcV2SaIegwc6UEU0CxFBqwX9vtcb95RmD5YibaKU9TKt+EgBZn
+kmkqFzWaleApK9kmxr4RiPgRBreSa05R3mzPhFXCDbKTi0fg2EYr8udgpkvDeXM7
+vbnd2nJA1ZVJpDwRAqyxi8WSIgF+F9azq4UiqUkRcdpk2CQqEiy41DepGBjzlCn2
+teS1ZuR18So2p7B7B4jxLsRRicDzwoQFQhJnF0nUo5suM1s+iUl0p49OwZgD3r7M
+hqBtqWyNnbwdKrhJCZfw65D2ahOq9PCKXl+p449kriedAi2r9O80DkAYx5ei7f3P
+Veodhx6BXkZBvfogd7P655sPoXRniG8x2zCVUWIA8FHzHz5Xwwg4Gy4OIyVzOSDM
+GEs+WtR/Fzq37QCNJurknz7dcfeX38bjA4R3tdHOdbEPzWV+gb7UWKb4GjPLDC6/
+AHMo7yv73yx5k6Vjv6pXtQ7Hk6HAwo7iD5+su2mOjjD5m95yJQnFUrQOhO/dMWHb
+y+uO7ccTBFlCqJKCdFfK9bdTSro6yFUeubhkH98l5B57qIMtIV5XNiTTk5yCKPFu
+WNu19W9PC2TeHp9Jg9kZQI37Am1yECgtaTjs/+4SaAsqtrOXN5TAAU2Ojp6qfDH7
+8oIrbjlKaLNiArjLbdUr6OQXWsZZ+wNXKTYIU8qK0IpjnFHhi0F2dKQxmNNFvzFE
+IKJtYVgfk/9YqHJGpyhbcUBxFmNkLEsaxbSY2nys0XKIhZ6GdFEtBlaXBzDFcCAM
+KnJMu9QDKciGCIypsFipTaFzxD0Qqxlk2AJT5WwwAYSDiGmjEOrg+VEdpeOvtNsX
+H51PqaBJvLTyCBomZhyYMa3Ztw57QOPOWbidtorOuGlbBMI1lE6xGoEKUWhRkyJl
+dPJBJ/cQLasxIQhzPlB41+0hmntevql2p6BZyGwGhd+QTBJCmb+Wbm7kV6S+XlFA
+1Th9RNIJrLDjrmS53N0dDQ+OXm/cHRIyxUCoYjWuLhSh08tLxCtSGtZE8m8I6AkH
+E4KPjXlymdxeZqG2lQTRPUgEFE7RQoeCTwJAVQzk97FEbWKDluLHfSq8i4t8rKdK
+ji9OlHoAv26l++9BgZrtRWAESjm1ldlXdj+A1+ZerC3l3gSisRkf8lSzRqCuQsWU
++91or96uXqav1gyOlgZ2LVcSsXJP23vBWy2ecgLIp+yxANPWfN/Jftym0WX2UNTr
+zWylgUBUolbUfH0liMkjlufT1XNeY82ZMaXzNuUWS4bYQkGBHCaBxOaxKEF2uqmL
+Wlm6VAna0CFkICSQFdPekrSZoB0mEdy6Y19NeP+Ma3DI5psgKgwfTvXa6JZxy5Zu
+9vAxsHDzA+wO7/rpEHxt9suFsbXuL0azvX19/ScpDFbnYplP45HV7DGoXoH5wmv2
+iPTTKYvcsvty0r+lk37jOuWPE8xP3vSSVZXlWAnHBJONnBwXNCUnmYsi9/3UUt9b
+5q18Fh055djCxZsgrNgfZ+5FkE/XT0NtdQc/yZmIpVIHNidKflfzm6B1zT+LLxyo
+pwwA9/DVJ4u6wUKLNMDkSVtBcEv9XZVJN/kPz4VW1Q2TJMGtndLkCqtpX25IozI2
+ABWPa02s6OkKVMM1rEkNYI6WG/AVJhiZ3qApySi+1sR1H6Vao4z9IrYPXsCQq4wu
+MBYEESkQI8yj9Iu3jQHGJ3cej59IWmLPlIDcDPMT/0o0OUw32PuER5UJQwltpMsj
+lHw9snctBjvqJXVIytN2TpG2Tdm8g0D0AfSQjZ2RcsGEC3TUki+NMpunJURDeiBY
+JbgHnOEo/CY9f6pBXOcFyHhmT5LSBRZOlykORq/lWgW/03rr+bxo/5FBBgQcJ2LG
+dsySZsIdahl+x/oHs5aW3KWJezuGcQALxHu1YblGnhZus62e9GpVVXPwX3NICEoL
+ohxg0HTLX0XWcvPfXLpXMU6pUTlIvFUGfcJF3WU6cr+4Gh9LJHYRL4nVaag3lTvX
+L+N+h3YDiZ1nQcvF0uZL8JYvQNvFIQO+Os6VNMu+smYqU9n8slnqT+fsGpEfnVWT
+zKtqy09vbItUvb7+AYQvCp4+anV1zHD4nifoRfQjoqxr5/aTHMk1gpHoI5VvboJp
+mVtooU6BBJOMHX8qAun9Fbgu7Q1l5WuGy0kiDADRTAGauKlIHx2ZOnHYSwIjvGyz
+a48LDFgL3SgtMXNufmAB7LJEBzaFMGS/oUVxTdRoGM2iiXYozakZ37Fwf6hZtdiI
+7lF/yEcuooQ5Kzc4KXw4hxohvgjYx+RDHg0BsTefQ9/PSwBVMz3VIaOaU2ThK6P5
+OaPFth6OrsX40y5sPWq+ciTf3tPiZLgveEBkQyn+d6nSZ7xKVFtvqeU80Qrc0R98
+YVvM4R43VByo2ky0BpyxGz8lQMLrtXUIs/dkVfFVB3jzN4oXC4J4GFCy0n7UZsk3
+0zTjLpV3TPqOmJB4phEW0o1w8kRgm+BRI7iS9iNUfit8dCs4eGVYp4PhE+4f/rdB
+k2jQaqmgcqSN0QSBOsMzgI6TPpe2K7W98LcckyfJQKtKy3bzjwhQkxMZZox+Xkal
+SPJUu0wOx+/UPitBuFkYfPHAx3ir0uMjb9lX7t7Gs+ZfCYUJjKbOg3wNsrSEU6cp
+h0UM3/tpblFuUuxvP9xSeKl2yPl1nZO1MXsOFRSyv/px8NydjgcDZsBzamRZMHe8
+JuKgvxb7adZ3EvhRuVDFlb8rV2+gKGxOrb71cW7F8V/dfUaV30f0GJDmJJezUrfX
+hUesQlPYwJF+3cdIMbdovW1G7Ams7jOXIfBzgAist8yv/UI5AuyN3lI34580N/6G
+yR61BS8z4a6/x+tXUPfuvlWhaSorlCyDYtFpyDpP7mkF0F+j4nI4q+gwdEP/xDm7
+Fl54lmW4IbUeMkLavMq1ZBlhr9h64FGevQZmvFsb15jF1b9mHyGn5BVOFk+neU+u
+IJZh7imEMlPf/NHQcSCd29BSzzZK7GABW3IkPhApxNT1id9iJcA0sBT4M3O60xVE
+ZYEfsJnSp0duvOqxNkmgioX9YkHD4NFTSkcjOhQtAotunKJ89IsYILJ7IkwCR10S
+gfXLzmuZ9M1XD4sZ6/FQwDelD2aSgJftcoC4lf4oOn/6YYZgAqj22PexGsY0lNsh
+deNUEu/xhLTacpHOxHInRI1eoyZvY04pxNX4/pzuKr2xbmtFDxGjkeYIoMrvceec
+ho8F/vVaxGkAjXe5RCII2iWMog0mj6w4HfdLIZVu+JoXRbQNl3MTGkfplEiKabwX
+tVogSd3YBYblJkdwLjDb1X6A3spNXtHXyJgFhcMd6czpR8/3nTX/BjCT+TlVjqOv
+tttMa16DwkGnzbvMB4uWoLWU1q0KhXlQqBHhFzLdHil2flcb07lGLfUv+oUH6nRi
+pVkuwmJV1pjiZaKrTyVAsSnG/xDk0hg4yzFnmkwvziBH4/bYjmWVQmqUkjvsrUGr
+WO+vTplFEA5wsIOcNODFKeU6tWNzU5lLNMuSzWeqmZfVfciRcDm5+DhVvooPGemI
+FEgQv+ptyn8Ht1KLOUvo3ezXJcTy3MSbuDh6yOVtKCEFP+YQDP+3WO+/dcT3pedh
+fitg7Wwp/Lg2KIpfO39Kly8z6sN5NOTxipKiA7gEKvd/WAmnizR7ZspTIzSNHAI+
+yvuRLaookBk59AF0hDXCOVO+Yelq1koU53GSfB2+M9riDjfwWhN265m3CXVObqW8
+Ii3e2NpspQvuri3kRcUKjaYZO0Ms2BYJAokihu9x/RkwwPbinl/BJt400BWzrY1v
+A2PJZz+ZvYgVZdqQfuR44AlUKa9N0yAiDxAtRFaOm4J7CB23JQOAcbpk+G+ULF4/
+mr2YuPItYG6huW8sPwVt3+NjN/54djJwrKyGPUptT0zWpYTftvXcxKAHqwewq/VJ
+/QWou0DLtybwSi7aPDyeJd7uP7j41f3AuEiq6qON8+nA8wZI957fTYjOMeAZ5IYP
+3k1PVa78wKOTVD200pkgCQ238uzRCfuxL5TNNqKl0pvO0gA1FRpJtdzm5Y/Nub/J
+8tibgadZKU5UJtg46UsFn4PY9dWrZhV5FKKpEtpkpgwivEH5dKpPIMV//3/3djGK
+uMb9wCLJtPHo+5CBGzKipQAQIp3eW1VcYMRUN0yrEF/89ATOZfvtXw2dT2Tg76Zb
+8Cty1W4ykAqsQKOLsvbcRxkBPU+uJlhVJZ0tv0d+SYZWf01qHOirrJsAQsJmHdH/
+owowFkBxRX0Md39WA6MjiRdL56pse/t+6gwkSjrzxpUbeT60yV+sLREVHJ5e3NCw
+QdZzJnpbImhQJNHTYZVk3mjILr5tEz5hkVtsM+TguzISq+cWXiON6+nsbXNaH3S2
+4BaXJSFbjkJBPPToYazy/debXOue3OG8tC7huqm1wEzhqtQOk88kClPOyrMh62SX
+Ojm/yJ3wwljxM/xcBcua3AEf8HG0mGp+F5bikcJeKP4/lt6UVsbcKtIExqSuN+tO
+fltA4Hq9D6qJi09nzKPDxbEOs9gHiDKeaPsgRCI5AHsnv7RsUEntzUhO7GBHNsMW
+Yx3HJzxdvYTlmrzwVm1SBzMReHX/kZMQkzLH44wHnj+j2xKKiSeRYfpgVnejiILa
+iX3QkRLd82G52Sc187iKCE4Y53evjVR473kTm9y1jvPNnuGLeW5ldhb0HxwPEh7H
+N7nX0LbtU+bRyNaspu7q5UrYanRfsGwiPVp9/OB075ozfIVPuIc+bkfRCXd6Kvh1
+zLlOKZXJ1fIMRD5nv2q1pxgRYvtBmYL8wAo0acWOpB2VGSkpJi2haiXm1o7g0WQk
+yQIKkWYJyS4FHzsqxBqSj/gOuZKKav1kKaG2uHH7ElMbvPFHPcGjb+Ti4dzNqBLY
+1adoU3GLxp0q/kW3n8bTtkj9fcZdfiQ6ZyX8PcIHcJ5/lPA04YN0ExMxhFF4OXgb
+1Eim2FiGqKpPwlELXwF9fNoEP3HvExPbnhzKB4/sQD3POnrJ5+hXQEN/ncAdQrp6
+9qlib6HfG39g8GWtuLaHntaETFgO+7XeFIcWT9HSWNRgJEWO1nBlIEqdjGptkjZL
+fQw8DrXzq0GmwkbsWxDIr2DUFoOUD5xEcB/mLWZxU1SrOuOEijjph9uqRW7ibcYL
+Vv4CGf7/X0Fe449KCJqmphRUlkVvQouvUqz5Hmu7dT6hLpRCATbXmqsotvnVRlGL
+fZKtqwTzSP8/9ZtI8bvKWI8Q0X3CBYaxLOV2389BKSuXgh5s6ftNn7TFMaqgeN+R
+d6RqHwNosOmzmOxHUql35hDwGbScDd483RiwSVaR2Nq/0G8gJdx7Q5XZkkzfh8NU
+3kuCzGQIJ5xLgsS/A/J9yqx2chUSSVbi6/HtKcEu4BPP8ROBmF+9DFaQJaj8WKRI
+PdIS5TSYLcQFGJidZvEaJi+Ok4oi7m/yVFTI1d4b95deirU8KnI6IHvsFPxUuvVy
+AHSuruCteub/Lv65O3KQF8Mpdw0ycEZTH2bakQ7LuicQD6iUUXvgNiV7vHJrY8Z8
+61lOI42l8ln+OxZw+dCiLaGVkY6m6fSo3iW4cjxwmLaJJXDMiZCT3v+UHdL8e59m
+4EKrW45G9LIlv6+CAefsRUzuRzexqq7bEtvcu+X6SEAO9ZIBfocwMxQfGp9U0Xoo
+5+qNmKy1+MBks6BdXGFTSuZK/j13+DlLU8t0D8iezmNk2/44JYZl+AT344JXxqBS
+HbUDEw91hJahQApBtY1ZgYq1NatfY33BHxd0qRysL2cqPQe+hAS9F63+k8ks7q/E
+g4WbN7++YS+pcRsOvhQ/SUzpDCiRv1b3UeGSXd16QQLf6vDtgOFAvUtr233peuZX
+P538had52oRFzClzga1xU1WZVMdF8fxgwkHBxRQPrM/Av6lL1HudIxjyS6mv+Tb4
+oGxfLvWcL9ZRqLvSedrbXYOuldMPgO4rqahEqR/ygqaj3OQp33VvEOPuvCyZj3W6
+El70RPDU81ORDsLvukrC4pdtAd7vE+NTy6uy3RbCxCuOWdmmL9T323lN6itulh1C
+1DhaizLBhk0YQj1KuYkU9HlLB3udlMkaptsir6wGQnu3nNp/cxFzSOF93ozOMuQE
+FdHXFeZQUKfpyVzNXStIyJnEi3nygcEL+xHvGFaXoOn0mUXAzN5CMcZaime+R01U
+5auh/f39bI3E+i7rC+454yiehBHNtqsuI72JXbS6hzK+1V6vZlvUlRofvQgf7z3k
+Sp1+1+1KEncLwoeXe3rLx5PnJAPEFcMka2wGUSodS1IDdTXn2kr8jA7dTMJpstzG
+GxRF7roruejZZ8A94nwnJ6OjREv/EKK21tHlPeWxhO5XUfiEZ27ebV2Dcfi3dH3w
+oH8zdt33H5d41Qeohcdi1NOpNe32jfXKQ9KOV3p77WZFyqLVp2qXXHllFf3JQnsP
+OMN89ioJyOGXvB45h2et1IByxexyEL1sLF/5EGaCn+CXXE6EgkVgA8Y1U9UVxhNm
+e0JLkeaaT4BkKCJawMuPiD1oTUkEv5WpnbrG5ukYfUpJC/KbVBn0y1QGgy1kCHWM
+LLg0QviQ9oqUQp0xa9WDnpZR7/5iboJIo95dHON6PC1wa0lVFzPDos0WEs23FpEN
+GkcJcjhycnq+UbEn0xxoIxEHJwX70J4dEPzEBgCbZ3PU4WUnWK1RysmxrbPnTSPT
+JSSPIDpSMo+Ak8Mjfqi0mm+t1LeCHf7ta6/c9e6UlijMZAiY24byJzkOZIhFw7sx
+VC0aXdnEms2WKNwDMlTGumKHNchCeP9WQzP2Lvw5aW+CQ7KQ65DUr4B5rf6aqNkr
+fCc/eh77wqb82AN5bhgE2R0HeaPdb3vGuL2icGMn6f8t2aAN8D85lM6XnNw6NzxA
+Uj8s6PET6Huli3kZifZQjzed8Vnr9rosR4LgdyZ8LiAcjQIkJWALWWdIg/YfoUHp
+MfLqT90sUcmS6D5uYKhTunc4zK92hl3BKhXZr+7No3EqO62LA/SYcCJWObWoGBp2
+Jg5vXoGGn1TV2vwTOM4Ce3ouve93AmdQf+7LcGvxluP0L27QtKd9u8nUFNnFMD+Y
+UtP7j9mMOqdn00RMUJDEo1OZe9gszIaDTFEtsnu3BZWnuPP5criKj/15uRgha9ii
+2wYVV4dUGe4MXOzgJFg46LhQrzTffRTq/DRyv4UQ/Xc/JV3rg4sZVT8+Wzfva+f/
+CUq/y5DmuyWNJ6J2/6a470NVxsrDVqtBHDzZwg9Dtfa9KNPmo9qCJW6med0b0Tew
+oxu7ucdy7DRfqHoPtVe7JOux4YMX77e/Yf7n5nVHCdOiaQIeqCiQkwJcorZd0U9o
+5SMNw2Y/tlyIRC9lQYIPW6/vx5wiabdqaS/nRaTe4VqdbsXfiPfXj4NXiZKOxcpg
++Ghsa54cE55C8zVpkhOzKxwnGPWLLyuCMRtasXEUhUU5EQ32Mh5cRC4IzHM0Joqf
+jdACYvwWmnF7l0fQ649zT1QJGnZB3lBqE8fkAIvh5pa3GOnRRTXnTxGF2FnyECh8
+8t4BOmR2/IYgorivlRZjBUSofRLwZdAuY8fZS7r5ho17rEmNrUOztVPMXayWmPrX
++bvfiFdwBiTG5ykovg1rkZvopnHEBYM3ogE3pd7WQZZ6cuYORaJlKTI0U4EYaR6X
+9cE1LAgwUQbZuXjIq7hnETowOujx+Fu7S3pcxBDSY/nJHUysTThbpyBjfHM/LwV3
+aqHvuGlAli/0SugBdGOxy6NXS/68SYYdbvgAOq+CVYC4P7bqh7/JWSgyVvojoA/2
+Q/LvoOOSkoWgCP6XuN74W+0jN+7UUYpm0XbI+tt0p4JJ6QRWveVPZdQoQbleXnus
+1qoDH7d31iAArJWxfhU0HD/Y5HTFS2Lk8AFotsdsVXjTm45p/HLZpkucOGbOcv/N
+h1HyacCNizITcrsJatIP5gweKWIu/XvGl4/1A+uJoj/t/HIdoqxHxlr1DIx0ptro
+VNgNduqD4oJv2Ae4q+5guDQhK2EYX7iUyrrtNXCb7jn9nFk4YufWFcp+fqSTQguW
+8OV7wwPIgxbgZfND/0CicclkD1gfh3A62q/nyS48yvBU/M67YRR/GsAsBHPC/j2x
+hAPTlWmxuSLexPuLsJwGloH6NLG+qgEsagVhQYNKTQ2axceTwASIj4Arrxc8sNiZ
+92pPzy5D+b0O0b5fJbaSHnuKYyXglY6TiBYvqEemG23i00pem3zEqrcslgRHpLJv
+0kTndEduGPZMGpdRp+Ix1YmVEMz1dzU6YWl9jo2HCSEYIRdlglcM/EfekYkjIHZy
+t11vj5mTcOGcCDmoa38Ce8MPyUITBYKZAHXxxbS4G1b1Oiunf7d5SjBqMMHuDb4c
+uXuZ0SQwNNgQhItYYwXhrydAoKEzSDwjU8oejJFdqt8+H/tBWhFDX9w68nK9lpR7
+wRwAOQfwGipAuDGxfjKlwtvHWm9FI/rx2RubSEhIobyhF28k4w/l9EbjENGIuJyN
+jZ3lL/7KeC/t5iXULzgRewmxyji/icGrSf/zzaTw6oPbjO8WzqDRUHY5KgyKyOxh
+vsqdcW9K1QgAFqpUQ43x/9FcAuCozftrLhx4tkUBJabp0JB1YPELBVf2MU2YiAnS
+vjVOEWCO9erVWvXOEm3XGvGOo74slMuFkTFRkd/fwzCem91S9/Hsd7cxTzrAHRt1
+pmE6UL/qEhys32WzJ9eJKeJFnh5tMbyGToNTklULK+NBuQaWbiK076JAgolcBGq7
+BsGvG3GXxvDr2cwuPqtQoAYHiZP2bPQZd5QjUw/7OaGC/TxCUOc22A0Gr019AWCo
+Az+zLH3KtVnpzdL1+2wgkn1f4M2YwQoOhqL9diAMOi0gp5Avt8GRocxSC+boHjW8
+RWkc6ij/9QGEvlwpBJMmhrXpT7UB9GI8bAn5IGYKiRsdT+jFLBKzvYZtFxMGla7T
+sJticVXnyxAjkKbHrceyXhTBJ6LGwUyj+3fcbzsja3PYc3lDdlPQNgdqiLp+d1/q
+u/hWkRsMwHL+M/Jin0ydNf2LRjOO5/l5zlT/FHAVqAkn/IxZ4/oE4xJYjYT0IaGj
+UUfS9sMOdDs6b4uX8TQTaI8WjqDGy5iXqCjX/5qCoDqyh0VoqILTlqhZx5lbOBxT
+zPNCup7Es+yz8NCxaGFif/KsuzRkzOJmI7kCe4uCjykrSCgyAlrxoWf684BHYvd6
+4YyIEzcWE7cwnF0CZgWuHAxZeCfkX69ouBy4ZUpr+vPEJc/VJBLo55Nhl8pxvRXm
+DteMW3urPmFXF+DHjBEmDMea7UgIngt8ifz7ROG6dhh7XKSJlgX0VmCW1jpMR9Sm
+ldYGA03zb7V1R0oZa9Hf8Agt4Hu8YU/1fM0145NPZtvcgdnMlXXtFnaGgRckIAd4
+j1XJpV2asYSdlI3anXURNarX0IU7n6WpPIxiTpZn0ETbcgMUVjp59Ot04m7GCFh5
+baFSALayEQ4/4Nh6BlmX38hzReQfKKPNQeAL9VOI+u6JBsCoVSCfTHU4eacnKAQ9
+N8Xpk2IksZ3YNQmngTWU7Fh38ierhkZXfCjpwNuZIu7+FkBMgQUHpBvYWalvLkXC
+B/LgC1So97ZUrkN0EGLH35gj3FEnI9gJe+Vzdi37lUrhWOUs0XKn/6MTAdUeZy8f
+AQzN9rJOPQW85cKH2B9hG2XBz0u3DsQ3aF/mZ9Z4D7txpN9BfQFvMKxp5nKKcElw
+6eY5ofOSrpDgwASoi2dRXoGx+QQC80ge9LdaWY9VhqmBoNueiCTbGmWrfN9Fuj8q
+iRqvHOOLpnc/dpabsV53jDPS3Zg6vD6fWuwwjkbPWGaCvy8BsZxJMqbMePPH/YCe
+FWlDON+gLUzo/mtur/Ga1bQaaJHnXehIbs0/B52NOmtYl5rumj0GGCJGdagVXVA7
+jYEeO7+MsJe/3I2nVnX4/keuc463XVXT0jKkDzwHM6zcogcBe684+ZCgbn7JtzTW
+N6reJyYCxCzkzITx6gjZGIVRUVh+zZxFu/02loT8GG3gw5fwyMaB+jcDjKLnl+Cv
+XaNYNT/ZYGZhW1NW5MDRYh+1P5m6lTCjpdZMKu1qBSoMUeOh4DyBNNuwDc3Vx1dB
+/xE1tcpfuDqJUcpVxe3JhiD9fF3zXvNI08/ySQkhik8yBuNI/P6fwHaIKIpKylYV
+tIkJjP8kc+mLdjJAVMUdUChapM9XZb6RAeBujz3krRsGSjbxcJgMMlTk7LIYU9Xw
+fDgwZnO/INKHvsaNYsgRtNFBQ6yTZ6QnO5AD4Kgbo9Mmyqzu7mc0mPCxhzgs7ZHr
+jadYOHsyshtZW0qKF2SofQkK3r6HOlHp82tbYUwZxFQpErBxRknKShKhqu+xCbDV
+vs2UrdBNS4rnTebqV5xKp4lG0OAIG4WyZBRGa/u1DI8YKoI0DppHkfi5xS/F3ypt
+zNvVwat/TtZGTGd3UlDnjA6SJQN0xJkZ5lPJ31zOqAgZ6mfgLu8Wwaw9NMpeLylW
+b06gl+4G4VUEx6K8Rk4lB08uV+dWfR5mOVN3C9jxiz7j2gHVoJfDLjf7fKe0L++5
+8K2DenHZM/uwN03TkBdF4ohkZvYoCgLbVFc9TqC1WdtyMT/sRqN2mOXFG/hb87rZ
+ivPSml74CVrwZWWEbkpF47J2xk+wbbSXiI6nm202japk2KVp2OF5FRjb2pCjIzfc
+Gwt3QLUTGexjjFRS1MBkjZl5qeos78POXUrEpgrHt2aZBEkXq4Had8pNnljpFBK9
+AyPHHd/7kF9AJw9/9eY/ynJpH7aePM4RDGJLSZkeZWmYctbeSQ1o1+2Oopg5e09Z
+ZVR1G44Bn5EzAm0TN0EOvZajNFl+KOFDZNevkA9KLHuE0bsuVfuKbZFR/baGbL68
+wHSkYr5lixXAjF7NBT6rqDCZ0vdszb1wNHGlzkolo7SHUui/6v0cbt0f6wFgOdXZ
+KOu5FCm08sLrhc0h80T5+Swe485FGZYnglpHtSJuRkNW66Ni12O2vmrDjyowpWTM
+WA4N2zlT2fYH8fjKDqKUZFbCywNAouL8rdNg/Fa15k19YWPmY4MHrm9EdZFjy8hu
+UCRJFiRF8JyjPRyL/A+h9JfIlOscKiaLpeYMscIYy8mSpdwPQLzEHjX82q+8HENV
+mAAweF/YjKTvNOxvXpFqNQ1IZFuRtYol+FZzHFLMp9TCsrA35Atzo/Q/7NDDf/b9
+7CwJzLLgTpxSUCK1vuJHSQHeTbE5bSQ37Yfle5L4NSkU5PYph+mUW3DI8PVmf8Nu
+1n87ScaWREVCgjt5RooLCxNxOzL9N2bgrGLaVMDi/z0cULvP+c+lFsDtVSz4NC0r
+KDPGOoCCAoee4cEGYOeZzra0FFecuX/hfsd/FDdtiCj8UsqaFWrBkpO5xxMM1fbN
+4dsLP8er3V7VgofPviqxPHb6ZG3/cDVg6NmTJjWgRogKt7O0hXI0YDx2PEwNFnBJ
+UgeAcA+PirtFN7jSokTMR0l09j0MGBtqL1CMYlQkuxnUxnJoJpOegUfOdoCtaDL0
+vhxiJm8VyOkE2qhOjTjnVkSPg048wwA5AIKd2MQfaKjDaT5NmiGGg3/AtSDcjvt7
+7Y1xZlNPmL6DhD/X/pM+dKHTM5412PYXeAkpNA6F8tLbVazlsP0qe9AQfMJjLKtN
+xkYy/W2saAEbCoI+5ZP0UFVNrTDWKZJ7x852yNbN3v/3RGYX/NuXxJ0FVaS1C8dV
+6ezhSgEcwh6T140s6r+L7YIE+81u9xfJXz6HbigyX04p+ImiPCJ7V7n6N251H39V
+9OjHvuwM7Nk0iv6kyovnJk2ueUVbeduM/ZZSPJsWZCGmNKyzaf84u/aar0ykuOL5
+82zkeQpDdPt3uDJKCoCbUX/9GpI5CBhSETC02ECKusbnyoXbQzqiEh1VaKn2guVE
+crWvux+Z9SF5Pkvt69l5503JaJT6KcgmtWo8Ix0l/SF/riPq33wbfs52R9ZCA/4r
+Vb8aKTLD4rnBDJQ8pZC/f6Gh1b9kqFo88ft/9B7BOV7cM+ef1UKWfzq9toMQ1X2l
+wE2//P/xQuxJmrz739b6dLW/nHOWa67xnYBA5B9vwg4UfLdErMmVuVCBgOlJ1QsG
+F5K9UYIbQEnguxHw3YevAsBK7/OxaNYIqVYqPMTPf19xDhnKDeMyqbMuzWG3+94y
+JcyHdYD/AAiW4qmzJqFQwv60oUybiLRuSAAmQvhGPXD7uepnflsemhn4Oj81kYUD
+7FGYEb1riZTTrwoyxNmWpG9pi8zYDomh5gE02Y+9CIHjQptJOcUJioP5caE/OwKl
+xtXqsE6badr5wKiOODbmTFKsvUkVXIbm0DiPJireaKdSEVv+DO0muFWKUv5mVBrE
++z9jxLoGiP6mN/k3obMIuAu1um3Y//opGl41RLrHXv+doXErZ94MITZ9VgjI832a
+Vt0n9m1T9jvgI3rCwaFjDRZB3UOO0wXhQFfY1n8HvLDJG4XeyKPkjs+aDdoYJI+J
+bhESrQe+Y9bLKePNDCUpkAN8A5jz0/TLzwcBKHKh9dfjo+O3l6vHGTrvxN/7bj2v
+hvg5N+cFjdWccSmt2Ry/+5bRIkzDwKuaqgW02q8Ch4Quh8a8F0x3TQ7fntDPtEsd
+wg7+2kySu1Oz6lsTazaRs4AgRbFQinzvwTwev1tx5KXLJZlCQaGhJ6NaHdlj3DIA
+wcEYzt1ajj3aTIUqMD1+zsu7w2BPJLp8GuPAbzGE2+hGxLXzFb8Xwb+5axEP8b4M
+GH8AoT9zoyPS8zsDTKw8lASO2988gdO/9/rQ4JK4Wjt7R7QrePRYstTUzkgMqTos
+b+pIXbcCM9JQ0bbiUawg3mXF7MuB/emLKkW5i1acRzdzhfjNMAX1RRJO6M7yQmvS
+fyaQHQ4UKBpYg1haN0HAHwFNnR3sLpTtNpx68zP8qUJ3i3ao0hSoaImHudWvEnlO
+f5C78jBAyNNBF6Wn3qF09Xd22Z2Ttr4+WQbk7B4Sw59afM8wQ6xwXlIRZAWfuLah
+cYbVvQ8JPm/nUROAtjTxbD3cittSyLqz35HW/H5NEHyokQ70UQxTblpOjzYQg+CA
+iOifz+pZXOarIAjnCkEMDAfaamVZWaYd/u+VZSFv4EN26BeVIRGlBZb+qa4lSsm8
+os+zbCpQD02xmG8Xko2EYK7Ed/bvwnld4HVBAUdT+UBPB3ayEfOCXSk9I66a000j
+SsQXoDvB0mufydzgH3PBMKU9bcHwLBaBw6Z3432szV8YR2BxpVh5QjYYYbTYe9I9
+gxSrfQexfTci/Il9i0teVXwx6Jp4rfIT50HSERvKlHKlqhz1fF3CarYdSIU/tmIu
+mWJOfNPKxE3ZCG0kdMVi0ddUlVdUZrsb3l+l5fW50D3A39nH/C2zyiNbv7yetYO3
+bZfDG9o0lQl3qLeKyyJwD+wm4NXgl+HZpxHEl1tODNo+QxArtProjdBTnz4AuTHO
+wBFEzJwWwCC4bzqqOrZAprIxJY/dk+E5cmGW2nJMrkywqgg7i8QNPFBZteDuDVRW
+zEkYW5v+LLolvWTHq7ZMfo9goaLY2d9PQDBSSllq2EF0g3zCHCG3nxdqpcvnqxJy
+NXTgZC7hLv7iIkpOk3JRvFICIihIoQXizr8ZVfbNdbbtmt2DJ0D0WSZ1HwKxJ4s6
+LzGXL7xHpzAuGUPnxnJjHsE8A2VgCvPqr9fznnCGi4LWAAhK82PrXcolZ79eiiZM
+ULQTJwb+pEE+BPjgPYa7U6wTzcHnHXzZFZBUYyJYjnD9NHhpf/wAyG5IEcGLBm03
+kbA91S6L39SdMsxnOkEFWtEth72RamYtfiZxbjczwbNfZLtcVveJ6c3se67LRKWe
+sUb6QBXxIYPR9IHAhkTkNPzV5mn0gQnWMMEEWajGLOnwOxdrNBFpGNd5b2ub5RBX
+eVbu9KI6rBrZFZXUxOurlJztEOEKNvGCEWugZeKt+ruNmsNpoo49ESxCOYZfAagg
+2w3CrpJXsBb888X161zlcM6uFQz/jRMnM7z116bZ6rd0m3jfD+UMqyz2N3/OEHgm
+fwgitfHxnTCdQqbz04ooFaRVtDzPQK2eZuQ799tC4BqDxJIP4P7v47/c3hxFOS50
+57CB+THwHchs/5KGOYyVWqiMeJgOWlWcmm7znWQ3pjNVmzVK2hitrSweCQ6+hiVi
+fpZV00Z16QT5zKPTsfVRAPNXEBbebHO3Hz8D9EuLl/4NTYqP6pgHdS8/t5bnl8XC
+O6AOjQtHR90jCipE8jKElr5lvWfKUcs1Kvoq8Rh0jzU7c3emIpqXk/Cgh/jpK42S
+NlKNQdk4RYOLwU+dvwC7hoe4Csx3X41DWwAPEp0YCQDnps+Ji9IoIVSdW+39sLo0
++sEBvfIMw9eJUZGEZsiVpqEwN5W/ivXOaVVGaVE8Fow1bw+L0rBjWF+GI6lraVhG
+3Gi4OMXUr2qCQpux3/f5Q+8tiADIfpZh7YfBJdJ3Rzqdv/Oma/T5glGnqR7+FXyc
+SyXj7mndtBZU3Q7FivxqhOglZByjWueJ6wh+LLag1SEBwIdyiwAXBEKRZ5dJ1GQu
+rOV3iACf53jvFXqQJ7Tb+5Ow8AvH3XJb50aZu52iiYxE41B4IwVFTJOn7BrooSA5
+srYWJ+l4ShDZv6KYxMUCnI1oEomIbdIXOSunr+mitAYiaQ283ku3ln6Y9LON4psj
+Ef5q8C29Fiju3Wa5KwUDxndGAchMHB2s4SpgL/VmGVa1qYa93ALr2sVpkx2K59VC
+ZxiX/8SmoxJEi1w/rEpvBh7dh1kfCXGyY4qrsUBQpGCMKrsVxWLy4mbWH5kzESDZ
+ds3rzYXem0+ou5UAQ8xIqMR4Iz5HC3Ls5b0aNROVUbbkpDH0SbDtKsWtVDBTyf7h
+uWy9lnEdrFtXJAHHFJweUHuRo5EfQER1lujAQQ3lk1oEzQOsd+TYu21yiZKXxAtT
+e/T0BlNiY8VKIsGGRK175QXfxpq3/K2i6WyG/vmJHAoeEW+ujiTwDV6xN4I4nwdR
+tLXItcJEIBzsagzDEyh/FBEKs7x0fsWwOd2YHQlcsvWBJqF3zksIcXyzd8ZkmpqJ
+o+8YtfHRP3ZzENiCZcciZnNiDdot+UlEcIWMl333loPv/uXZCGnxp7XZfnu+S+By
+Qx5Pzi3kKHc7KVgLrs5IgzubZIKWx2pgQ0lXZtdC8+UHhAn7Kz86FJKoTLqnPf8F
+JoeE+LlVaYc+sjOKGfty18ZhJmhBU/KtT4le8E05tq1hT4CHwkYbamFO1rGqnoxP
+Om7LdcJS2rjZP/KwpDatMIjIUf2d3rRctolGlDSFPivnhwsAH2g+eE+kT1FGgGzj
+WiJAwb+A4Qxxdk/dM+XeI/RBiEWsSTX1zaxUaA2zOaVV450IiIMyJenxgz5pXcbk
+BPcVYQnSYDmpf6mQpPs0L4BBsS0BApkeRMmSlDHPgylOMDSaWklbC/eC+NwE/lMr
+9EPOs1AoQaQyXzwl7ou7Ap37F91lF6GQibI8O0SFInczLdOWfC6RNrHSdN5MjSxS
+VkZFOONlZbX35ufCR3n/GGd93okisRX6TLKwOaFvMYZHHhBCkjv/JJR5vl199Sy5
+r3X6d1bxlcPI9pl0KS/6UB1eo9VZ90+3orEuNgES8BpzdF8EOsmlvxWgfghgveNd
+gJpyxr0quviKfROWWGg/6xWjEgI4LG8Cul7Ae79EMojLLNfabcis2vrhlxXF7BTX
+nGy0xSe5sGl9btXIPAqcSx4P1Ezc8TxLFjK9hty44VZaGzapAqKKGjgCAgeNldAO
+0iZoDkYgQuyqJHkko3+7mT16Uc3ZHMoVNNERgClnmA+6Qd+KEISw0CdRZvFfFHp3
+l/5cZwAnVuMWIwH61yMoyVA86gmZMTcT3Y+7Jco+kUC7H5gyaqU3K3gz97zdZI5r
+K2hQan0E32xKLjtZPukTFHqQKM+rsrDDPM/qZHA1zCEkkDE6P5h+CSNMvFix7SDV
+WLdtqp0Drh+5MHnFnQSPTwOSLclcMd5MTAax2o4IpVJpC5BJxoVlM7gCCu4lRLUp
+AFER4WXrkjAxPPJUU49KPjZbj327Z1uq7I81rt0Mm2VK3z8nvy0LhfS204tdQ6hj
+vXe8DdHqUnXehpllMrbXXauWmqu7TdwQvOkzjZGcbYpwgN8z3jcpUiqIE4nYY1mO
+XhVFoFEPJ+v2hat76w0Jqv+E4AT16iWA4wOx0eOGNknBWPfylRrchil2DJ/js6z1
+QJIjjQk9yB6LlU8JAJd/fLsHfXqTVJN/C89c+RlY9hPWiwBm0xrbJPxbKyuCfnQQ
+hCeUeqwpIuEprCsoDh0U5htqTIDmGRIAdVQYMa0CiSeBII/dVfReVWqR0GvDuNBY
+G9NB6rfWwntfwtXlL6ucoBzyGYbo11JFX8V6yKE+RvLKl3OEsO424iGkFTZZgSg2
+jJj3nZ3+tzBn4m2rOv10Rp/3N7BxDNfvTTbdtRd1aWQwNPzUhkOK8xPu9izH879r
+kHM4ML2MhC3jE9r/Qk91q0EofM4mfiJNKEnllmcC2jRpNGJbuAPW8xrI8grrO+mz
+S5yACmOY28TlOAn9dtWDpPDnIEEoVkuH/jNi0hdtUjbBnchmROhG0fBJ7MM4rQKB
+D069Z+E59UvUahv35gYD52JtHUBgxdqAy2PPhMlE3pwdfkP5kELguOlGKoi6rM3v
+thIT+djPYLPj9D3pr1nxLObQyQck51i07czXN/6PnuPsUbbrKmLkuZsNfMFugFHR
+/xzaJUJpmYXmm0XQODsDc0fu/1JPsk2065TnYdHvf/+am1/7jkPGnFzMhgM4dB73
+u1kDvIN9/jSXdossuYe2Sw6m0WdGGddLccQ0FxfmO0IabMChWm4CWtsphhHIAUwe
+162RIJRL685fi5moe1d6iSGE2zn8g7vPxkZKOOgUsi7s2P3nKaXtTSHKhbICbpvj
+LlsfDlrT246NiWKVEM0/QNhwhnekZQnQXqpgPZOylHV6QKYiXBiJPlkUUVC4B41d
+9u9QP7cV+hCtV57Nb4/VlvALZe29IVCPYLE21Xn5V08BOK4XbwzEzrDA7osOCf8n
+Ha9qzeb7q1IRyMtlCuzvV3MwQKmWj7Lsw5wEHbT6+TP7Z6vUON3tYQfccXaXLloj
+oD6GQvnugIFitiglXSG+nsTXu+RIVFVrF1pJvarE6858vCDd7nNMrCKL+czVUaJm
++6Mb4GHnEWSMBMXk5D1NHyy7lfbKOSIkNgnP49vbuLTQgzfRYdrlMMEFvdetKCaL
+tCRdIupMwj6B6Vv6ghs4AeDJexT4hzIYwB9qwYPg0l7N8mCulwJNilEUTGzizS4U
+yzNzF58VVcB6HsdrBzezPadNDKyObWpiyLtpcjmhC1JSAQnIIqm0lfkwY3grktyX
+EMhFMG0KmFUOJ07JKg0vgMbQuCnxmb90U3AnkHx+5fUALlFefv+jatPyLtu0+zXL
+UgERoDDkwyjKsh+Qlrb5QCm0xPVeXnQCUQn5LzVS7MkwdoBUlp40UrrZtXHuQXel
+lgALtleE3x5LTvZm3CV1d3iR1qXCEadw5X9hZxL4o+fzdKE6XAo1KvLuSS7KSRO4
+btZVJ2aFPJ2eqKC3FAA0lZ8uuGIVLFRFug8Yz8xsF7AlNA//iu+xJUXDEReFknLD
+GT2vVUz6VfygIdRvWscciGnLWC8Q3UGmnJP6AYFk6uIl+FLOIvasZ2ZWgduagye9
+nrZ3gPfNIR0udScQDVKZohMmoLE2hZnHmiBmu6GPWmksuri2xIJ8WnPPG1mqwkOs
+hHoB6PmMwRriV+PwNYNI2uNRsieyd2hogHsC6XB8qZ4CHF7qnwzuev5y1G70j6ZW
+hsDKkKGykIJGNLwobuth4AjOk9HRnK1LNfWjArTlGQncEfRwLxkAHHq1HDjloNai
+vACmD0Bv/gEBaYoN48SjcPK9hAxerwWW/v7hBvrAViscnCuWCeVR/GLWc6Ul4YcU
+g6UkNZQAUgFzOdIVMWxeidQjraZsn+Xjch6upi397hkSpnvMsd//yDvi1xrvj3ge
+JDSG3dNiEoSD79fWunMJjAD+GaHasvcd9WUs7G1Ulbu60OhjZuUagbeNtNv397Ws
+NDQDkSyZobVJWThO1/btS2qZQLowV907pxI7j77Q4GiVPGCUjMEDsAHIwL8pqaUP
++JWR8MtUueRIutJqZbsm5NyZeXje0aOrn/raRB2cVu+do6mI4zH8eynL233fWFbc
+XMWIjlik6ogeyTZ250LB3p3LfWER1iXgzmzO5I+FI/egGcRJ58EZfatMR+0RjHdm
+MNiHdfZbQW54zdmi120OpzKvNbgrZiW3SKs1fqoLe2cFt5nrTr1NI6KGKCNV7n53
+u740jDccKW2ticqqTnW8jmm3ezVVASV8DCH5FdyzYbQ3sOHFG7teLgN3v8+OraQg
+qntbDZKzR0dJWpn5GaMTf02WHPe7pCviyj4KdYJIB6OdPomXwK54Ck9wfisng/Pt
++Bii4cgalX0lcpq7gINjtLwK1DurxEkVXByp5JBGOkJtoubwSaw1B329aw+MX7y/
+pqO0M3ypoV+2pxq701zOj3eAg9827qTiDU/d405yJwPVJwx2yN7LQHRKpbwa0ZTH
+aQMAkiCsvGl0Hy7QHxBoXD8JlAhX9c8kRCTeWu1zQWG2boBLSGa8zMgjJdLpiQ33
+vOckdbRz57uYdg+Ys16OlJGBYLltRqTUnLTGphPymiSIr+GOQCR2V95j9yNbtvKX
+PxHVKa9bIQvkPxnhjaBpsoDQSLNbAyYkZ+gP0I/HJuqSqYdyeSOzg6PwGQaapiUS
+stngv4iHAJfzLdyFpdUHZSszlve3V7ly2ljQB+ptYMO6E3PT+U1sknJwkExXRFBA
+PxC51RjOZb9kxC+I47T+i1iURW6QMV75scqDf4OdiC259etnRCB2Vp+afxC8yw/K
+XIRBR0VH7PPeceaT2a184YuFXmEbdzz36Mlx8l8Sy1He6SYsghp5GKKVQgcUQivf
+qpwydm978t94BSXkaB7R+UO1YZibtXCibWOEg8kKYDHomNWQzZwkEG+UNrsuE+HA
+12ofEPavRlo08xNzoIs3K6k1GV3h/4t+VGGOlYovywSPelEFWMfSUOAIct56rC6e
+UNLox6w20PIFhi9J3+PQVeXMgGojrbRwSUquOtjLoq67437HSQF++WRcBMIls+al
+lL10YISpYqZH94g/0IEz4GPHGU1i6jL2quGkjV6iuiXuF+yAiKAE++fUmzqnxVvV
+R8G1ztwin9f7d8GgsaeXrdhvhHlSRumJVpWy/MhEhxA2KgpQQv7HBfcUvS/AblH+
+PQ8RhvzZshD2BvMmVN5f9gRrobUxGSN84YVn/RNMpFaH+ThebToSMxqotNbT0yiu
+L/cjwO2hkfsmXsWBUszZrlbEDkjOUSzyA+x7IMkePcXgyNgvw8ydxD7CYv1lYoR5
+rb8aSlIRGoqu6+/xGF22Dna5QL4k6oI2aUx0burW4Y8O77C2WtFiZ94J/JPzOGAz
+QzFdEhVsdRhZkVwlie94o8R8P8n8oxIftqMNtbUn0jOLdVPwQKM2xCs+Clwi1PoF
+EUNJGsAkBmbuayaQ38QjoUfx06/OALGYgLFMQ/bCRvMwOPvwmnVV4YBY/ZRokqj0
+S8skkrCjnZ7dAd9FfIe1YwzqpsHeYabDHVaFQ8Y18ghU74Bw9hx/eiPCaxoKKCQh
+xiXoOo5T5ciBJOqfGDQUC3R4iMeWmnG6mtZJQz+Pva9w7FR/fhti/Nz7uzg7GrLv
+GbX4zw4h5/lhPsjVBgriBntQyFJrqiow2qRCARQyMXZB2H02kSfygd3KQyuNco3c
+CKvgiW2wZD6PCfchSRCVzW8VOyQ+fraNv37U3sqXGk/TCbxEdSOaNjIRhXurcgB2
+xJLGU8HHu8NEDG3jReTs5ttCeRBiomrptpBMn5A8quKYJjzwZOHj8CN3vQsj3JJJ
+BZZnnr36nVmIGsoVq/Tyf8oZ0zPRrYgeQ2K0QWTgnM+RmXcwrUG1ZVCQFA4GncdU
+HoItJib6L3A1la4HlbUwowrVSHa5QF6J0Q2MpHe72I2lwhWcoI1yN3k3j3GUk+/r
+oQlIF4nCghrFYXExUXXxJvg45kfJGhThUZG3nl5rGeurt/PVz2NG0GN/1Zf8YDVA
+71pUmSlNO+U6gxaXRNFgRrWilbOBCGRkOi9ZW+9/ucUQ/+2Zrr4+5E/UOtBk5Wr5
+JYbdvPEhN8zKxn8dByIOx39pXnYp4nr34cq+wP6KEB57YTlB4FRQYd4xjbE2VoF6
+NamT4LAtHn2HeLIXPWwsI7rOgWCKqh6KguUp5T+8LSVdab+7n6crFD62LpgqUJuL
+JoSqCa5A8I8xegEGZb2rUUxF1UGbIzmQrHzUS60fhnfDpE0MIR3IfUrj9USCoXcg
+q6klxXs5yXjJ7tUyI3k+HX1+xugeM7WluQuVZaXOt1X8DlqLTN/AQP5K4I57D+2k
+yhJ43MSXs+J8hhmRXIYyOWIX41+J4Bc3CvLWkSrZOzTshHJqHZOL+oDGVC8NlEl9
+3DeQrSTuom8XIALz5enm5kMqRjoSPhJGjcbfqlHA+3xSW7s4YZ/R9MQ6GdPni+Z1
+liv/SNPMqJ44RZ0gdsar0xgemrr1p2zwgUHaQ7n8VJomMXpOx1SFgbZ0IC/kotsq
+ss46aALTIr+9fP2QimLsPM1U+NpHXYeUGBEDfF0Pc9mt0WZpWDPhjfwPRry6ebEO
+OKKexOayS1H8IXnakVYjRJwy8haZR+cJvUeAh5YL7lLNrZE2dxVVfAAZiK5iSyGY
+jAr3MA5bgaXTC+0OxSCoxQ/Rh7MUr9CnVdU7e+y2QSCV2QmkLPORulfJmbfLeBNS
+LAfoEO9d/m1y6D0HLyd6664dlrek3PwzUipAAo5Ii2Ka1qNTcVKKpg9LR8DJs1oU
+zfNtq2EjupJuGFMDb/fNAGL3+5qf0HNC46TAN2fiGVMfJujFaGbqffk8Ewy8vXlf
+A4a4dbDGz2tL7CsDVammG5x25sxl6m17a19naE5UffFxAzFiGz6eMAYLz5Km1c3Z
+sKF7K2QjVFKKOS69aRyLdeteKmjUM88hmeN42vR/GIxDWCQ3RMBcthev3fvebBoR
+5gZMLfuFL8o1eLd/bPizNNdR7FxQdC6lx1syCsIJ+OncAe6tIF/JWhRxNi/2YgNM
+irZKzENnCzZfecsm1ecGtogeXbc2u6pM1I+/44dnXTUeiP+HBZvx6Vdc64RBBU/2
+eOqO319lYCcSD7gBOXVFNZ51XUJ4yp6/1O5ymuOxauKPokPe4RPKevr9hZzdKBxu
+cXEAqugqfs7jhmyc7welSRtQVqjmjFtEtQg9DzSmjM7+bv9kq1lM8v2kdDXCaLli
+pjWPFISZNZF5azYbUIfczHokNx/nzbOTKed/8bhGCn3i97nGcbMdjUyicZDsUaf1
+9PB4YZYCMeBsm5ukwwu6YNjBWFHkI4yqjR9vBwzqj4EfesVn/ffaIa1hwIQ/+P2p
+6yA+fhDS3lRxKRfZiLt9vhEpMtBMu+0ZdhE8Onyj1LePoMK8U60N4+03LL94PYPc
+OHRaefoq1ywaaiAj08kBGcPLIQ24ZXopxfQeT8a3fBgeOWUDumZyQ2OqPtGpZpgU
+DgHIEXRZyc+FLkt09UraVyRHUdZftJQ/rNrJBWRgej4oj8kNG2B8KDxPHNUz42Rz
+ovhE1H7bD2OWNI94yLXmpO7/Qzj04ltERBeMvZNxktJB2bEbIittMirsBddY/JDX
+exe6tECGGM2H437qYxQ7alLlGF37hKiPpM/uJEMbVO/+87EKZpSOaZNJFn+0Hzf2
+Fd6ixhajT/e4bDLXQRZFmXCf/av9Nq2JguiEFRbwxYRYAvYOPmdPaC/0I9JMqvha
+WrONBLUdUvFivD+cWIfeY6V0b21JWv0Zsmz3CerUkXLdrVY5Q2U1fxPydG7WLd96
+0sReEU2HnjSS/Nm/qgVdKndHsU5gm76GZ8QBQFKHV6WtEuXA8mngm0h9CLY3TJkl
+T8LAl19Sva+GgxbuaE0qw+HiE7TUddEVM3xNwJQV7fZGmMIOA3SblHZnD2ZKXyBt
+ZdRZmdCXVTdhabhbO1gdZaLx+dIUeocw543WfRyLhVQlfx9tW9wf51Lq0zuvY0xz
+1EEAnpRjYNKuaNghqPo7hOT6bPA8KVZy2lPYSl0ElBZ902HDRiO6D9C3R1dcb2Mz
+L9cmLkGne8rHDWXYEDD6fNYUJhJwXr7Q1rpwJb3KvzginV3+v3QkHJiVp81moM4b
+6Yi5to6zmWAzDynen71P4cafoZvmGcHq35aR9iNiQlVwuQj2/qjETBcbs7/KlR8X
+16pp/S5gMA8Vrz9II3MF6EbKAy5rAC+Dkme5hb4SpUmTKiGuNHmCpx+HBgLmqomu
+GyHrqjktrCWk60cCPiDWS2IhM1/JdxoRpUmD/iPJGgGsviVf16taM4MWNHGnkESW
+MgzOca2FlLLwcLS6mjQoZUkBVdrLhVYqO5englQgaBuxABgHUPjTAqOwdg3+qGvP
+kiVniR7cqMcRlk9O4LSkYci3xVerig52x/G443rEttBHYhCwTiMetfBwEfTZphS3
+HOtDwyzPyzMAxg5zOp6rjBDbRVfqhvVKsLmnQaSX0/cQldiJq3dywdewep/N9efk
+h6wI2nLGp/ehDvkRxctDgIV4JwdM9LOXP4rPI+yY5qB0DmtmX8WbmlBTCotZ1dY8
+QqfSRqoI930jRqam0bV7hUXSscQ2vPoBwi11GXtqCR8hWlcOQ9Bo/Qwk7cWXFcH+
+OI6DdRyKVmrZOfA/ptAg/OfGLe+/IdnK2xLO0movqnAlruBX8tRGvylUhyjmVPos
+3OiXPGzTGuDvaqdS7965tb4PPghXM/dJLZE7TVercgZ/WJxdKmiLnN1bORnDwerN
+wBfqXxDDxgsK470jHwQvfvrOFP37OECnXpCz8u0umIQp+wsySHXtvaj4GJaNv5Pj
+FpiTFHH2acV7UwQ9CdWbeVgQXPRpWo08QIFFlIsdh47FH01hJERtes2CzHlJNTHc
+AlmlR6ek5XISRNMks2YRFKsn4rcjKMK5Je2IO6cWfZy4tE9nhzL1ljBU/frik6jQ
+RfpbIglZB3Bmmj4g3ZOA97Vy1mNkRZ6CQuKpP4VeYE5sDaoapiGKgC2CEfgV5bj5
+VYzfZ1nZSrsmh0aK7F41/BzjxScIChVO+vtlgJfZcjl2j4Oesx2gNULF9KZDduuh
+GmSxrcLGIF+tb+F5MFclyEpTx0ovLh8nAykvVCHy035tGdHgi6dU1nW5xAN9YYjN
+rQIp7nbawa3lz8xeiba6p8dslCCA1hSMCpIGdrEa9bA5246dSzWSD6aGL5/43WTz
+pbcdjopfwmoNJ0q0Z9jO21rgJ6nHNGZTHrRYFjDQw3Txmu6MQHd6vJIk1LQ0MZUv
+lJTY4zyN+QHhQiEINxUI+Uk8ZqD7hz3UUy19sjPMH8h8VLZOGgsvsGy1PUHK3iTT
+kp49fv4AI7UijWjyLSds0bdOC80x88mCrUvGf1etVaIqzJFGwaUPn5hzaKATFSir
+vUTCMC0/DAoahBmb8M5jonrmpm43aqYPN7bb6oHP/ffTw8Ksk363adMx6uZ+uxE2
+HceU/DPXSIdtBvJaTGXEOoy0eVwWxqkqU4ny4nf+YNFGwPMN6zBrVtrpFjAxMert
+1TLwk4BEPIUm1h/T8EazsURNPkgQCbIDWs+27owlGkBW5DQ1OxjYOq3sLywR5CxH
+ANpcoD6F93+/WGs/TbJjfiUEsxLd7Z3GBeoYm0fyYJWUOuc+TMTkQychHSDjvSgH
+rt4JtuYST+LC9mO8DH0HboHwVJVxC/w9KqvPdpOfa3F/T4v7+8fz1FPjip5cE96O
+nbjGwlCHSAOlFWT+Y14eBiwwbUOYg0efHAsc4n6fOhgwBhzrXXnGqqU9wq5MkB/V
+7yzx41LV8Ju9zPF1QB1r8ymtB9bYnsJGRdW2Ix6LvTFqh4+EnYalHTtldW+wClXm
+NLausi+mpF36pwlVX9CbTejnay1mGiem66gOJ2VvEKEHtrB+sGEyySORM4BmjKYu
+/wfcW7Jx8HMwYljDJbl76jaKLIMU1zIYsTKWOBJhanrL7dJLs4iAtTc5MBkF8Xs/
+DTR2Ba14WOG/PwDuOi6JxKzMr2agD5yXnPClGXXCdGTWGr3OF/YsK++1DEJl8SBp
+51R0uYHlHpnRlm8sYEpS9k61MNShqCb1sjGXiYf9GXxoB5o2kXlq5zppfqNNjYdG
+JjO7ma9wZOZ+KngIWc4fArCfB1Gk8ZG4cFMO7RrCOa+L9TjRzkyh65d0BT3EaMbw
+dx9S+ilrFKCkluvwAc4xHjc5dJABNk9Tg1TWEHZgnI5kKN1zBrurILa9It2YodUx
+gIUdJqYC51L53S9G37Xssh2BRcm6HFINZNphRvKsuFUOvHD4E6AwDEEX3M/nR9ED
+rCXWLqgPz6TBG5wBShlRmzxZ0R2qc/TP8OhKFCE/MUqq6I8bQlz7So5WkEagm0Al
+tIXfFfWANmtkWfQILiAyGNE0A2J3SqERiMD7NJP+5vkEoo49nCQoyRzvhce6R5/C
+w+pbQBoui8G0U0qsvF6XL+w49Z1l+hc0DICnGBIWr0W31MpnVrMeiI0d6RulIh6n
+V9eEbj8hKCKdWFWV7oEct5CSbd6Dve3U4TMQxdxi5GgaA45L4U4sN1nIWx2xAUn4
+sou9k+F1KjLLQP705GOJ01Gcbcjf22QwLyc0hhG913NL9V6PFnypLdr+Jf1cMqUH
+raAcfrcg/Qg9Yp0Np9It6wKwwz8kYeiKD1ZCgCFFUh3ABeXPY75/UZhdUMQW9QfF
+5lfVHCSEOFgYZzWkId3aaXXylxhsKMM+NM8o8tiFyVcpB1vAF1gENP1nCEYRlxH7
+rjvo3UFh7mYqmwf77SHcVCaieN4POXp1rzo+tw7FszcpeubeJ/f/IQnmVWazmXRx
+Dh/rZyoS6GPEkwkAD8J5aBWUh/R/tVSP6XXmQyLRDZZxBhHxiyXTZhZdYkgMIQ4j
+S/S+FymTqRBrUlJlht565LF5eJMKxwUc49P2PU+DuK4ARmPZM4IRThaboeQb7tI3
+DLb6ilADFCWEfNMBwxsNvG7K0UgKU9jFA+/xSsa6vGww2HliGBzwD+wZZ97LXbEd
+AydUosQg1E96Q4aGbwtQed5TgnSnJ8Pu+A71SsdgGF01Z0FHZ6Fdr39nQFlyfhR3
+j189VmJLkRfCEumogViqwrqzDK3Ildtaqqrd2ySrWkPXa5qnwq8VAW0I3dv1pvCC
+ocxvCfRqFV1qJyGtJai21oRb3m76AC8Wu+o33CWuyS+72QNMIAmYZEMtdjI1DWe7
+GoWCMXNKz7Zly+SLFo+xOG6vaKYiwAnqI0559zTyURXtm2Ank2Ddzvpj1ZR77A/Y
+eyn/YA35uGcCk/d4e2YFDQctQw80kKOtlPXcTrGqZKPaNON3LttzEt6LX0Uz7IU7
+Pe0zJISaOC5yrzTzIJvLpE4HE3YhqEr8pCLKsqCTwi82ZTnHgxFclgx5ssX5+v16
+MixDtOrsOJwCl884C2xDBoui+mMOxHW0Kk2uKgBjgZojoMf/PjefCM8fxIpDuKX2
+d9zR7+rle5FSb+pbdX+LN0Qnv5VFzKVup5v11GGjFJX/yaI52U8WXo4EN9c84YYr
+XTV7p50K7sqer1iJ+RsA8ZXhBvQdZFGbjtXTJhZwsKGSsnzdhegdwduaOijypeA0
+t/kfDzhxyDu43NnqUUCFKz621/+hEmPqln+etHOWm74KA25Xjz/BJUJMnVUCDDwe
+0ChGCeH30zw0gYm+vE/1EHxWmdQYiE0D7ZvgJBrF9s8I4G3bMx6EboZEGx24e4y6
+WpM+vxWs6b5Wixh8XK7zTj5x+Aft4VfBn2xuRzAq0bfMQDtApRJcJV7VxsR6ijtX
+wqdU318WsA/kBIzzAbPMtw9dOqtQYRRXRsPluxvDjrKspeTWlgBrsz2kFg50L05c
+inKcHPf5S0rWwMXeXPnDFMtTXPxixtTiydBSrITZbaEqwYPOopSQbJQM8kBHkvGA
+JWESZC8EOMRNNRny4MqJLZH+cUDbpCp4uYIpKqEn6jGLSiws3K660Bx6IeaJXHPM
+0utnP28vuze8ZcSauQrzJoTdDGXdS1cbEmutG8Vp610VuIE2PhTWqnXxcKcx8UsK
+VKmexyUWT0kQb6eHgZuqRPA/3Qe8mDpeDKETDui0yf9cAU+ATduVWOnSswbS5tr2
+UbokUcytqlwf8a9MzHOIMsWJs1fHz8Rvsexm5G7XtGtTCU48wuf7j0LE2d4S7thw
+KekykevhMRMcLj+OAliWazxIcKPsJLxEzWPvK4akzo4tUV4TQwOEHZUELuLL4t6E
+dP5KR/u5dk3CYhcoHU3dPmHxhO3+BI7AGloZyJe8tOgt4+n1fWYCMwXdk+QHejZ4
+8zNi++IHlGyJsJRNdC+nBeGnAWNiqBvIt6ZXQEJdUkM7ckJ+qEGaS1o6Eskmk2Jn
+x0Bc5+6YU3N10ZX+i99K09yytNsioekS8+L4XFVGiMP1dYQRy94sO7GxwNMqg/74
+BuJ3AM4EwrpTxq+cP3XNmrfB+zxZBXO6FZZqyRV7nbDbxudfsdJuGPd0S4qMPFyU
+VHjI+/mvV0pG/mCP0LJDxXh1B6Uo3uAnv8sLF4qQ9QLYXWCmHjfaHk08/eMU/jE4
+FleA+QEON0PYFXb8Zc8EYADptXREKwZp7cwPYFC6BZUtL3IzSZOYVoV6d39cKWVk
++yy63mGw1aO1D5Lz8hzLk2xlHxqCZCimIoJeoLSXzBUYsQMLZib1eGGCrRPlQFe/
+SHD5kyosD9WBGr6QBT+g2+AGx2OgMRMRnP1PT2d2nlSre5vnflxPk6ARjVO39EC0
+6tAtClf0GJmFffrLxnjX1GSgMjfqnrfjUzVK7LU7mKriApv20e2yFkPV79tsR9nr
+9LCx94vM7GU+dn1OAC9uy+4vbr4sS35uMF1h7ffiy16CiVE/FsUxVWFGUtS7BKDf
+HTD1oCZ8sAi58ND20siNP1MBY8GQuqONa5t7NbPn6sj2CHregSs3PBHo6eIJVNj4
+vOkkXTKw5a3EmKiQmplVJd/n/RZ99wF2MAxPee5FLpWroP3eCjzsLycnUwbv4JCa
+jRoTWRevfbNO0xqOHVVQc7iYm4TQfN9NxdVU3SnMha+uHlxKbrUHU0ehkv31JiKg
+6SYRy0XsP+pUVvaw7vV8+of5fysDUb6UQsRTKanXuSgc3Th6UK9nRsqaOY8P1rep
+tXqsWvHntzZEVr9IIX7pDStYbJqZfnaYXg0JTgtlqToh7Q75Erp0IQda88T/BdoE
+oJun40VR8LUx0O90aSMzZiPWnrUHYA7TcKsAZ5KMODOZTN2rnKs3Ng7eZ+lNt3K6
++2VrvvJPBQxDgI8ctFp/eqcppihNTHhPLcO9gjpD1oKdR8SLdk1WLM7ZioKUAhpl
++nXUJlPSwcSJQhvlvugnW4OEy2YaHRyag0Dl4p+V65zpZObLyh79PPn4G3m0Ad2l
+LPiuHuLoWwG1sFnrLtVL8wjc9dz1aqL3uiINloN01J5Mu8laDQ0MPBEe4ttQDRAb
+ww0G5LISHoYN57pkRaHLGe7nd/Cwvyvf5FFNE4hq++5nvIf1mej9cfeCY06prCUK
+J1G/gLd6amPFl21DoX4PCRmhS59QuTLcd9bV1Zj3JA4txGN3GxgyaijsUC75aGcD
+TNg+yKyBNEQ5ltBZWPKuUTxsoac2Jwy8z/2vGBk3KMYcPl/OjSnbAZ5Vasj2lGEx
+Wg7GiwCkt8kjjVL1QBzDkwAuzBpW5qviNe6aaoW1ta83ShQ+3BnQhn8+czyKQH1w
+atE34OKK0fblKrolz0QV6NTcwOjMXIz+rrlLPwYadF5WHG+5r8VxonCLxfDwykK5
+v9MYjx3dAIxgp99FxlYm8l+OuOSSzggFPX3PTpvzURf/LJo4U5/ppFSA0TQ8i33G
+IiBA3L5t+PuNY5XFvyll4kNH8jPXhY9gbWctFZV6EbHLCTN6EuArsUV1p8xSMoGv
+wF9QB0riwR0FIP1++rFKOwP2ge3QKYxVnZJ4T9zfUEyHqxfIwthbWLOazzMSmDJ1
+yCu6OPR9T0/t6iekO8iYMyixwh0cNmDUTDr1n8arD/hdv09siqLT18N2MDgyKNrx
+EaNE3R4b+DM52jAf0urLlCJJyoVfzdnC26iIBdWSXcwIClrAGciM7buXj1ZuGTsk
+XZMcKSovHDByFF8BBnhOUlj9CD1/l0eZTA/+XufN2565ytp5SuOoHRaRU6rQd0Qp
+JZDvS29sqYbHUl+lcSmVlFVLJ+9vPa9uiCWiW/Povro3JxP1qnEt80FT2ky/0lYB
+OCu3qgVoLY9BnBV1IRxJEwFMyzNiSMa+Y1ZLFDc1TIfDmKU8tMGJVca5kFR8XkuP
+lgMy43Jfa1HK30BANVxOcpRLrOqyN7aPOSw3qocjTH9HEtXdH2Yu9Bk1Y7RjJVzy
+JL06q+zrgdzRcr4pGmYiuDG3pfmtOeaKJxHXNVX84GSqBSVIWbxD7DUkqwKkFAmN
+o7HzQQq6xK2Edf0d8CMPd0bbpSA9Sts0ZUqSHj+Wi1BxjN+j0+udtNbbHdSLZiO9
+7gsSemCM/wIidH9DpCE1FVJ/kq/b90MgA0SElGyW8Oh8uiCWLoql7++0khrnGEQl
+CVkry5nwO1yDARhtMBUwG6lCwdxV3/0rtJeY6klmGtT2F5thVgDrb3DXlJBYHZBZ
+0q3lneHB2WsF8ypvD+Rmi6QrEkLcCqMiMCGL2Su0zNiFRxQzb4lBEME8LFPlJ4io
+vO/iECNFYHkMq+dcxll0D1IgHR8B0bt25JGCVW7qINjPWiU7D6JFWQTD0upTZGe7
+sD/gq3d6kRENLRSVpQkG1k7ACyM/YRZM3bM6gxeO7PVQpG8pjnqJ9ojSZmJwaVMV
+RcFTrdZXt8JdqFrdMiaqV2MShSXLtizekpUMcv6HE8s+9TnZkw9ipeHQ8H8Mp0tS
+2xIg2Km6465Vygwaej+m6deEWOIf3Ork6dsgZweAMqkF7BewQ0aU+cal5L5Xrw+y
+lMiVvenE2bFmAn4A7ulw7K2bPGmPEFyFkx53kv1secrsHVrHjqu/yixy0RDKgk3I
+PFDRJ4XhYCP+gGjIUaHiwWpVjGTBVMfdgCu4kGIaDxMhX5RzVXAFMs/8HfZnxUms
+1PtD57258u9H6UH++Zk+s1VOkcspwsPnvSnV8yh0V2xYMn4r+sqbIDGj79NYBDuu
+n0zX7fUJ+Atf/oY5NVSArXudzdioBi5hr6mdKSU1mdLV6qu7K7uy+cNfO7bzD9Jn
+3BC2MuJ9pfI+Np9ygcE1X7oD7hJrHsJd0kwR9UYUinxSiYkp80zb6CJKWYyVWGqK
+7aj1lo/poVGTD1D5ovGQhJZass0OyHUMHXuBoFVnVcDiIDDl1GjAPVAuqIBO4NIV
+X92QM56NwdjPXObmLPknBdyFV7RjG8jFHP6LDk+godLyYMquYAzYCFnuVQrWHwF6
+LB8SFqw409f7i8REv6eRqwEjZ11syw+vooaqgVDdANZpxGRSLo8HDbfuPK4HZXIu
+LrQIkhMtV3LSy+mHAxABgKKCLEfNJ0lMeiplaJY72W3gTNSXjlQwVuzrwclWOvCn
+MBM8hZ2t6GOGFEbQ7glskix3O5rQpMmMbjPZ3R8WsxFfi4l9WULibB+WNrYX13ze
+F2RrM96/CJydHOJy0+eWLJFVhjhVdEa+AH3+hMDPNR6rsR00UXCvXNVRD5k3/0UQ
+FO0CPpauKVp9eZDAOsR7vM50tM56fCx+Y17IwoS5W1MgYSrMkMWHwylismqXmf4+
+fNqu5T2Hl7eM38cmpx+BriTknCv8+6wKf1DDjXhFRxPm1mCp5ToeY8FJnpw40kaB
+tEJE4AzYg6n5PyUZYbqJefo/uWzZxVrsIOIgMIQ1JeyHMzeQ86ZLUFnMGAF37vHA
+NLG7l2Y0BWdBSXLGiStD3s9teejP2MT+UKsYZAXMHtBbOnpHTkVQ1zLuZkBsRgga
+aA5PdpYz2j8L0teNyElGOl4Bq11G9g9HiF6CAQdcjeMG2p+PNoNTXE00PxT6W9/+
+fwNZ/cTI9T2mmqzZD3rcpNCaziWt8flZjqzNU4C0QKoH7I89xMaD2jvHez2++XtD
+1DUJWmo2P7L4qE9hasWxxMzkkM18ED70ISQEYZTciOsAXjYYKwC2SmeLA3NH0wNE
+RGBT7X885RM2YwgKEBoByCN+Wdzl5EdgXUdzqe+lbny6DRnktwsUozpktRpEQGVX
+RfEX6rzEN+qNAcenF4atIBk+gW7caC3B3F7EaRziqzWJ7NYSX7qB0AyxfE38LDBi
+Rbm0MetfJYTbVygLPV6avXSYNhUCirWVbZOp+PadNrdaaVRLtEyoM8PstDRy3Hpw
+dW5Or0irZ3N5zcCuLIleq/0QE6s8PJX/dZp9hOuKTjGrnmKVu64ZZZfKDE8HuTvl
+HDjRxeoel5POWiP4T7DMvBzpahAgHWF1/lXB4Tx2btcGx5xdQGCBYysxyTwQTDdJ
+SxQs8rt5SuQ2raOdhMpCQbLv4jxYsOZNMm9HHrXj025gZtoFvQuM4F8jf8SOt7W4
+6GwF/y4PSVZ6PdaWmg1qjEZTJRu1dYMPQ7mnVGon4Ap7h9eYnlYixJrZcxMaQxXy
+lJXk1fbsfe4mAHDkjXHGTkW9PhbkV5d6lv9pn80OuoonSbLmQFQbJEyKvs5fejAy
+elmPux2zKpNcWGO1TDc26eFKQd0jwsgp+Nd1/qHAHbqnt1dBlGz1VRU6WK0LfQf2
+In7PERg/Epnid+ZKWWVrt4VaXds/GqV6STsQkyu6R9gMNh3GqyXa9Hvj5SfbQhWq
+dW2u9UIn5dttZMs1HK6QB1pg4v6pV7tkPs5590elhu6U1vXAkkFRwMQdhk4oh748
+ZJ54gnzemIagSYwYMIksamRFFS8iTyquwW8ABj3TWd5VqSwNqSDR6mlYwCjXmKoW
+RZn39fhBQ0FrN4dL5qOunpU345dJC8W2NFVXMIfABRXM2y2OyJ67Xh40//3v8fWk
+T29QE/N3hflaGbN8yCo9MBVqeh+LCjtZ9v5U+u5+TyYXnAtb+acd6ewZGenTxQhR
+bey9IuBO8VoRmTDHv0gAT6nGQYmRa5Xsp8zXB9IKhkHDVcDhvfRf35i3N/s0k0ZV
+m0bLflYihqi0CmOML6eZioGBvdQSbgq/Y29pahzE/UW57ZAaLFu12vzQcFHeOzZo
+c16r0duS2+noolbl1i98N6tK8WTdTu6IHu4HOtgthXJZdT4lt1EgTNn6l9JnimbY
+Sd4IkRworSWQEqta2B1Ejj33o0O61C/3haTo/wwf761xByXAZwncft/pVVFzNj6b
+w6bmJ0U7cLi5MRL4+I3czwo3PYt/YsByt4Jp/goXqbe6FouVODmquOHyEhS12b9a
+LJqvEy3d31wEC0DfCkAU1SzNvCPN9pjM63f/C+fGSu0dgNqyrtBp0gaPrmPx9RBS
+62GHGDlyrE9KojxxUH7H+stUYrg51Jfy393EwzvC7c45cMmFzZ9zYWb1qw7ZvdVw
+2lZVEeYVuIG89siAZnxjIKQGqdMNET6HfOPDAB++yyiJYRNwiYM2ighIQKoqKtKr
+T4EB9g60Idjeh23Haq8JsJfjXasIVTtrs7LkBq8icuGW9V3g0eD94UnP8jyihGbw
+3zFunbjAoo2jLXLFb5Cj7NYBQ02bTx8cGP8kvMHlzJbfdqiSle9K7dsBYt0W9Vyd
+5XApZeHWc+SNUX3Aqpyhi9iwUoHIrg3cRJk+os3IUl5jv18jY08nbuGjzitqYi0j
+Dw0yW9wGCeXxogyR2Fo1/O39vqG0VNfCuFKtV8IBu9xyxci/HlO9O6EoSmX2ej5q
+cVdCO05D8n3pSiIc5RLaF1TQE7PRlerueI0GnUEQPEX/TGtoZ6Vo10b57FDlxPsb
+YhRszN6QOSIdZrh+/aUbsZKrJ6eXm3d7JkrMpomEyB62lbVmPyqYCm1ODcqYdZkz
+QqLBGtSFF4bXToFBMp83oW5GJ7si8HdsUJGn/BkjGHKzsAAhPe768o0FUnRwJbct
+3Ai5SJey/nfxnUIgJX6bFWdcdZ2+h/+bMNjhgcc9TtNTNQ6TPOFDVrXiLXLv0WGf
+LyCNcpDbGyZa/+T3LYiHdNVtrEqyHCWun4V/dZOEGTzr9pgVUrzZrBnQV+j/62rp
+g08hQB/poBDZ6LfjcP4OGmQiBQfVCiUd/PzLlnWVbQB92lXIMKD/AP3gM+7xCiCH
+Qh38ZDKPrMKE8PAGf98RFFpnXUH+2ixEKrFdZXe+DS+bdy9VIGGnPTCccoNfoIEI
+NTCw5sGSnBY7iLK5GKKh9gHKYYwOj3lNpTA8EffQrYlxsQVIncin8HYx6s4qDWVW
+qLC3wV/5V/6HZn1sBJtYRT7rwnU3qV28NybpIX6pBxb1dtXu5GzbywUEFPG3dHX1
+oscSyw96qqgm5HKlL6PMk2xhgqfLryum2ALX0RQypyRusF/x6D/7xr6DPs75hmBW
+PHbZ2a0E26d6nsYh3TOwgqxNu8nO35r42y2ICOnsNGRFGKxIn2zBJ2Q2DMLgU2fM
+eThNN6zFVjX71mRnZE5rosqE5NdQBd4EOharYyx2FwOTxfScBU4F7Dcah01FBaog
+rI0FwMydT4qYsagqI0V25jpYj6XINrVJyWJ+7KVL269yhYPHirxAtqIGQxnd4nWe
+2XMajoBtY0eVvZ4bkhfXT+jAzBSUsONO/N05LiF2ziNnqGQJDMKBSXxl1sBF6azl
+4jenOPopx7I7co1PXUCRUBaFhqjTDbM3LZOFi0c5YF4G7bgpyBfNEtisw2jk5wB8
+tkxRxH88S53QHkWvH0iSIWt51dul+eyrJM8pp43aQ1f4Zn1gGe2rbO6vvJIhRQ+p
+Qy8mkRoDpoVzH/fNv21ghRa9aXdZAPUxrIDAS3HbGWrJTjyH/Yy7xuA4W4RSO7Pz
+I6w1OyG3W8L+SqgEbcDraor6f256kVsDRpQPr1BuuHOWN/CqiOKtNM0OIQR+saqh
+GvUFCD96yYK3tIyEjkWbMKv8wbfrq7JIGx4egKs0qBnyry6O9m61S/YfioTSAmie
+FfQDFrkyRIPAqKWA9Zcg2Cgie34Fmy78/ETOYTHyymKLppWpBqoKiBKIC+0ISV8L
+v+WRqSIIqFetYCimsmOGB2aNSapTaf3G4B//jrd8H4VgC9kVqSrGQzfPeg/1+OWs
+OSyP10SGkaEcLR7jTqQyE6jMldzF8/3GQF573gOKdsFJG9jzMvTa/D2MI+O8JvHD
+xyQmVCwxpk7qltec5wNXl4EM3YoHn7kpci8IoV1UZTkgjzXzt/4xF7HaAel1lNbQ
+o3O1xvNOYsoPC42P2QfR1clI71M+wmSaWWGhm956U6maKyIqQK0WI5MMIv69WbLI
+KqIv4ep8GvqhP5eODZ7BybfykwafyaYgJrlxexvlhAJEVN5ZFJG348Z8uhELyyZ2
+N+XGDN1hF3VLturm91SHEV1Dk8dx73KP3HX2MlVrlqbvEmxHmVDgVyLrjm/r+S7h
+Nm83YLUvq3RIOH5Xq2LTO1q39TkxP955HJyCLy21FTU0YIexnfA4uqUAN3VW2QGI
+nWTU5liU6OFqL3U7oC3oGmJumFPoHoXOiHm9BGtMcLXWbrE1gBOH7tjHWRok+fh5
+VB9rhd/JLusklza5Bs23dUtIGJ5rTKYy4hB2Z1grJTSHDFwhPQMMayIuPHPC2oex
+AkZxR6D0Tl2lMZ2KKvZIR8H7dVvDYDiLM+ZG2avh8Sk0GnQcX4nFQfrfMBbL8yg7
+x1rVwvGgIyUlu23sbySA9ICfZ9Tqid08pgtVoKfdsynVD9cUEMsSDcYvUq/LglaX
+NyvnTGhwP20FHZb3JmfXzkgdb42LaQx43G1IoAyli8WndgbVV9Eyo9bVH6Y9Ozav
+UQ6GKZdv94OyfO2ZIF1yAq0Rcmzm4FT/b4+o5VV3rXaMcvDqj/PFTuMgS2Fb4z67
+GA4pr9eWXoLZsWkiloKbFG9O2d/PdjBIfpthuaCD6Rsu3VMSMf1g/47ZWJYGf8+a
+nuXN77LQRmpLl0Z2YtJO9gfhYUEhY6qKniNQLmmC5H4dh/umg1Ny+H7zrxuuStIp
+FFQQM8YGLpVGtlHQdhMDgH5pHatIhIiHt3+OvWqKvQV8eOHfwix7vIbVt7Vmu94O
+QCYu8AqY53hH3zAvWD/l1ZzVLFdeAE06ql1VcvAuIINEQEyny3JH4CwzVya/Z6ik
+ZC6gMoM6sO32joluGd28ceZTaB6FGGATb4jd77bRlB/++uefYACxNUChmEgLxF7i
+Ruuk65Q9gBVg9GahHOnRGcMTYT1CfwkHHnoyOZ6SK17SKUO5RhFq7TjOWm2VpyQU
+I6Yn4KtB5+5GeT5hpV4xYnhb76XXcYOiQwBppyHIjCKwNPE6lxIDHk/Pz7Ndmbqs
+O19hvZRymCT/w2N8Up59PAFhPYd25TWRTIm3nsDHiSYAKc+NHBtW95PJ2G6qhIDe
+yhU9+BLogKn8CK39nJvNGMj8atwjYY938SrfS3htaDrCzCcBC3JiMC7UZOpjYOHq
+1VD1ngBDtXBKDPDq+KnfE5UJKHDVC6grG8CbWiboglW8Pxrn5Ij5dDwDqPK05J7c
+Io2aBmBUBLT/UdA/sSYIeHhLfhnMkqKoAmBn2g8duXG8Qc4hKya4VYQxIppmrxsP
+z0eoGC4LSSXlm4ihMcVhvNQfNJqV76vNnTxXpnFuseRwCezRH7wZeVim03CYe/4n
+gjaR5QNIw0OhyZkQ2fsQe8WATAhI6AMz3RrGL+KTdWTQptjQpUzhIjKDrOFD+yJM
+q8eg/gmJByH+Vaw0/UiwPWpjdo4PPrUhiUA/14fJ7DqmH9MC3giBjgjZ35kR+HgQ
+lhg2B44NluvN9LXaAog/DCOkraXM/c9UKz7ENAlrm4Dfwd0sJlBo+Uq6UMC5V8BJ
+w1rgoGRi0WQc/reM99X7Z4PsQlsw9SUFGW/0ucnaMaQAEzk+SjjKCa+CQYlOhr7f
++WMTsLQJd0Y4KKlPNLvNAbydX0g8dFOq6ljLwoWaNwvcyCBBasng/0HosCvrHnc2
+ZPtsHWE9UjTggAvTGNNZY9YGBxGKHXbRvNDbpWqPdAaN0gHTROLPAIM5CYEe1Glu
+Y51zTeLlx4jhAsVIy95zGJO78EGtuV0HOqlL/pp4zm2m95dXv9UpbPsQY7MlnquX
+NnxiyfuUxsg72KFKM5Xl3havoPyjJqQfNO9+rV9x1uYu6bM/UfWbd7/Y/dz4wYwO
+kK1Os2yXIEarNOHQ4HbbkJFhyvSRuXcG7y72iC4FqqExTfailoSCY0tcIfbQaQbV
+TNuNZbQsp4b4lHXKRI/5hwl0n8Id4VxfItSCbJhmJfqI24i7fl3W2RtSt6OfdBQw
+dfXsgwpFtrhFbZujEOBSvH5GD7k5cmbX96eZIncDancRw7r6rdNgWZtTiJOqoS77
+Qh0yY9YBeifrp2usSejed2Ra2GAiTp2WRSmaSgJO9TsoIs5mm0518nzku3Z5TJU+
+rZ7erw3OSBtdlyhzjDlvYUBVsqVPzEEvpAr0bIO+yHO6KEv07LUjAk8bXaRkOELb
+AxLiZLdHNt45/hPq2NVG5DsEHUinYItJsEaWmKzb8tMgC5tepA+zKSIwbwhiQ2ky
+19DMrm2GzuxYXvudHsA97t54GyYSut16yIPoOxT9E58yDmYnYPIR/vEeNcdSVNyd
+z5MqaiAOKiA2rZLm6MgVq88zBaALie54CBJj791PoW3eaRhYmT6TfTtOpUQeUoFM
+dmc7vP4mmerGesbzyFPNg/Hh/+3IsUgw54XOZe6CiRTuMpVctoVg5vCEDD1P4qHB
+2ddu4ERFCBsC8ffNwjjvyUCXPc+fJ1FaQtW6cqm+8cH/AEBQLuZnK57Te1fkSNOw
+0h4SykfwqKVH/mzPJiCsDmB5FvhvlaCvOES7N70zVhbEn7/i5FfhpM5X6cZoroMg
+zW89WU4luJJjJASqbfF1iVALOuLwMYvotWSvQQQZ/58Y1c5d4m43VP5Gc/2Q3S+U
+cGLVIwWw58SCGzq/PMSYFLMN6io1Ww1yipRer19v9lpsKKZLjJ1xsPdqYVNyUT2Y
+7WI+eShNR5p5TwAMXTmmCTkIMPJ1uGMxY7emd9Zl3dOXDlijCTFhmzyRCvsmzfFG
+B/uuzdr/+6Fil+m/eumE44X8O/kltipPd4IdicftWtcaer1hOlIwMTda9OWdyvSi
+5RGEDG/w5zkificLfywaqR1yfVxD+x/uNQE/5QHXqorDwyHAhIN97QGr0E3b+rCG
+g7Cr6jkuELgNTLJCEYto1T0enNu1M6GGfndGNUOh0Kc/YKygdHRORZJ97zC47pp3
+oBS/CgGHB+aboMrcti9JcA7zytLCkHoo78rwEQxFdx9dGa7z9pv64CJSLOpNT4++
+eDRnoBf7AXYR11EbLFID34V7dvCQJgZTkYRsKJqrPBLoLL/OoOrzPQT7lOcgZZaK
+dsILcYyx7db5UKfx6bFhXiHN9gM9OqdMIyuJs2ceQoGSIissWrkT9kEi3gf/Y6kd
+NbODWXOgzbBH0AJF3RwmD6gUpJx2jqyR3u4JNhtVxxdYQUPQ0QQuIJVAaikOxcH5
+ElxtUf/q3nFnxZmpAqnZ5v0WceCb4gwI8c+/y8dOfdmRwKJwSCrJsrX1nRbh8aMl
+fNWameNuVAtAynMKX1BMzTbJvrrAU+FM7w6/VHHJrgVJd7QiO8nEOgD0CYout514
+nrXNY6lBWeopI8f0+VqbQJZraxHunH15JJfdXh543JNo7+/o7m9c+mE0wg2P/Xcn
+VheF2BB3RH1mnt7HsYFJY019pFeKCxsqeJiJtLJ6Zya5jqO1pF+YGFeN1K+cwT4M
+dyo4K4SbTWvr5KbDYI2t19OhvpevE07SUjQw4i67qhliu0Kvh46s/B/Ne3QGFvST
+x5r2HN1Qrce2qNnwqgRKhKjPgMJ1v6YT+lgtq0ivZRFLe/e0bA8y52Q88ns3B4yB
+hoFYEo+zTYDzFJ1MCHA3BMIUOILBIXSRJL3oaw89JcZaupw9uAOVzIiH6dnelcJX
+YB6if1zRwVLHsKD6t1QzFtCq65bkcxbwSrAhmF5S0FjqAGe2wYVGetdi62HYD9cR
+ioXyjKJq9+lJEKlRITLNqMDQcrBT5HDUtegYhydXq5H/xGGN/eDNdAI60DSuUpMx
+Kf/jgV5aZAbcHRQ2Lc9aZfJQYNBfn4YKvqvYlHLkKB7iCw7xRcMsVa0k+4zMnWp+
++vVyXw+BkRbz+o/KJK4C2oAd7vJEtCLea+PexKnZXxuHV1a5TbioTo/qgOoAAoKN
+rZ3fwdc+5eWcrkht7MzD+xCdrjLu/mBZf1M1i5O/doa0j1x+ZWpZbY8OjAjfHvod
+6PDItDULhuMAWCrjMZ7uAAevtZoMUizjXA0uzQpJqCuuPNLPzXfo72ETcuxsDHix
+t1VZh5EUaAPLAVKpmwOLc0+zuHynaCbd/p6CF8xvvbJ5JZCoFVU1t97xBMsSH6Ki
+2S6OqmlubL3ckjWt/t32m4VskSECIniBCHggrDTd4ppY3JDP3llGYGIgHjyZyG33
+moJLad8qpDaMT0FTrxI1c75cZ2rze0+wlnS8FldmqCNOX2xudLVkGzZGayEPgQxI
+CIuGT/2HR9aH/lmaCfQAyy/LWiMChAilhSCtn6zvCom9L8u/0YAUYQiTm3YQg91e
+3WQTK33ATZSTziJ4tgt5BUrt/9GBGrkYx+EzjwnouddvDdvpRpO2P27HOdRwPtTg
+0iazFcD9U41EYq6RI5r5Gwg//m/r1jmRIS6fjuIwhtm2zbKMQdy6YTVk9w58VwZZ
+WEeqLAdc+p5fvl4BVxf35TxG24T2u2iPBvYdbei5VAPeELcf3gvDg9CB18+E2uVD
+aOALLkP68JGyR71Z3aam8xRM+ph33I4ws2FkW1L9tWRieSDaR++7LtxKy55ROvzn
++KfDvPLmlyZM3X/27Uprq6NuAUjwJtbnoGetc+YQKXYTC1rDMO7bEPyMjkyq3Osq
+zVT+KSNWQSsI8VpsWhbqX0yuNaK/crtXqT/e4qgbHYuQE87r1GEKxaqSlUrjcWHa
+u5WEjsfIQgVh9/7eiE6KXwK5o5ZQcbi7Jh46UF2D+Z3amIj0EyM19QEl1Ay/V1cI
+lXwP8KZ+YcYXZ2DQuJIugr8LsXu8F5ZMo2+/1bTLTRlrVRi+Dj7VpJwNqcvBJobL
+ZnYADJ0kIHu6WWcDqgwTugprUhPU+K3PUXubG021nSyIb3V1IXzyLCc1T/vc6HK6
+oO9wDn9yzVaf1lk6nqJNGpPNJmXyBPDvP6jbJPgxkhHQ3Z1S222SeoZaGqzxz/kx
+xyNkLYhhXhL6QR8QpXNtYSnqLxc2Qj+kP1JsLUkDHPMvJJqtSTPRWb6NbxJYy/6S
+U1F/dPCYhLsE/8cgI+4pU/Q/YR1B77Zms/PnQvjhBxr712XFeOukeseIRiDvK4sV
+/Qkhop1xIJ0604G07Qgp4Il45gLetZrif794/wOhcKCW5ka6utSzFbANup1fgyd5
+PUVf0gDUekLIw/rg2Lyy5iPNUcVlTsTXKMSOWB+hwHo7HcA3CzDrQJwdQuOarBYC
+T8GEDGg3/Z8mgRxMBmPD9+COjWb2gzerJRVNrxQikzsjEv3oQmkTQuBpUq94LPeR
+4flzKW6CVCB8iiF/OILk02eSKIzCn4a/6i9lKLDbcZU2i+j9i9LwkpU8IKTQ/cgo
+Kh/JKLzjjX3ihTeonyCgZLZJ5S8SK9KbS2ZDS46Y/gKeuI++37WSOOu57dodmJrM
+Z/+lU1GREAZ1FESAIuqhycZELNCd3xFZnJ9kGtXBQNv8OnxD0/xOPEs0yXqbQJw7
+CYL9iK3/R93yh/lHmC3G4EZntif3nbBsO5xPd4ektma99keYQS9H93We1xi1T5SC
+VFtHAU8he4cUsw6/upjrGxqZ1cwahwPfSDhCACsHqcnEXpoOHV55qgw+wQbaipzH
+a3YO0nOKNp+Ybh3mfaCu9+mfSKemOD9qN7eao4kpx5G4Egbb5qicv8AUHO8hn8B9
+seymSq9gMmQKPhEKh5b/WXXLZeUKeIs0vaYQvlBOXDmMOcMwKDTakXOfgzTqPVhh
+EMmv+y9iWmQMMFd3LXEE/qrtqhxjSW+GCZms29uQ5Ubzs4T1feve28MRn/jvaVEL
+k3eBtzEo/lErDdPmEi7d35Txh2XGfvW8zfGMxCixYOv9a4vUX3chq07zzd2NKaoI
+2dET4cp2GgjW9+k3uDViF1PdZ9zwMn7MooOdCOEPs1EOHin70GGY+1z0jUh+HGXH
+jbOvr8VVMxReMm/yxfNy6BGuZfwY36Ak56GG3gjKd0VCu2zdujcodnncwnzvsD77
+J+V6lnFtI8swOkQnUP8YKFKK7oewsnLsXx9RcjTe6WvPmOo22laVUL3sKdb3wiww
++zxA9LNzPna3kjBMoAwuKtXg9PZF1MQEpEOoJmVluOxDN9G/YKuFEwvRqLbs4QFt
+4NXvlMS5OJu7PTl/mEHW0/Dnux5eoU1VYMPGf+bqRArjF1yFLLcpvodzrc2JoOu7
+6POen7V5egiYw7DztDpBM99i5zr0OFBstGFKmgjph/awLw2X/U7tSi3kdOHojjhC
+JE1iSsBJIfYrve+ilpitXDP7Bo59gZm26aPpZcX7/j7NMKZwP0XUPLiCUfdY1Q64
+bqeKArGRQw9zVjUnBLdJ2ncsskjeVv+6vRIcK/CUzJ6aI8K2eFgQlgeBVgdwqRw8
+EXvDPeeMl/n17mfdH3RrCyhrzNVjVsDW34YoIHtBuP5ksB6cYuuh3Q08tfBQB/Jv
+X7Ja/TuNCYvmaNKxZ8BIPwTcEQuqi1xTwTjvmpxceNoLGsWpCMcD9okUB6mTkcQS
+/yaFCIfKuNm9F8U8J+ar+US2wKshX3omncFyWZkptrRUJ2VOI9yXIIEN5q0LTBZi
+KqKPx52RMPRyBVDa6O3Rn83deyj2mv+SWiAabJh5jl7IZoVbRUtEL7RgkgLBb0zZ
+8+MZzG+khoFs/J2E4IsX7SvbAVT9x+IvreMZjWL3HAHGUc2z5uq8DpUjQo9yZRGw
+a94olTsRtoILMYpJDk1ZYyBlzSBZRaXBIDF/SFrr3bOrVcqOO+3A/GkzfxEjGCIJ
+xpxST9SJXQSrq+QO3Md0ZI2PdZovYGZO3aBcP1TIufXmrBtRK4IQIHcciUfJe1Lj
+DdmnK78Yh5uZUzkYAvSdGxKTg0FB70fkBu3t/+yiwDvWRWruEeO4M8yF2ZHJUlOH
+m3XmSQUuUi4c3OimXV0rRhC0ZX+6PJ7BsMVuE739qJSslF4HR3Lil6el1O9yIcck
+2bivWumUt7ro4LPDrbtVh/Aits2jYJ7hOTVABDVRE35uzE/3twXRzAr8DzAi/Ibh
+FQWnUL28PKv/wFIRgAlsducUauLn6+p9ETvPKWoRB2XISKsaoFEjIPaI7ndqxjOi
+atzewGhWU0mXsnvZ9Jmwk7K4x7nrYtTStw8G7z7489ivPXLRQseFp0WrXg2KD4/q
+WogMDuUkCsjZLlc3c6xSTIhdMQMaUHcJzj4z6H6OJYl+JJxp02nx2/9RpoRUJU5F
+fjilL06PM3wAUGITE+mPY+sQS9/O35B7QoQ3Y0IUmPnmxgYi9eGrNCicTHoSzXuF
+aDhpWcEuUqA2cz5TZUWxK9uTLJScT9L/KipP8aSMm9+vYSR/euq8Dmg7BvYKXwHV
+HGf7MJEg9wyOYnTzBviBJoI6IX0jihtcFQt+AFdE1Nm04omYgxg8ygAKkaIo3n3b
+M2OgZU9+NBSqy4XkVaBL/6OKwiAlqj3E3GOfnprr8FMOoGl3PhxntVUZez+/lIqF
+y5jyw3hf4CEGbYJqU3ndEl/eLWJ3m1jfoATFvAEkl49bK1X1bj4WCMqalU4T98aA
++sEhzqkvzpWnrv6ng5h37qiQ4bc4mavI6xvHsmPseqZYlAA2U3wsoB62uViLc1G3
+7ZKu+GQWgJd4Jl4SEdl4QACad/bU4tB+U4NejPoWZGeKZf2lTCx7odya0id75XQ3
+iVYjufEAoln+aeRNG/2opbVb1fzjT/ERT0ZpExo3qCsKETD9snoUJxZAkEiymPLp
+Yu4Nd2P0BP3vAMTNqkR/2QXsxFwJRxlO4MHFCVAoePDsQtyBAylr3vlBeHlgW1Qe
+zNNtSZzUSs6B/A4FoyMC05CzUbSMVKjrA+hjvtCqaQvt/NOMWh7vRDavMuTL4sHI
+ueTOTlVrfA4F68psf/vnevRraOF7Jt0I/pxC+0S2+RjU6+az6g5Wi9evAPRJHy0W
+u0IB6ui4W9DSPUDPZGNrizAPcLH+nzho6a4kgkorcKd/+vkZ67BHaU08P8b/3K5+
+QXlSPghQeHzlSiuhn1VTYUS6pEZ8fCgiS9gE7gugNUwQWDQULPqQtf+kQv/ehdND
++8I381yPewBxZzGLHGOdX8yqmYpEuKmeHHtPz2ZPnO69pulV75XFVdooU0w+fXR3
+2TZmuzfyFdjMJ9bqkqXG+803b4CXboQ+gHPWNm4rpdgzXJ59kxQjkoLyW4vmCNLH
+SlVeKZS9JtMF4UVoUztmk15j9OgcPFs/baSlBBdfL5S9SEZrHqq/YclEMtYbcBEY
+y8GHUWUrgdqViOuHJ+Junr5/aJV0gkmBYMWsxKVTgltlk9fiUed/rpydfQOLAMTl
+UVB+G9CKC7CzPEyutfhx/cMyFNJbZjA6xgk2f3eTeYrL/POggucLuMVTtZ+8BRsB
+739qvBvx0+D5Is0eHq3HMllKFMPISawuD7KCuqj15Dp9E7v3tvukfRaKOypnZISh
+FD9O/Phd6kO7X531/2vYfCxITiT0f8Dd9OD1M8F/ztxEZZWUsvsVTl/Hi7WRJ9O2
+97Gt372Yoq51nuiNqm08WVlQYQSfbuAKosbk6D5b1fwrDExIdL+oJzLFH0aXFU1N
+ivrPl/DUaj+ZNuRl9YoPpvaw8KCQTYXEebr5wA35tLDcdpYs9XS8D5+OYSlAUTgk
+OLUfCArTCd6Kr6L0BnqC6OYdynwUROY9PW5ZJRAvrSXGgue7hPtdN0MgViD2pmIB
+w67gecsHFXpAZjXeJ3MIPy7oeBD8iGXBqbwwaL0m9oeDSBmDZDdgkzYZXPCWcIqV
+p+iWCeOzpIiRBkgVgOcWhGVyxkgC9nd3NBnb+BJaH6+OrybwaVagqvtWd85wscxK
+Fje7xiRIgvfy9neqnSU6AfsmbdaayfGxStZh2vIaCw18vJUf0VjeI2R6tECrXAh6
+iMrmPosOwzJ8vgXJ180zrTxTinW8scoCB+RdrhjhCHhSPrII1Z500PooIJrPIZ/7
+Z9KiX6H7cIHGWPqEBeOihG0+t8EHmUlLpfCEZpy50sqGrvPrnoK3Gh2fEIxY8+Jl
+LGsDDonndP895Z2fyfyBwiPdwCvHuuBkhqcSjwaP9OtahmEhH5GAUAmFWMvxSDL6
+v6uL4GyBCvQGBIukFkP2TCHV3jQppDhb4/LI62m10qWkhYwQO04/iJ0zXIxhQUXe
+OuCQ834Eqmydh674AjFoztpWzDkqo3gpNntj+MBJdZdL8K4iZjPdhCE6qKhMnjvN
+GNUIFWKjGI1kZB/1BBZnyTa+wWkdwxLwN4IzKqdJYx5fzrbBQ9ScXnwZ4lChg1tv
+xqy2Xmx7nu34Ty+uA+NLtypFEGHnSgZc7P96g5SMkawi7o1Oo0uZovS15iarTXN8
+kYFlExaFk+biHl7/5wVbbKQOX+VeM+RAwnr8Icdc02DCZaMGnW+xUxxd9MFVfKD3
+f65Cy1CfLK3XOHtjILWjDiI2slBP0oDn5sPpXngfJi7FQKxu1Z4iAu7ApS5gZGt/
++Edg30Mpcg4wupVQg5z4N2KbODHC+uStss3JsjNvWaoqc0TAExM8ZyiwspUu9DQT
+Mvu6j5DoRkcwhAS9BfMaDmGxOZeAz0aYVed6wT43Sl257LiwYtYx2tW+keF9Qlq/
+SEkdmcyybrx0s79RS4h7xmyqd9zc3h6+aKZojrpeUX0obCY3B2EbBJO+S618w5U4
+JpM/y32m1NOO197X0TmSYa+yyJZBVYG+/uJKruVdxVWAHKBqo8oiCF56RbiW4aqQ
+uqluuCbL9yDJvQuFvIP5rwqL9jTucGm4fWiX26cY7vT5TlwEKrtToGNN1m8PPjYS
+Xom9zt8q5NZW0xiEqj03ouFOeMCCNndNgpABIfrZ/WKIFkzjav/1aObTVQcspBsH
+BSY1cEphOVRHaKo6s9j06LQEgwI80LledkkJ6B4L02ppFk8TaDgc7Cclhn8efyc9
+SemaoPgMCC1D8emK4KpM/hkWsQds0O57APhKCHjIia4p0HfVxgBnxu0Ld19YqilM
+9j4DyBmn4KFGk/JmvBN2+AhfcTKvUon98veIsClTp36DgSx0oXCdQenakB2HlB2j
+rIkcwC9r65PnLJTpJ618+USNXiXj3Qn6xKTCgHPVoS7kYLCBfSIG5zgDWjqnudlw
+5CiIOlkTuAsL9dteryGxMbGe3VsgC7SerWqTg/sENIfstrtbp8YJMtAdQdduUPqT
+VnrECG9zEHNHZOvEP/hyfr2UL2wfUYrgxI5+G3C49VepqL0QA6yhlywnyNy7Wpm7
+JYJqmBY9KssdBp8y5izUxZ5bJi3wTL5StV4HmomgHZV10TDBeXT2A90IUDyDOg98
+Q/o9CNd0eOzlZAwH0ynnhIAwjt5hoNn4vIax37oAqmQy681X3Ev7Jl/HwZHpEaEz
+7d7vzDtJUs2hDfE9tAVEjdhVFEyqJ+NcZTIagnsbhu2w09hWMVAb/PGOfWljvndq
+t9+HOUvvzoN6KK5/9VxV/Tv0oBg7VWXskSLrigf4vokiaGlyk6AmTLXxd42jxS1/
+AEC7H+24jv1tDa25hVyuErcXhjmnnorm2RbZ/WTIgVgZLOrzkfFCahZopMZydECc
+pHFOd8V2YOrXlm+lj26ZreldSJyT8f/RBh/6m1PRY4RPBDZjBpjX/uGVBZ+ONexT
+QsKXczgYy3Pcu1bpXZt3NnCHJFEusgaaZZABRGxDvl25Fb2n1527uIOc5DDCtXrH
+cIGpN13uwSS1YxIM6U9lNT+QXaGKp0Wk5NPJJIJpsZHPUpdR4xNDv64wbTH6JeG4
+Kuy67GxFydLwg7xumVvaT+ACnRr9jFse5UeqMMfWl3hozBvSzdGz0vp5Lw5BTtOH
+KproqIW7l4xLTgpDJHBB7nwEftAI8/dxP4QlY3Ajy90yh0lt12Rn5/MBdknreA6Q
+CRo0otH/T+s+vHjymnq1dNrgzYjgyaiJUjW9o9DE3E2QBNHKsJYZVDBDvRBkq1AB
+ssDaadsmN2wNsL0/M6NYt409Y9P0tm1UA68CrwEHoo69IWW4WA93vIqeXQULA25c
+ZyczalynUiEJYEq9EHvB8UlXBguHniCWxD8Jv2WRlSLejkwCrxsdOqjiBZaKyOYH
+Q/qp9AIDiLuOXwhdvayGI3jnvU1NRgNXmSwNZArCh/eZCAHU4iDuYzP0NvhJQnbM
+GK9ChEe3Uig+/5IeYph6diIZdo4njs+Ys9NcTqDNtrx92VIVO16h/m337sGuLa5X
+Ysurf6EyiWA3yj3MwdtOMK+pvHbknxAGdO8cC4DpxbdV8vZWiOGue1lGu13aP25C
+VNaVuIwHL7eVqqbFIYxts2tChmk0/hR4Ai7sXnQOcC5+204GhZF+vprUFiMIYmNB
+0Q922ktrqmY1UJnAxsz4NDh46GCh5A920XPf4ENWHXwXt2wKa/zclDlwILC5bZud
+0X7BdqEwIBXIQU8+yFVQdNH+id77fVayxJqR4XHkj4kHU4d0k8ZreuIe6piugq2t
+jqjsqLaoWgeC2wwGZPmpohpJw5+hAyVchEKPVYAPCN1Yr4lCu9hROUTEJfkHT3fO
+95Xpmg8ftwAPGksWoJyesBiJS+3hAVbQuXyverIposv0/Ofg59pLg1GgLnUtTR7P
+123PPdaaqRWahe4jUItHz3VsRUMIMdVUCfOA4CFbqSThXG0FnhOQcpv3TxLlKgMB
+GwsSv46nKDLyWC0WdrhVh6yOBHDZrteM9EmSKCusNr5gjNSRzjOz+Xi3w72b13wH
+qn5WEx7TVGGw/QI7NFaHEOCp1bOAcDm0fPYrahCnZsuEnCrdd47AFwW1QonFuM69
+6qj/l3OVQF+dib7IDUer/kzBSExwE3G7Ydc5pzVB3czkOOhfNZlMBMNc/TiCS3OJ
+/YafpV0YAKy2gk4i1vW+GSHS2t5501OdXfyjVDSlj9kw30Z5EIJslaK/E9W3nzQu
+Sw3U+2tZ2Ez1JtDoy7Oh3Sy8hrg3CN7FAUc+QTD1x7dVS7pbLLqBudxTdc1/d+Nn
+CfWEfeB9he1SP7sSP2uwgiL6DcAO/b6UtlNScPB6stID0e0uXuEupt0XM9RP09Wj
+ryubZUx4pVG1k/mxKkBAGd9rWDRKKmTejIom0PoZn+d2NviqGNglN36ypEj5iBj2
+yRpMAlUTGxsJZAKM/bZmIxGueiRKzd16tw9Lwok4jWW3vRa9Jeq0Jre9bpye0u7G
+Up78AQ4OHyzNyTFJshqgxHg3+ssr0tbSkI/DPy6oJTR9G40B19lYWHj4utVaIqQj
+ErVYcfa4Tef45qr8kt/PTC4vLK+XRelvvv/fxWHAndeuA9doZihrQLr5JU0m9Oau
+J8tsiOihzso0OMY6aUFLK3KfZBragRnJacFIQ1m3gNs7LUSQ5TMMJW5QLeGda4+P
+JFWM14DCvOBz0WXtjlPLbHuVSvgnfX7mzEmYpFb22Afjie760V7lxprwW+FRTWT3
+TDZv4qIwEfIoJzKbYLcOFZLvDbVwv5D9+xqbp0jMdLAxHK25LZ5tmrdiWGDgIDJS
+0uYyGfQclB8bs9uTokLgtLSP7apjX+yepqAhT2pzpn3Wws+G5uz0EYwbym2YG4+8
+1aGCIDujWK7KhFq7k4gl19n0yy0Hz3Pn8vy0hzPYeqaGcZYtjTZxWHwUXTQlsIBG
+tVlfUAetGcgDACP4c7yhVJx1miI5WKTKZZafEEO6ByLo82Z0foVPX+QVJ2prnXFG
+LUOR6PUOaMlzlFgEV0kD/ANzFoLVp16qrz7n3Y4jFiZ5+aEXaP+/8XqM/bKyyyC8
+ufjAGVg2PtJB8nzn5730Ajxcinpf5NSITivnTH2JuuQ1UzRx85tAzaR4AtX1AEh2
+Gh4NSN8M1PRZ62xTnK7HdGpFEFGzu0bI5t6i0mH5OY9Bb3x7HnTYSSjURFTIYsHT
+RlB/J3H8NmdaH51QaZlgeoMC6n3FDxsN9CEo9tqUPJhjRdQIU9wf8+5aiYP+Vtw4
+6RWueqtpBoNSwLFURgKnvMpNOQf5yYo/L7ftm0Ia90h18blOaFBVaI152JAEYP31
+CzBuOxAWjRHAPa+bqH6z1Q7KQpcj5yU0ttF61tx3vFDJ9TIXuyrGkg7QNwJByhWd
+u1TFcpq8Iph4lufu0jEol+rdqT0Vimr2BopS9KmTp19rURqzOgUuTy39ae28oCvt
+BZuLBFborP1uP8mHDQ4LbBxlZUZ/BGdBAKv4JURSE+R7Jb1XbUi3olsaqUq2k8ns
+dEvZyUEchZb3tC6XBNS7LEwK/la4SNq7/u/Z4+WS87E8j+xsl2djZ938cXgPB/B5
+fK3B7kvSFkTsShwQKmXSmO9SEilePsrLwgOj3UDs4JOSeNo9XlKKQCkXs6V72mtI
+oglqOtapA0OHMh/ze83MvA7+5d5xSCS2DgEQR+PdOCBRHb6wWey7f8XxEplHF5wn
+TC7VRIAI1VRN6DF8TPSbnxnhJ6qla0YKsTmRB7keSfFVXO58sgWixM3DpnV4WoEs
+2kUpuzxzMV+2y2um6TbZxcSobxOuT89Lpk61jywof7tPSp4dMtwTjI5pAxSmdwub
+QGZ7Z/Xvi5CZjUs7xLgYcjvuM1IGK+/3ywJw4OUpDy0ysGRPEH+JaTZ/B4k9Lmmc
+Y7UP7H5Kqi4cW6TgaNaUmBfok8mPkBGgPWqbDN9y9usJdXJMljGIqqCnV4Xuj+wm
+4t6rBilvajCSvLLYoHaMWFsWlTV9vaZ1PcUIwDptLDcpqn/QUDxxvAhnOJGATtRy
+xv+LUl87lWPhbGgOuhqD7lBLUECBQpC6It6KRE4MVmtms3AfuADmxHKw6wZvIdnq
+wHx5iaMAIFnbkedjViKwnFVJHO24On2HDXgNjp41z3s43eywVhX7SM/CVNvtfzS0
+sCEpP8rlRrgrjrId/Ct+wKKyXI437kBbB/p8JBQsJAMXYu2DwvxHsFFjgQSQuKoH
+Eu25/WzV8BcY0IhhDqxXu+UtUj4mtK2FmtKupkO54G351hMJPqoNlZ7hzTyjiJT7
+j3SujHZ5WXpulaUkeFGq0LezgucVxC+chvYXZdvHhVclfcEiY1up+JSNOExWqYc/
+oQveH21Y+nO12EZ3J2YvzS9xManmjx92xC6eTf+3Bs+5CxgaeoIss/ai7SRgVmUs
+4MOKWI8T9KlVlIGYeqm1+TxZhbAM7tXRwdWjV4hfk48vCw9Al5J+cSRtTkwbMfk5
+MtuQxFR/dQHh1wOHiXx0OBz09cLEdya3HQb/IN1VzknaGdeROLReJnhKWqKemMoc
+ebTBMXhPFA0V3Siq43+zUY03znQgofMlJ/5SgpiVM5vs0L/QfB+gy6g06MJYYO4r
+dJPacMYT3fvq0fZG2s12YUyl+yKNVZ3fKEzYW1PgzOS9GnQpaBPeBD8TaOmoejs8
+eVGjlezUVzYAbbquxYJwr0w14qRMYwNfy1eDAgM/RweceUPVzn6v6SYLdaOe282/
+Rmaia1R08cntRHWdoE6emCwqEQUDh7zIep+b26MboAuoW1TNxzjtqKDMDHSQSOCi
+Cj9q6+uYCMUISkEzq7FP8Zm2/UKoH+ugmH/gqW+Rorxxt8h6+L0zOTIzkdHrA3nI
+ynwX7IoVmjAmStJSk+sWclMfDRa4PXfOHsnmeCBawO4PvvbBZGd+lxsFH1rOH9ti
+GAJeXlysWSTwKOH+AbX9Kz2Dm1PXZGG/SUipVZEU50SU5mNGOUhIEwQm9lY5Vuhf
+c0zOZIhl0w38KBe2tsBOUtbChjmEvweuyPPHa6NoH/fqlrMbElcDs19sEokfGrFz
+PZ4BWSmWB3kQdiQX7hNEnB9acW/8341XfU28Cc3cnYYnPFUp/xJjPH2ud4eI/KHO
+jSm2ru2ld6Ka2cAiDlJxOySadtUpCi38nBdlBu1hVTzqwCU7mI/m3Ct+LGvq4xHs
+QNQb9PzOFsfHs//xoUHC+E9Uo/oLBFsu4s60upEvxvAUmN8h0JbWIau1VNJpwz0b
+McQaZLDNRbd5RFMH61+LzInqMJZlZEvAB3mqtTFfpw46Em8EKkAncwuxYv9YMJ+J
+lvkHV8mH80VGyCsJ+OCTybh7d/lh9fZZasJx01AZF3o2lhrxYKpdagL2FoZkgoUt
+mLLO8f42SenARXhAZuQ2luJF0JzJOvbrg86h/L21E7/XMP3ss29tUaN94gro3ATo
+7ZqfVNq8ffPEIPLBQHjRhQZGL3Y+VXb0Yc64xCiGBtTQJKA5KtY8b19D1pzgRnEr
+IxM4dBiOteaPYlxvwwBIH4ftUz0xE0cx0ZZPLBqK8Vx7YrXIVfKybAuBek8bWYZJ
+02bfvdTkKQUYmSb8DSJ1+JDJTl1HHQhHQj6rkzie8cY4sxu0KrkyKEQlBSI1yCYg
+KFASmvCZ1At6B0ZiNrG1ROUqKnGuw41W1rUQgQeAQy7bpPJoIvQ5mCAdQPBtjN74
+odFq6TEGxmgqKXHDT2yCtjoMQy5kKAXfAvB4Zo54ahTukqu+PfyzpFFMbLS+pR5h
+C2BI1Z9/pngbTruFLAnT0LJOA8YFRLI62aidySG4mwU28SZJ9YfSn48M0XUlzoU7
+e4NTnhZ1DjaaJwN33xAW+1N1Rin2ea+jMIuJWW0zf9Hh7dZMCFd6EcHJ56UNUR+X
+fALpNBtauuAF/CynN6Khv6yXL12/SO54YSOhrKEiFZd87F9qN0bAc3vUMq1s1j3A
+gAPUReIW6kLu9TvmQIKtPB4jusFfTVxN/MGGXQ0EfSE4pUy/fR3Y7xrLhIFhIR63
+fLkqAFGX9IaMLGXsy0KnIkADNeoCT4s7+b3bG1v47RsSz3/Zkk5dP7OXV8PSwJuO
+gvPYZ6wvo34HE7eoczvrRQz9MKSBGxu8zfC+gisG6Db3Pmj1M5uwMHOdh+3Te7E3
+bA0OiC7tZ7W+VjxcW9lU4XtTnSJMTh363ZmVof2ndDY1gY6t3GFCk57pkM+yj6B0
+7SnttNDNW9BBR04u1YA58n5T3/4DP7zcqBreA+6ikZNufJBDu/tjcPiexFlT5lku
+wxagsEpyOPN8c2gfdEtoFscKKuq/IM6MPqbIdvrN63Ho2cW0S8U1xUZpWP6unijd
+A0DTWLXLETQ+KBN1MhLH7I705PA6jlfwd1uMTRldcRTRsNPY7IEVWu+OWqQqRCGH
+sKObJmDul0HhNDVBvt1n/ruz9tEgF7Mhq3YAhXoWdBZskmuawD+jHTCzBtbCvFnU
+UziIctQJgMG/dU1ce0h17Pd2jHvZszDLU8vJZ+ZoqgzaGUPsDONk4/YR6PeGa65b
+0E3CUgBCkniJb79fcaXd0ufiPGx/W87ftc9dykwju76s6Hufrw0iLTJa2CIiF1A0
+JM8l1oRXODJI79QKcyfRICtVKb2QgAg1JMDB52I65Z4015f4hZIvkvZR3+orbZeL
+cmYkcW3/a9suB0+ZolhqZjZh1y6Df5QNFws/TItDvsaJUsmORJ21NTQ6v+FCIKus
+ueMsoaaM9sBMgc3wllXEw0c3MVU7UxUL7+Je1yijACHBmRlR3Y1nhDXUn+95kMMH
+fPSHl9nL9H39xAtsty0W2TkEUjEOrAeXeTzWJxy/W0vsNVflF5lW9wNSBK7nnQdL
+CvqKKBpaUTmSu3GZAcm2Q9wFS2y6YcyBkcjODexzQl+/zBnwWktpP/032VFcMu6A
+1/tJzQWBsqpnd/v3D4275VZWX9BUsfnwADP+cMFuRjwGG5NPMgDXvgfEMeePeHKm
+s+D/xcWvOdVeUu9mCbJbdfsbYcamoi4IjdGHSLluuo/v9uhgHwCTrDy4yEtiBXWZ
+uRHynffH1pbVKjhH+XYo4eQjko3ZAEEugW3eLADiR++pEjWY7KsDOGlcJOV4PDZJ
+vjXEfA8X/eHqYEf2GSzB/bUdm4FDcWoybodj/nYiHNXt3qpzO+eypy50PUENI+vR
+ezGEAvcQlO6n4j+ftgOcTVB332gCx+jFjkrXK0mlqejoIjIh2ygXTj3lQorObEr6
+jxn0xUsCYiA57rWYETp08FvpOb5WiZeKmTIz3rued+/IwlhU6FnS4JthRsQVWfNW
+yw2AUDHTGK7WhjU1/FV/zI3ILhKj2qW30Mv6JXI2pP6+nf+JDvl2vtRuLl5dk4VQ
+pL1nxEdohUEtjwIcjjLChMAmRp54i/CHghHqz/5zszoYxMMloHdXuW4EKwA8Smz2
+21r6yKJxghL9ymK2az8oVvxKewBOeK15s2Y9+/zEWptW9g1J1uLQ+p0RJ21/48e7
+tVA019XFUL+w8hD+ChvKen4wcO/HgGTOrlNE8lhi2UhO7eEWxEedcMvhcrzxvR0+
+tJfJkOwh36wBpSZZEewqVtEIIEk28ibEGnK2W3kcLw3HqsaBlcg1oIEqTyIp29CM
+Pp+9SgiiH/EVJtksrNqHslNFayx3qam06d96N7qGRJe0AT69gdvWojEEe53HIn8S
+LKEMXS5JtLPNC4EbAP1cAg9R150M2nto66WCZz/aZgcB409KbVKQTQenWPXF+FV8
+v7Gq21v2YnuDKsnBvlY6CuIKLGEFbORwpwSXKN3RFk+W6M1/XImAdDPejtUoBboS
+poPOMvFzzmmlpHBi2s34827z9Q//BJwzNgWreXSO206TSNqx5vhcjRZJCyYxHxiF
+adHU/gT6OUpE9ae0C2RsGta+eGWiKc7YcSl14NDWgZCWBn1qLs0rEnzyQNbugm/2
+nFL9jvtgVDT5p5dzj8w1/M33/+R/3wpb1v9s7sSQhwX3U/2Wsb499R5DaXlF7vON
+aHUAMfkH8zjEuUFeF0rhOM3JZMPVJ7tm4eU+LJbPil8MiyXNBSXtKAWSqCtbFJIv
+bp422W0icqxLNAAp7hOxJfix7REXWN7muvt1AcyueNC7T1/Gv6Q5Y5eD0swpgaeD
+g+wB0gZzlPEDGyFB2Evg7gj/UyQ+XE0Na1j1n7KUi4QUqbfM3K759Oz2FUQmNVqP
+7gVooduhy5O4KsiyscQ8zHi91IbLBui0nOxpGd9LCIYDNaQPOIwrBySRct62AOb3
+769NPP3rkRJX8UbGiXA9kRU07UcizJN4xJJLyzKYd7fMh7lNE83x+0KhH/FKTgLc
+qHLlDm29Tnldec+S1424eb2D5KCZRhOV1ROb41QZErS2bSzYjs+6IhOiWEkERElr
+Syy9sNuz89WTEhIFXXlimTceuOSl+jb+14V0ZZziS+JoM0htBJR4xJMdp6glH98v
+kxgmr/v2C+8DJf1wC7A2VD5dWbCCMWhSI1h+YFRtOK61PzpoDirPnCA/8z+6RK+T
+g84tqLsBYVO+swHLu9ehE/gDHXakGI0DihdNJVr6fsfcZq512M9fVvtgCrZJ4hl2
+JGYJE4/V9VrOdkRiDQRVCneEzMvAwDJyMTiwa17JPZmYsezbfmdTsjm9EzAIbtb+
+3+k0Od17KvG7Ah8Z2id8KC6y4S82FzzfzkPJlugXi4vYzR/YJA9WWXVNes1WJQw7
+eShflkCI5O+pi4LWawvkU5vILQcmM1ho1Bhc6qTTQp1qXjDKxICNDhDrHB9URifk
+4EdFb0ICYCMGfYSRwcj0ZFg1WBMEixIp8wKdr7LXGtOe9aMyl29ndNvlz/7RXxeT
+4bG5ydGMC7WxpH1AfFSBNUvcYvqNMhdwFM7yjakU33LuRCY4cNvS13Rkb+YVxMk0
+Fgv+4FvXlGJ9zZt+T84pUrhj6KEGUAWdvGJJwXu1oFP3GdR6yrEF0M8tVVAtDHRg
+1MFhM808xa67GO3ziVStnR7K2TNPkxjljW9jfQJqyN5qk/68AAL5K0WtB9uznthK
+UdHU5DDpPQtkljq//sf/ObfCDlW5/4jDPUHwH8YZiJG9QdQaXRa3Ljzujho7mP6X
+dOledQ1SQ67HtEUgmRdAAzME53tKvX5bmbDLe15kmF1Cr92w+9S5wjoFKxq1Yz8p
+2lvk1Z5d4nmXvnbfqH610O3HYnydl2McQk1y0FcVLq0bUEhoGCHeNfTfUnKn5sZs
+RjKnJJwLMEjNHzU+KbI0RQvlSMoUg/PCckcpoqk9kMfv4zze90uq8U7mAU0psXuE
+G82X/z7tZPzbNv6SGDjOXmtQXglLIumu2peBwtfWBytjBoELK2zNjU49UoYWRscf
+Q+cYMgxEoLzW/fbrXQk6VPBL+wgvbKgtRKWezwXU1NNpsri5Hu2aLcahypcQ8uz3
+s8d20r3wpKsgMdTG7lI5x2yyiIJNksckPv6LPEYzi2Sw7MX6eNgdK09xan+bBxie
+W3hDcEhIkUz2KFwUKiuGC9mWYoojBuoCtjezh1ebnXa0pJMgS5UPPRidjTY01A4g
+EU8YgVKgE+clO3Imo0Wf6lLo8zUfQZuSFEH/mIcVsxFi1XgOZP2TAgd3cEpfpSJi
+pZ7JZmmycNAsm19yacBd3s8WCTPg13JaQjRyZxWk+g54uSfvDHofGRrp8gOZtSIx
+Z6AIiC140NbgmMe4+ZRr8A3ExpPkilDj8D1Rrlhnl/juEMHcaYCM2e3rtvA/AkmR
+/XxVzg0g7urR4wDHtlIVQIjA1NHDxG2x+3MSyjR0JBDdPrvsCN75BsTTjCPN/wcl
+p1ZnvOdw/2fC96yMXOaT5jI3Nm9N2RI0qWIDuOV+5rOvL+rsfIEpmxLWqI9SQl2r
+xbpZq/rEvX4KlJMBZHy5lqtgcMagLclRDWaXTsaO9Ptc2g0hellyq7ulsHDBR+0y
+7S97GG26Ei7/nveYxHGkeNSIY8rlJYsp45KuqrnW73RvFlbkLwGM3XPlRD4N4TjI
+LvNU/Z/InewNoS5Ndyi70/rseYmRQd887E4sxGNg2Ql/L1BIr+kRGFyefXnywkwY
+qZdz684p13uq10Wo38pAyAAYdKdSu8xuLRI29x65LQ/+wHY4SmVTeIP4ctkmVBte
+uNYTPBtNmMCogQxhbVUDDB3Mu5DXgq0IQFonnCpi14ITufNSYCY7WBNdMDZaiCM8
+RuKuHOiyDob0y4Bh6ckLgG7XK+6dzStRmnHny7XipyjzIqj4J9A6FrV8VBKEbtVy
+6egaEFgVykjkuDJOqFrviwTg/vfNC9lm2RgCLcroMn7NiRE+h18n5KQ5+ZPLPjG6
+AoQqhml+QQuFA7gy+9v8lk3+d7uZPTzYPcMwoywuF0fODVNB/IIa/zI0Ucoz0I6M
+hepKboDmSiwyh8YM5zNXglXLgkwiOt8Clnz18v7oH7bPcqkqAGkDDCX8UgwuwZab
+fiFlRwnjgK2cXQuKDtGe5/xNKA/uukVLI/O5MvT6mrRyiNbmCf7yWHJtAiTXG8jr
+LDK8uhvYhepaY99U3JDz008V1ZXb1MV201wyw/3q7YBrTeDadCF580ge4/FNCw7k
+0PYlpWLJBfn/o8+PqdiPCy9MYQ+HiJl8S0caDGqs0Bvu9OWfJCRBnZPeUpscHSN8
+vtez3HCn6AYwrvUuifId7hJr7tk8p2M24sqxYyPi4IhbDnXBN3fRYWpE67g74hMG
+H9yWr8Rs5tgpyoWdE4nH7dd6hMRjgb/pch++GZ9qvw2dxBgHemGcsY7Bbn/BmJSu
+8e33y6VZqzsdo2yZ6HbWHRrC+jYGjbk4MTx22rTGLXRMDvyVEmq9kGAcodCDT5ri
+69ZPvkdQvx8SZv8J++CT+AC6SV447oe8iCA43BgURqytF9Oxu31IXUVnTCrFBI5c
+4fdOxvere1eBD7kJF94byzdBr8yAO8t/5oaAkOAf7nXm9CGas+XX4WxU2OCJ5ElQ
+jkGHuSZyIiW3Je4ZdSt90j4OE1kbnzdjMi4kUBf7jgTb6ThdbDzxDoZZMxuckbqe
+LjEftFOmr8zsDv+m86P1mIog3R0zGRrPOm5xnVviF2XvWOULRlh/Zk5DOXBRAFQi
+mK/i8xYjoKxys0rOZIeg7DcD7phCii4zWi9z4PUXV7OoWX/mzYhwHPgam7h3c8wF
+VVn/6SUbbf9qaSEVj0IGJjAn+3DoM/c00QQOOOLPJcFCCwTOsHJUW3Hjv+2QTDIk
+B4Qonh1/Pskvfoas5t2X7T+pA0XCce3MjaifimEKAZqtFztjsCEDQHd9dTdUV/Os
+SymZm8N1mZ7ouIHI8vMGe+Q9F2XPi6pPJC92i6K85W1uqRbxq7QAiU82rFHBLl2r
+jLvWGUGxcKQtbPf189fYnolgCqLTt9WHsRQaZbWsJ8shTkjfcewD9drrQceIR3sE
+Rfonn6AwLS/SXar3zSrKBApwXl4Dgf+a7YdcfA0ECDUPsDj8GYvr5wk1A7Mayxm5
+n1A5BdR6SOsXTtBer6neRGIAQxqZpxyWV/TZMPjdTqzYS0VhRXz6zKoIYJe55frS
+mTc/Nbm7KaQzKcNkrRHxqbrxTHsW6KnAFuwIupielB3K9L6IEJJ+4nIL4ZEa3v5g
+bjwyxWoDcvb9mIMvFFg3wNhlxc2vPfabyRlGXEz0m2eTM6MdvNYejCejxZMkaERB
+ZLE94silHw/k/ZJqAWdlguHGdZEtx5EIkaaO/hjHhbXjIBpSk7U3ayV1737IHk6Q
+8+Qn5U3cjQJacxxL/gakgY11MXbzN2wTN2oEtd7QVTu8upr9BCvqj1zVjlXkawBp
+DzeNh/EgLUCGayh9K4tEJqwOUtdagNBXoIJpSxGBvPEsYm1Nw5NbmTFR9jgYoQ3c
+s/pUfhqETGkY5sQtPDvICSg4LaRqdOxBFjfbiNEYiH5bSAJY6JDhYcVf1SJA2x8v
+w2vTqZVJAZQc1BDYdxB19rDawWNCWkWJ6x5aPUeiKqLAcESi2R52PvBqS7wQQ4rX
+Xynne6sT39jBexrQxDa4EmuX1ayQm4kau+ArNBtGMcFiSd9vPmT1LNgHHobzK0ME
+vXhtVi/zeZIMN2VIA60d9QDxhIsEsdl9OhX2dHba6sYXgZAYgcKI9zHKr49dNeHT
+I4h1q/lTJ+bccUjDUX6Tagch1wMYaqaj+g0nuaZiNynQ5MfGA73/VNa3DnFqRcll
+6wChfFdLELKV1JTcPIOafDpYvO1HwmwhWjdc0sxWayfSGW1aQPZje8AwwMpyz3KN
+LWTVF6BZ+3d6RQFOTIfUChkbIHjXQtr4fbK3j/W8BwY2wwzWo2d7YuYelNNOIbSF
+aAfj6p+YRsFrtF/9zii+/RSq7tab9Jy3piFQWyMWU9OzZHMtFMfP2fFR3nPFeZYw
+WscJBhwlNUQZ4GNVvR4v7lW2HP7f/+ViitaeQI/9r4JeTDGCB55ER13CGLSqbI6M
+bUXRQgTAEDlcSWCYvjO5/7mPMGhhHBEGiK4rbVp2jHTSPnpmPAnWOBhSga6MEMzl
+j4MHqcmsJMUmDPGnp1a25tlHQf0XfXL44MxZwrqZRkJNegzuOTRXKk0H6tlW8BkC
+8ndP08kj0zFtThjbkc1yCqqqJ/K5jyvM4VJjJtPRe8iANlUz0cvP3qCdq0aZUZ1C
+VkZ7sdIJWgHjitbzRv+Jq4fT47JGG/f5WsUorHcNHWHM8MWAtkx1Fq8Sa+j65hYj
+HfVBvF0EyiZg92zhAfifgyzok5R/g2Ao+gbS9oJ3NN3dQ1UF8LmCaXcH2cLG14es
+ugi+XB9fLXeifQyJisMDDLjieBD/eim7T6Hl7nF+nG8/SOpwzQG5HfXbnLfMZNG4
+0E8J7C10DABOG0DtnGfykoUoGd0+8bZ3LbKappviEqYpFSSNP5S4iK+bklZ/4Pmh
+eO3s5HkJ40pzcJPTMd1HPTrfX0Kd/Mxkysdj4SwKggAnIYx+MrFhILrt8DYX7OlO
+SR/3GvDnj7FuYbx2HtjCA0i0pqxVblGoqnNcJQoiic6dQ3NXOIqJi7fmgegqd+2M
+o7rQ82LcZsP3TSBWDLae1tCfOrbmV+JJoBm+ECUavXUfp2gIeiejK88ZdhycJGrq
+Q9biX74vtg0wTAYn8zQKKGsxN/L4Xs4UCtOUHxXaKLbLfc43a9kEMl/H4ajmeyEc
+kFbnqyJSmDBS/+/anpDHYglz03QX28b5bY1fCzgSbtkMXKMSO84nxujzEOiDG/wN
+JV6vgokTGLffp6xbzz1exifa70gjJwWkg7LfTgn2qhZUyUvbcMSv41QlJ1zAOQkB
+41l0aZiXwCsu7i2mf8HpiX8k1Vs94O3u7iiOm3SmfxJPjHqBZWff1WWd7fdwBuMM
+iOKYx4rDnpWabWsALRD2Aaq/ci4llhTAWLed7G0QpvMFYO0tA0l1ga3+WW+XmF6l
+7DC7Yj0YPPuPILlMp+ybmr+wDdL45WouXvxqJeDlvDLmUSXvxsm8geMQbEX+mIvs
+OrqRZDJhOzNCffUSPoyXb6LorHkjl/5kDoQlgbFh5CI3maq2c2E33TjsSbwi+zFI
+iaJS+ug0+b+2t1i8+41KCkOvP8Uk0jTqAn0ZkRgK3KrZcwIBYZVUTrpHv32otNmu
+ps2ljifQe7mIPhKO/ME8MQU291lLrrrMWDbQgGHCIW12zVOkCTa28vOAO2+iPVWA
+bhJci88Php2DPnS2/wV9HNhO29+K4qgPPHZaO6JSJvRsGt+r9HxKeMlqDj1ZavAG
+8X+uvI9REH2Q39dpv5j/0LVqbtqIywRmlfTm7VYH1YbYhBwcqeyoUcPeRQKopQln
+4dH8j+/m9fI1wGHSl8WIx3rhkh7QMKByLcr6j9d6J0MkEXvOBvOTR0/INj0M5XXl
+J+0jcJ86eXNG0XGCSU3M2bqX6qOHxMlFCOcYTqfOdPFFMFDuNcgOQqxDBUwvVzTT
+MKuWbGjauiJTkc5lNwUhKVaUWUeh4xZLYWvn9utKoOY/C9BzvbxwL1wRVff+8p7I
+W7ur3nnCbaoIUc3Dv9pS1Wa3w5mEMlTTg/sqF5uE8TNvPfKZiLZ1iyu6itdfxEdS
+y4tHXX/OzyeWf6NW/TGUfAmHTG+BVPXrcbcc7So1oO9OcRkDpknnPR2Rf3dLuVMA
+oIDr9msfh3IqcCMsv/qem6x9v7e/tdgUXiS/0N/1/ZckJlGWW5gyZ1zYcD3XCVkT
+ddHl2RtWK76buarubsRFp+OYGQlWjH3pskOfgI6Q+uuyOlGDqo4dxlU8arBUtWj+
+gMxRG/LJYXZhObjuSZSMomQqYJA73wHdW+mGvGcTDhVq5QYh/y2UM4A1+yVHPauF
+cvEzw//NJKHoPElRdxROFAbE8VmnYKFv/5pKgjzwRCozHcxU0Q0rXbJaRQM4zPZ+
+1GYFLEvsg3u3h/iHnfu+k8YIkBfbTik+bv+gtFUkJi0iE8QmjsE7880UlcoxoisT
+qbksk6m/2LgTp793GQV6R9i4XiZgEnL6dAgt4o4dgdnWqF9e01jZtYSI+8w6dEDI
+Yhvmx4L7WWmWqtmyo5ae+52aJORTTrxBBD4LeXFzAfWUgXu7JLFPe4PAk8JUDvmQ
+H+HE5BxVyEPWkEQvhu4EIUZ6iBT9hjdPCK9Bo84JrF5x696zW2hWyD81PcUKdtBS
+PYJL02rrH5cQ7nCC9UP6Dqkrs8RWE3a4UTqwD8Rus2hl2TdMPAnjyka/+re2975y
+mf5Nzpr4kvIAICTQzq8T7kiASNqoEvz/0t63FpjjAvkkQg3IUWU/RyTQQsy0ix/w
+ttyULOT8OSoVzF883B/uQlmwLByQVIe2H3gyOYXgjTnFUhZw3wv+x5H/bv0koZFJ
+6fXH1S6IkoH3k2BNIIyyJqCkxHrft/XM4FWqPtweAonJ2qIWAGilUyeWirhPk6d6
+3DpnqcxxIfasYJnj0H7ryIDLvJPRSIXCFuoc6TEtWQLHIrax2oROVCoS6D8LiQpL
+wj3rFVLCGRPQ7lyE9wk/Cuzjqj5GJKOUlh+CG7UjBMhTZVkGlFw3PNReNjoR+go0
+V2hqQYXFZaJJtY7ykxPDAH7SJ6YzplinBr4oZMDbvwL//+ttzhfrpURZzSGW88a6
+Z6TxJKEhP7BTPDqJ37ZdJKUP/wi2nAklewEHouas0SnNZOXZ9mplwVQPlByOHlHC
+LbsSDkr6rmSvpd767n2RKzaEiYZcXE5nEhQKOj3e15QOsDsZbQrSkRrE35moSfVR
+v+B8KoHmAkRHOUi+ojy/SrEjESC4yOg3d8EbbtMIt6yaACdEdUJRThypIKnnQ+fk
+SCgKgovbj0FsyZILf4Kdf0QXca8FRKFJY/c7hvX5vEKjt7+PP7qzplZCb0A+WGBs
+Y5P2Fa/Qe+7EGUoOxjZJVA6GhUCIGw1GxmZMPukZLEwsapYApf7NJ2iLKodTG0ek
+dseI5P6TSPQwQFA62irx4VR8imULvKlw04YAXYIXSPP3YZxkp53Bve+4zk0vuLmK
+2My2APbyOoVpvswsfg2N/tnBtkJnLzfwy/r1gu5KeqF+TPkVUplkdSra9hdlLKbJ
+0kHdcwyTx7XgY/arfLuA1C8p9m9wGupZ0lZRbNJlYGcF4fEIb+eOn8sE7lffzGmi
+Ug2P0n2NzwtNh7YSm08rjGErkV1r9dSM7lyI4Q6QTrm+cbFimeaa/swzGkchRO00
+UY2q5yuertsVOwpPV8+8CZVldiDLfzN5OAW/mrqEc1FtZ90PF85b7MCImuSpINWL
+Bq5nqHPxFCx7j6rN01+w0wd2Rh+3gFAMPyg0TTMBa6qBhAE/a9JqZid15oW8BqiG
+gdRoUBSYl7/fGQzPQliL+k89SJqjF6SS3jn0jeogFOX9KekOTtcPhlNZl3SFPqqo
+hODklVWXAsn+zCrIdaJW5e3JsSb3RFAhho+9hgn3E59yArOaPv6SGpp0iQbqDh2j
+IrkI7ojZasOGyH2FFehYBWXnqYCHcwcJ02IYr/59CJS4GS9sn2QVDYAqpELUNYnY
+gmFBOSA634LBQuPJJ8fqVgesnZyioQyJfmJHurLNH4eQBB2Kr4Zdr8gjH4pO9kFN
+1Domm7T4dNt9cf2wAytwQMy3K0JoJ6X9DnwoLxdr7+h3l/JIEj5YtD5lYrgeVJ8G
+Damz5buJCgwmBaap5D10ceYlNhN6hKQ2tcSfGePERvQhCbpnW1cpdUc/kZ2DC4KF
+v6l6iix0z03XLMJ9LbZrMs/mlbc78ym24pzPYX1vpBWeolh6xgi33EAJX0J95+Iy
+W0cYMSw9xwFf20TtMci4YvuNtIibQDKUJ6kPPT7Zwb2ZMXZrvctILgmXIOs0UUDO
+bUOQKU4Ihf2wTeM7KgCxYreURdTXiH95mI9qYunszwwuIBHIBIK8JThoCq9MjgXR
+YZ+XMiATbo5Dr98isZrzS8t0YccWFQZIrQMGvlhDvoC7uy+NqHcOR6xMxmoAbZx7
+ZL/drOTeCbbf0ILhet32VyKiY5MraPTwJZOaCEUxOfNokp6aPzrqPSu6RIlxf/xw
+l0S+WcEiGgR4dl01wSKUzWZo0gzhEPnTx/trD9+eFuGLAwDBEvcwNlnfwRZ4zJCP
+C4VOfPrxrtVtzwYdwYvxcm1sFm/ZfN9G4Cn2QG79k7WRkuCIjkoeEL/5HYSLLNWz
+W+ClMTQZnKd/dsT1/MUQhFruZXmGt7fTg7/cyRqFj7xzaBZDXhgHSv62aMIvq9DF
+DYvlmLq8gmcmcPnFNw3juUB7tkwYxz4PSWF2j91KfVFCL8AXwUip5BTpWO3vo8dU
+/Hc9/98Q+SaOF46KTkoFlR3wXtq8ynee8XeIRyecuyFAVkAmky8BtN9JY4CuJzI3
+RCAhSQ/uM1jpWysT4cvIPFb1BrgdyXF1nKsvlb2OGLO9SUWD/M2s6q0GRDG2tqxf
+xLACCakC4TLOX9sMGoTJcuNk9uEJYG93Z4xtRJzPxT/nWKqucQU1qcK/m4AG8Kod
+HAfJNHx1Cqks7qIcSTmih3+YMuwLeGA10kjytGXumCIEWq0W4oocJRdZjm5223I1
+MUU1mv8GaJXYRlKt9snyhClC87Xwc5PELLQNKe6QoIEeschNgqwWNsl84pBnYig8
+PotUkVS5EJplmJ466wkYoj46K4Rt8ZWAl3VrLTGZdCm+IypsavOCmdf+fIWYUtFn
+CRvajgwuJFtMU0ULbj4Adv3DDQAkc5ADyxeRYEjDt+8Ci+xUkMybrn8YtHamZDou
+FGPae3qZ7klBGOPusKJ6oP/mpCEwq6T/2pnSSW72mPLvGiZ7+0wGXfpsHYPLUggY
+aMNm+zo8ZqM6/gi4ZO2FMpjU5KeRtvATWZL8ict8Yl+D4Wf70HzGVC2XnJCPm+4o
+iJsY1hnFJcB2NUR0+zkUeDLFgpZmhs48BhvOcYcub49T/tO4UKzRTIGjOwW2scI3
+JwjbEXGJg06BjXOxlJsjdQXU8Yu5jcaDJGNk0HnvYbf9mlzbTlnpTSpeoQN7jKRg
+GpaJwrlFZ/cESrUTWp1by1fZ4t87MTstIDHs4RBAhh3rgQo/q8OjMj2VqEL8cjji
+eLAcMwCE+0mS8ncQU5qjQOSpBKw07idDNc0Fk3rKnXlLRrOf6IlyfO6Rl3xCbIHF
+pjM4pYat2QrxzT8cG0q0GbVgEIryzN0W0Lb49ZXMdqrRaBfJCsq/CelYa0U99ehg
+jjm2zbHKhUD8VrbWE3BXyTJbJTNnnCtRXk+tpX4SAhdBhPjmxe4AmiTCqfIclT+J
++saebNg7VnRRRUGobnsPJz3089bTJ90Z5DAqmxPk8m2Y47PBWUYaRPAvajcIMIie
+t1cIFEGzDbhZvs/+SFhONesJMu1S9cGBMQ3MPBB0NrFguZH/8NCd7hMZ8RsrFz4G
+v5p/LH0L3hM91hclu/+5o6lVfkOlOhh2fZ+OLuD4HmTyePYdhtaFI4y2VBvi2NG+
+O4El046jwIWIj0oqbJLC+rQmpIK9fRwAzqhHuq7aEn3FTW2NOcFY824bDgbxQlbQ
+Xx0hxFOGLEEyW2SQoVKdMbFJnDY+oTiiqgoyaSztFViGv4pXvIt1IrtpGvFEyXjE
+tMcrwBUSjFldzEeBMrTGGq5OTMMIKnnaX5E/q+95zIKtOB7iuO+6SMY/gK4yy+Dn
+8YrvQORTzSEdooHiQx8iQOWIMTG07FAVIQDObJ8caSpTsvNsFNOrA7/qn5o0FdIb
+9rP2+BU1JvWK52FyuhPXwX6mKcimQouWXLpZohotR1/3TNkaaG3zIqhAv2s6gEoQ
+U1HxHIv1gcoVZ5HSk3UTZV7riX8m9r24mPdWF1laIaQqt9hzMRjhNfCvnaFA9JxW
+miuWkQ34qDiInn+HOZtNa24jZw/9hI1I3hjCCQhlxmTpN5mVKNzstBFRMF0Z7J5o
+VBMw1O7RhuMThD4MgNHWTJWCtRUPkL3XAdtzMCqYsezD2sdpXkX3eF+fSgjYLFXK
+hSp2+Psdm7R03L+ABmpvjuvBOQj/YZecBOQSh9a+bgv0ZSWaJe0GQoq/R2KZ/qYP
+KgNtsesaLDboVWutfUnOTXYf3cKK040ak93pm7p1guzHDOCYxac4TJ09ruwa6UJ9
+yTei/teLGRFspuXmR1hPl3cI4225aaFyIKXU+TxYwDz29t1QRwdSAMvtXodo/Enl
+4ZE7h2PEJqlxsDcs8whTcE2GUwZ7bOd3+QOThUDcFxMNzEzU9Znog5uFkjWwO4fy
+lLsAaL++8W+EOKO+lnYPgV4URUoLu+Ig0IxVQJl/kIR43TSFSH8y53xwfPi3Sz3l
+xu+dJF0eJjD/yWz3JG46PxguE9z+ivbYVa5/96Ss4LH9j+QqOEdC/mwnsc8hN8Ql
+WutXPdCmGtGL2czNvwgshPBNiiQXrxtMLtmx5upEwzljFK0lLxQ4GcICKlY0MLip
+EmwhPDVJxy0xiHCdOMvC9UBx2/PXCZyCiOVnbdqv3nc5lRtpsP+Q6ZtiiCrlJldY
+AQhjulPhuO7UpCV+z0jtc9iPqtTEp0LrMCgyZZrQydmioESAz/CLOhywxfshCuOJ
+OErmlyAXhz8tbC6W8tt9n2R9Tvv1bYmkw+3nL9S/q6b5ZZTtcpp1LwkF1P36bLSe
+yf5LjBbhfbt99FZnQG3ngmfH3my9Q8XkK+n4flowBsZfLa9d2SiffOHVAklrIJtL
+SI9nsGfiHBfi5oAy5NQOyT+v1I7ENPqcdWDLDh4jjsOIoN/+DauC0JYx1Sd8MRxZ
+ypZ3mJdVjUZFPg9ihcSnpWQmuOrCYlorGaInX3Gh9ylqCFPnMBMs91iHHfs6Pr2s
+gxHQYBzNOST30l1NEbNZP+94OJg7u1BU/gIXYAFfBCZ/O7l3cbkxNvRRaqJH14rt
+xn75WTmtnaqPbog7Uinpmt7OfgxYqY+MGH6JboftCmWpeqr7547akioKkViL4P1E
+eT2yVVZpSOwQaTDfrgUCxT32r7B26ma5GE4nniF0STn2PlOrEljfmFZ0Gdi++qKN
+Ohylbtq8qwW8p8W6I6xRZPhCKSgGh9e/p1mkN9SofAkQmVRVPrl4Go1sZvwYAnG1
+sxjeeHBdeyyhd8zVw3w9Ouzyq3hnOee5oQF5VojGVmR5PxLcQ6aTemDOx+JldKIY
+eK5z7R5RqrLk8obJs1f6fkJyEnhvkiPhpUrHlbXD4QIuww2TBqubjQvIMsQZKJa+
+MQ/2NFTvXttMe1kWoVQUZKMQZRVI4oHvC/4QSOHhUhCDuTR8brCSOSjS9ZN9IqwH
+EHFkNY/ufQJKCCohIu7XpA7hiVw0+uejP9el7nhp9bzRsY6udvVhQ0BFwPVwPxMf
+pdUBvCGtDdMQvMLGmVEC+aft2vCPNzPfnY0MqBodJUcqF23vRBtzjEcjgPbTnOn+
++DhPQ3Bq4p+h3KLd33MDyh1GSznZX+bikvSu7skvkEZJb+tmoR306LCHvuC5pB/6
+Hed6VuHK65wgG4gKVCJsXbVw7wxyaaWsGaSIUGb4bU+1hmWkLmtoPrEHwoZYjdEA
+PWb2Wqk+NQdqutuJ89z4/k/Gm000wGhftTyOiIB7aeYf58SOZ6fu6MR8iguxJJXK
+AcJWBET8iSnAQ5WJ4BxAVKjSmwEV/NcYOxyltQmHtxamP4678BqYIb8umkg8qd2V
+lZxyIL7fAbfars5cwdoFCn1BwFnnsTiGNO5u8udDkHBSBHTuCvkqTVULueXZ4s9l
+vJ5ph3+GC6WvHhU4TZYacNhtlb6L67/WlBZh3Gv1HjkwnFH3ukx1i/XSiF/xa+nr
+3FA32uxjej5wNOg34vSswWiBi1zaPBWS+lbm9vJizsSOzk4ktRhrMiwzhLYM9HYM
+Eri8XTcWliTi21wdbC4HesWZIUEC3GYwxO7qjw3UMGyTyZ9cZIjQQnknxSFUu0m5
+e9GQmLmePIdVWS76KwvHEvJFG9Zg2/a6y71A+trDE2RgSyobWikwBr7tou5z8Db1
+Cyr++B4JAGJM9R9ccPB/i23llsyDzjdHaxLVy2RfYE7gKrV7ycPRaC8fgiw/dG/t
+sipwFAMTtQGDUYsFHVlN7fN0J0fjBd50CbAFzVYDWaYzIiItgOtZsQzoH8nB02A8
+GvL5EMhaKGX4pd3J4VqAPEv9F5ZLg78n7yUgQYbfJjKgftNjUno//ZeqBISCQGdf
+iPgBMX1JONZ4SR1szbG/lyWVuqaGZMJLV0C/J7c58tm5E9g7KTPnJORwQAhzqAA1
+CmI5Q5xX1tg74JrksLKG5SrUtmBUWST3lCv9LiKS2CEZ3ZYG66aNS7LtYIFUThBf
+mg0vaQfl0w+l2hPPkH4cx7tgPuOBF4LeqZ0gixcFQ6e0UAaNqDcgvo+qiW9J0Gdy
+uiFFpMbh+ASaEa9DtkDKyJBvmtzL/nGJg+JtagiCAaB1x3LI5PxmqvsIjDcy+K+O
+PNVBoWxvouGfaWcqjJRjm/zfVPAB8tIR8/6HMi0s+YasCbPcGPtHozIfb0z8cdpH
+D4Tby45vVsf5NoT6suGmNz3dY7pDZsvmYLVUbT/ZQEXXoE9blRGjitCr3i/h+28z
+LtU/zmOsturmPFF9/ZmjHcXhP4SnEFE6smiEDXvaszMt/j1q0jOODK8wkhwNfR3J
+d4gGVMsf5a0agiKg+AwGVEIGqrRRnv+djQswbIaJWNkeHOfBvNK9qczlqE8KOdQl
+/JA0QQnD/y14yqe0JGGod79I3wvL7XRIOIQ/Uvi3g+Fqs1BlBHjgPAyl9dZK7joP
+IG/ZR0fC/NhqnVPQahC3PklAsprNjWElg3fcerG2umTJmm2QG1u/DoeziWI7A/JT
+wHgezmpg4o0s+ryfpLzhw6dx7sOhKINdaIdl5H8lJQMy4Vd23h50RYkWOXvB7+qP
+jA5/fkOvPKCRLxCjM+2tV8F0HngOuWpY7/IrDMkXEv3K+vFY/yLbles7qIdYvPq1
+zDah9uo/ZdayUDS/Q/wgMwsPh3dRU/fVxINuDtW9YSSktzRmIvRDhIu/ZI2F+HVV
+giXePNd5Xx+WxJ+LEmET2y93JItJ9BAyqdjrgWlllYjxtBCUYseeOwqiovevOcB5
+zcgyuI63VGUQwOq2UOOPbMf9SSSd33iwgo39ndHA2gKEUErP+oA5Gdit6ejVt7mw
+S7Av/Vj7JVhZOkYmgQFgBXPHwgriPG66M25o94F7Mf2SoOic3ykCBmZNTFl9/GR+
+DEzNd9sKWno9MFWfwOH1UVsHoR+ghgru6++Gz5c6tqN6VuMY4A7HvFoS+elSLkza
+w6fBEdEiEKFbOzjhs0xGOaUiYlQwkLDCmiAh3pfqZHwjChojSKqelEqgCG0Ah8LB
+/QdmbqyXzz6LnlAfjvw8s2bWbyVDqaSpGFjrA1z/iCBwSLAYCP3RD3VsmBr/rYJV
+GGgDYsGcCAoVZPUjQ0nYNh8CofYgpMlSiz9UNtdzLMAU4nD3PIqvprpiDbUyf6tf
+REEuBCvaExXcYiG9SPcRfsVPYiDa8ftSlcYmHcEoH7t1vdRy+9sxWGi9oKoLwocG
+muQ4EYaLtFJUgz9jVXktS645oUGQueChJ91S5/v4skxotdTCaXON8HdA08Z0uOfY
+8BvwHE018NycQBhtejRym+JIUTc8kr1+SLNDYiNIJOIzd4RAJGjxDQZUbHCYBMuc
+oYZjrF/Ny/1MDOmdy7DP7YPFkkA4CrNFqqQhvH0XSEOjKU7EWNnQXb9InqXCNK5A
+wFiZhEYv+NmOy8V00IkR5WotErLQ5lrUuGvwb/3WchLMctqq/sC12mpY/kT4rKwa
+Ksf6Pt8Wf+6PbDHITXF969j4Amf7J0LYFuinK7JHrc2+SXv1+l/i0hOlOhTRY44u
+MLxQAys7kVRZ1Q9O3RZunL11flQkR1MjWlgAAsiyEVhSyOSiUJiMkKw+05tF7SPi
+I3c5dAwpU818ACbjHYTOg/FHmJxhFo67Dr+0JyYtE/aRYjdltAkluzAAggVpUayl
+/oeNZeDnE/xZm7Y+r9ekOs/AoM9CbqVvpg2QUwu7dpBpxmgQppZXMcbu35+4G7Wj
+AT7msWFmBdZJQ6Oif8BL9kiWr7zCk5oO9S/tP1cnf5BftsUfcYQ+JxwT4fe8iMxE
+g97+D7w6u0llOeS5hPfEtEDuda3GnH22qdQEUggD7w3HK4R4H1GmTgIvl6WGu5u5
++bRtiG83MofUnJO+GU2m5yDy8FUjsRzhFjCLPmcLoGGXCt0G5nFxJTm8OyHSYWx2
+yfAzFzwPdfPvacDK0lAdV2jPARnx9dlEvompP3/CHjTI98bmMHh2W1e4WnDxn3P2
+eFX3rqjGsBUuVRVLf000CJnJsbgyLD7/r7XD9iwIEUNhrtsLI2y8ZvUsZdplBwvz
+dCGSMsRR/poaELBF/Lh75q5Va3zBjH/O/S5kL5Rl2TNiZaqQJcl1E8ANe3q8m1B7
++HL/2DcSs4XyTDlnxdEwycXo4hY8GUMF8Z/V/IO1WLyZeS2VgDncDaqai82D2/Ic
+3luZgg/Zx+K07Mg9NuHky9u6M/ibfFWlAfGpKiKpeyZlnF3bk3grsg+2Nthh+iN2
+EicpPb99Ky7kUp8AYuKrnzywx0VaSK4o6e0+yb+EYMmaxV1DZGZ92746T6XhpFLx
+sDh8fL73thfbw47PB4gFp/N6jXAw50nCI7KcpaBtWTACsP5g7IVgImk0MQm20Nth
+zUYbOVCX6hqbhWhmvFulHWXenrjCuoo9yZgFWGhyF7xuqsT+bXqrZ3Hz5I8elD2O
+CD0UiopB0z+TJIO8+UWhugxmkfMK4T6UQA5SwIq2MPM89mtu43nqh2Pvu9IBKHZT
+xSC2clPNiHeGgcR+2ossEXt+vCnAIW819GjEIQq6uQKfnhMeqgY0Dzj8ofisNzL/
+3ry48LzZOc4xtJRU7IdHPwFUYeI6QdR0ZwBymakTlYTKTQ/r2kx6IDO4VjMx8wvZ
+DstXiwzFf9+Wwke1RzvmfvjpektujfsvfOaYeYqeb5z02RXjFJgHpbi5bW8yV++8
+VnaDBZ1xYf6JcnXVNRxMn0RooafJTq0vaXvll07cXnRVav0LJByjNpBkLSK+6sS+
+fCnO5QecTd/AxlWaIzUYiRtoj8avSRCimUhEWuooSORs+olZT8UgwCSovfIL78m/
+rBYO4g65Nh/XaLLO1aucRZSWSkmkI2YyRsBeiuINRI9MNcmRwWWmfKIN+o3YveG+
+51ol/Vd3HaNeInllB1klaSTaD5IGF1JnE+noO0uqdupbk8gSUqTvwbDIEDQCVGEH
+dEcONRRoZTGEMG1S1edKa9iiyrX/COjUfAsPOHGwDoNNnfu+Nn0x6n+qj8Atqdba
+n/FANj7gITum1RDZc/TY71bGgL1/PjkrS5YzHS8U76NqkmRrZUyKHZEwQjG+Yrpj
+zipabdfEmpum12LD7QoS6lqrFWDGfD5rL1ZtQfagfXoYSXcbTuMy3FRCcZnv2QWx
+jGD+NDSc/NwTs030WW1GViRvgh/R9Q8ZiELxJ00nVjKuaBnogWFSUOayXmYrprWd
+La8s0OdArywPVJ/rOpuVdhQRsRp7HeubDReKuW60wOFv2rnhpTwSqkFWLj4X3kXi
+qhz0c+bGOJzn69mop5Z0kfcJgQlEHwg81fY+j8u4+xacMaCN+Z+V2QHiZrrSxUdB
+jJnrVaAvsN4kgq/xogu0EXHU6Y8bZT10yEStXhOgdXthuJJ62RN1419uOQ0SCVow
+JmScOTScOHHUdR3YISFOK0J6MDVx0hMbTaP5lANojGFP9N1RKtX2BVyriTYemcZ7
+OzHEB0/jICfdBIstZ+Vj2KL/EibEnDA/9N5M+7R3UVhb7aAf1LSmA5pmFixphBtI
+Lj6yzNEDCiOMH2ppGKaAS3DiFRONRCXx+ebHAUAiVRYpf51pihm/0UXr8gSZSZI2
+BVQOEPoADOMzn+Izo45ecJJwDRLKJCP73u94HB86V2PBuFM+Qivfcd/WRcZUgSF+
+23/PMsKspgimbgluJtCAbPEVhcFir7UVvHC+SvXcCAcAoM0Goh8zwIpOzMsGXVVo
+qfAGWT16jsa1qYCAlRTWcDBblDyqmbf4nGEOjq6HZH98umB1cB9G7dtdNw3TOzGS
+h+azJpfsthtZTNuBgJPcS0Ouw3szywiqunvNOHmJ+FIYhAzm7S5MIpjEQTLO5h/y
+7r1fj8w1E6++nCN5vaqHnlG3K4Nfb5h2DFUeLUXp70Ko0x7yxxVgaPngdHwo7rDB
+0VYu3B1YIn0dWalbwyUVLQE5OXpthd9bhfZfVKk+CANPfaXtB/xwel2ccrA7LL26
+pGI2FxAZRllqIf9/dLa3er/nRLC66U3x9oEQBNJscF+2PUfnXPjul2ySBVABlWp6
+l+euGdWRzceOpslr4KL8OUZiwI9TXJkuXDF3xTxUlWUa3SUyuLaLZzGZag7w34KC
+NxKAw1brx9PIbkyf655/2P9XM6nh/bQxMzuR23wFRHNHnjs5Q4I8Tceu7Ncvb4b3
+c043g18miks0SHMgEzBYhj6uFnNjydQBn/FHukunm6MkpvXlW2k01uZkCuZnx6Or
+3UNTcDjiheMGsPMihgQ6kzzdEDZrp330r7lGAB0dIK0Ecaa3urNl3xV56E6Oo322
+4N9zP0s7DWwiJgS9qdtmqKKqt40pIvhUhXX0+bq9oI+XKDGghKkifT8KsAKR6JOc
+7RNisAYlmQKQXRiNvBUfLhp4Q+K6zX9oeNzQUyIy7rjtTKstr/Yv3WLlS0t+yZEJ
+aGxg35ViYQ+tksC5SRdt5ktaw5KyV3QZ7k2BropfRgIHn74x76tsHTFwjaa4Fdpq
+04k3+kTGjHxVpHyvJ1p9Y7/CJLnUiBrStt0ZADOww/YVjHI0JaC4857DsaiNLZYc
+smgjsA5znuKZR+gzKudKlllCW84D/kB3tXuXEf5Mjqr/9pkw0Y1JCmcO75i9ggl1
++TIcLKDoF1HZDOA/NjLTybPmOyHrFhm9JZRVgWeqgfCin+ge9u66QyjWiiP06B58
+9xKXTVj6k+pv0Q2s6vUDNmip53hnwdxmKXN0ZKdI8l8ZNhKUT0KlKgLOp8WTj5um
+BcT8ofKfuxz1Y1NAEu8k4a7rjcmvLW4e3D5ja/GDDXucgbYZn0V11WtcPQ2AH0AQ
+rvsfhrU/ha1d1h9GLPV8Mdzo+w71GNCRe4lCBkNyw7yDA9pbZHcfhL0pXQwkLc/N
+iOyCNo2OBDObO/higGMRccihp20oax80TZ1tmK1i1qqsIYQyRNvNh0CCYgKw3mcD
+xO98WkDIjrx9gdiiG5qraqlprp/SrHWri7cRwCPSesZ0tPYEakKQ/JdCpaBen2Pi
+BbkeaI/ipnyYvppjTBj7DCdc7IUtvC/RBYIa5OiRKt+fczuT/oxWs2PmTKEENvNF
+S9Jul8fuxKj6OHdXikZKe7zK1rG9VrVes3nqNDFyAKLOZBdqrXD0XJxsatGAQquT
+A97BGMyVS0Jy7j8api1vr3ZFon+pPKbqa4PSOydBsOAySrzRK4XipGyROCVuBQzv
+jruSpOOCFBHs5bINSzOBNfqCIsrCk/6nqiPJdvZL+qewkMfpuhWorGk2PNN6v7js
+IUZ9VjNQ5ZWBOj3IjyG9p7y1VtVobekI9fuYsHCPBYEOMo4jStBN5NkIeLj0UcOX
++6ICJbWgNLZVYYDlmIg+WcWGRZF/kz6bbHt4Gbi+sijgeBNYogUrXbdP1u6cf5o5
+CBKCutyAO0tuKN30RrkrRfjhiaYxGNjwVA8ExYT6uUc9YVJQUuvHJPtVZEPX9fsl
+PjOfotPHOQ9Rse6ShNmk7JCJm1lV+jSCrhTKZ/vRhU5bbdfiF7486ujFhqAVoJeG
+agzBy87onhcMFTRsAOL+NNQX8CdLyCBdRZjRHGS+StwHrL7chn2BfAkely9TEWYD
+4Ur4yifuuPixS/zOlK0e1dddra3sLf/9WpD9LSra7jOdx3MDN/TB0g4hgbtnVzIs
++XCPo98rPyIsACOt5K1ffVsBX/3TdfJwLuEseGudG/ETdrsXuRfpcHgDAMRHj9RP
++3zeU9ld8EQZMNK1bv3JMiUDNndbqlSbxxVzUBP4gfVagO6YP0KY5v3FnXvmr9+C
+YCw8PyN2EVfEiCS3VIf8LJrUWdDN4exOn6rkt4eU79yVWcnBAlzrivz5ft63rQKf
+2E2xwygYxrlFwWBsV4Wa7ZPKv/OYhRYBLK2mCP/4J6tD+iL8vGDr9GcHQ3SY6Yve
+VmSSZmatQw3V/r828zEJoZqWnI5dJ4iKrhS9+vQg2K0jsZEQJOZDA0Rnw9ZVRdNt
+IvRNOkoqibM6u5VMqIb0ctIB15eBZpAQPvumHEAKKeeU/z7ZoHY2WKWHtSm5wyIh
+708RQI1ZcaItIW91mpMY3zrICl9XmJF5SAe57EIrsnx4wLp7m4nGfoLYpS73MZWm
+P2cgyk81Z6vBmq4TLxENZs3Zyfn7QFIGLqigWoCiRy6/fkicRBvCczzwiPML+9hh
+28PlX4OA5UmWnx8mp/sA2eK/4cqCHuYjifW2RGyDyveDiNW2rDQaeHrSDk6PhOQm
+F3vz+87RQNl6UoLG84KiVfws7aItY905HyqSSCjg51vHzSMgQ26t5l8DJsm7mj1G
+pH9KwzGOfvfOIwQP/kbMOAeNhClrfplZ3WzW9PapVF7QcKqULDdB4xTMyxZQwV26
+O2a94s6+oBE9Aj01RYjK48r++06nNvuBhGoo4kns6XRI7TAG+yWIyT3P9kOdHZjW
+r/2S1E4XAsj1QH8iy/JQScn/QX8fIIYzpzvByuLT3yrf84q7LSC9uPW1Qyli3B5K
+BubjabfdB5tGHlzRcYqu22tygsO6v2s4MoNucnjRZM889mtxO6CwfWGE94z0pFdY
+3lSMQq57mx9+StDHubY8IZPpFm28GH1rliPx/uHqlEGEHhU5wHEKAmKoVVRF/++7
+RLW3XOoq5rKr7OSkSRPa4IjSOkSWIgZ3lj47CeQ8DZGiOod4lBNcLlEBW/o6Q3iB
+zPtKK/eyNnyU9HefSJDgZ0fBrnLtdZ6CJoJ766APgZua+2Du//WEW5M3VY+K9z60
+mRLggaHDeUEKSvtWDdH8ZGxjei36T3f6//HkddSDJg79is+w8v+8YykNIIfi0TtH
+c0Re2Xs8jhHCc6i25q0eRIqeGq4SeRTpoVrdABj/srvXBUx96yZE+AYqOiOp0CV7
+6XVOO3yto0NjjIQA4Yu0nV8HmHC33LXYy0Nld2EyCH9dBPuzTZmrxXhh2KMCXUWs
+/wJsqlNYMiQoOu5ZHhv3Rg==
+`pragma protect end_protected
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_eth_link_fault_generation/mentor/altera_eth_link_fault_generation.v b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_eth_link_fault_generation/mentor/altera_eth_link_fault_generation.v
new file mode 100644
index 0000000000..69c400f319
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_eth_link_fault_generation/mentor/altera_eth_link_fault_generation.v
@@ -0,0 +1,417 @@
+// Copyright (C) Altera Corporation. All rights reserved.
+// This simulation model contains highly confidential and
+// proprietary information of Altera and is being provided
+// in accordance with and subject to the protections of the
+// applicable Altera Program License Subscription Agreement
+// which governs its use and disclosure. Your use of Altera
+// Corporation's design tools, logic functions and other
+// software and tools, and its AMPP partner logic functions,
+// and any output files any of the foregoing (including device
+// programming or simulation files), and any associated
+// documentation or information are expressly subject to the
+// terms and conditions of the Altera Program License Subscription
+// Agreement, Altera MegaCore Function License Agreement, or other
+// applicable license agreement, including, without limitation,
+// that your use is for the sole purpose of simulating designs
+// for use exclusively in logic devices manufactured by Altera and sold
+// by Altera or its authorized distributors. Please refer to the
+// applicable agreement for further details. Altera products and
+// services are protected under numerous U.S. and foreign patents,
+// maskwork rights, copyrights and other intellectual property laws.
+// Altera assumes no responsibility or liability arising out of the
+// application or use of this simulation model.
+// ACDS 11.1sp2 linux32 Build 259 01/26/2012
+// encrypted_file_type : mentor_tagged
+`pragma protect begin_protected
+`pragma protect version = 1
+`pragma protect encrypt_agent = "Model Technology", encrypt_agent_info = "6.6c"
+`pragma protect author = "Altera"
+`pragma protect data_method = "aes128-cbc"
+`pragma protect key_keyowner = "MTI" , key_keyname = "MGC-DVT-MTI" , key_method = "rsa"
+`pragma protect key_block encoding = (enctype = "base64", line_length = 64, bytes = 128)
+kPZNqVeGxbphvTTXr0t1vUrTRFGsWmG/I0cLBdhhem85TOHehFj24Bf0yWg+bqwi
+PYAcXTqN2GuCjhG0NN+89sAGQugqP9bwuEjNYZF/0esxpGmBo2kwBM0d9OV0z2cC
+CRIvwwB4rU0mZ9Me22CCBX5dYg+e1+9LhgT3Ss2uSQQ=
+`pragma protect data_block encoding = (enctype = "base64", line_length = 64, bytes = 18272)
+REg5/YMJkCh5MNbK9ypXqyBYBGQ4iygNprt40c6+AiNmmV6gHKG8hfip8tsf36jX
+0D2OCqtdWx4LXD1MczKrgLzv5NRSGEbVowLy9mDr+9rCEoAWNOSUunybXozkzi+p
+z6woOjOBFBJEDwntCu7Pf1Tp0xKy3mc4Vh3oHlzWYcymAZTyHjvcaF6G0+Yj+Bai
+uMWtMcensU1Vl5CktFjkfUCZTAoiZyyGIdn2Ku1wTeDpvNGHny2KjGkcdPmAc7z7
+LtxydEEH5Ihu5F+5glgqsQ5g/IBBx/b2k016nla7+tOf3B3MA+jWlPWkrHFeg7AS
+86s383T10twEdC+h++I4h4ZKdhlQBbg8A+h2dTOBwYIhjgHsS1n9UJwPUSbiUeiA
+fbhrV5LbizvAcj/mIrg/tmuMuWrlwUkAAX99P21u1Ehf6pXGFpT/aMBpVYBc/U4G
+nwrR3z4y4YhtnTT+P29bIFHjlv3AQwz5MFYdLOk1keyVIZYn0nBbmrUxrnZO0ZmH
+/i5DexKFUu/G+BFqXeLufimybU42aT5MhcHGgo1egkkLWHeVK5GUGgWjruwe/znH
+dZgizSZ5KL7aFF+KM83SCEL+bacZ+REkcIwys1gY9VrjXxHQpQNZmg+EIcEIiCq/
+6M+uC6f+Dn8qadbgFn2P2s43fV0Lf0hpGdahL6q0Zmde4o4AgMgnULN3eQwC4Obn
+T/ak+f7VOtRFccLQsUTa3aBiyAq4R/8moqdVPwvXAOzLfPkLepoR+5Y434qZd3+m
+nUc68AFwZcA1Fo3orB3YbOx+/IeuGWe6nUQSvb8j0IsaUuMv/oy3OrNiv+5TUw8o
+RzBElJtNu2mtcm3ptObgIk/+/f47zBiK+c/0peNbrq3gOx1DiVUrSE4BQU+PZsBG
+d6br+rlMasyhaxEBEkWwyVcl66QuHXnLi6WUrDPhT7zcsq5cy4lcRvaxHpRGKphw
+b/mPj5pnDxvDzeSW0fQjbG6FSRM24G96hyRFGQO4hBpyyoLrgYZlBU27lQ4s1glN
+nLykftUHrqUtrHvD+IQ60p/XzKwcYvaP1cbbrqH/lFzFPKTkGMrAyTRJoZ+9b7iL
+yc8XrBL60hUzrlvMFHY+yiVE7QXmcgJ3kc9X5osIFgUa6DYdkLTZc9hhPcW2uIVp
+wU/MfPkGi6PX8l1+Uadc+V+kSvMUT2IRxog042eBUgWnSqVM2ayINzcNqrKng0UQ
+EIhq6ZNQGSZb1FiIOdSp/c3EUD0VBfZLHfbAV2rylzcOLGK68XENm0UzcJ/ZGrNd
+W4FTyn7gAkNo2aes6B5KQTbT4VOqJbA5PDszDeU4UtZUq6KObsdNCckTZZ71xzEK
+ERJTTcMamxdd7QFlCahhADwSlZ2nt2DPTsQPJLLTutibSp1BXu2L5BWTn4drXYiH
+XkRFOc9DLRSqPjF5qeOfcP60HMABOX17Tb8s/DpoMMhj+AYFiiBDKmCuc4zOJxCt
+6C0NYNO1jDNxTzwdor53fgqLQSMn6qk49Zz+6ROuBGXEHC97UVrwP4yRVqaruBPT
+xX69PxO/cWetjWzXEbJ6tDd5u51WFl2mGPgXh/mdDJFoBTcIrB5ikay3sVXxXpK3
+AlSkYm8Dtljfx7SdVqzH6TSDdyPG7zwEZuKjhCCATvlyk+k8ZN/l1MJ4aAHgZSXj
+TUTZd+/r06hiQzUR+/PERPgZovotk2fZkx3IKglonRGX/AkzNnp/usHpDyzdHSdT
+7uJK85aCqKvfqUnMFfnuOIhLVgOQ0KzmmKF7rrHVUW3KLTuA6Ukc663kOIYihjBp
++XN7EfuHuIbWorWJlqnUs2be9gBzaBSkfSMXA5wOmQmbiVnXzsv0MaauzGW/UMLE
+f493+ca0YaxdqXBy/mQNelBk1bQXVFdirPqiWD4t5uk3E8Y+6N9pIS2efJWArcHQ
+1Z+Vkocnu6/J0iiQ3I9aumTy5s+nC4AWPEnpyUEJnDlYHy8MGtFRzbVyNfj1L+pp
+eQY+VLl0An6ubtefiZ0n/eDNrNWxK+4zSgfGfbQGhkWj6a0Vw8fmvKooPZISphrH
+rq0cOjVd7u52MTuxgJjdkEkdX9l4s9Nez2l5AJoXIrjXAECys1d+aIu14ZggLSXo
+T+TfLNtSW/tkmfiQyzPVD+LrTYED3a6mtYuMNTIopJWJXmeLX/g227EF4oATxIvz
+cbbBCbS6mujUcSlH/vKu+UKz8/d5HBcrgwT9pQHsabm+rR5pZYg7Apu3kgBK4C52
+hYeB5Ggi/T+lGYuy8aYPEKoj0zU91lRg5Vs4FsyXwuwrux/PjQM0lj//DpLNAoZr
+3VEs+uGfh/FpGk+MjWppfslYwWznnnRueu9Y5lPEzog/j2WR72J9rHOFSbVoqxIc
+KIzwr7AkE1jP/zKVYoW9pg5OMnNHyfnNsJiK9ImB3RlXv8d6AwbkLJgnO5nJDTph
+BtL922e5pOmcksNo0MHmb4ogZa3tXETwu45r2L0+Bu8/FjIups/N1NyI1vwQQM44
+FIq/u/OX3PTUtkBpo6AZW5e6Kd2UPhWKZ7aqCtrDeIUrrVb8iAgMKNi+twH4ViW/
+Y1P16JEDBzFZQvccT8SM21iMgBc5C8Nz5EEYcEcBO5VNv6Y+Rp5+/ERKO/l9iM7A
+lSfaFa8uHAKXCPlJ9P2IS3b3GBJg9giSfiTXzPXkH8+9fFZKjJ3XYlx234GZe0qP
+wEqgZN4EsTtyvm8H0wFk+mmjpperYYEe/OpPJGoJzfV32AkKYJhvnlKsaQVzEEof
+1IxCfHBj0vU8zMeGZgz9ygH+CYGN58o/XKJKeMyQczbH8+U8liDYwmV2zWL4B9Kp
+KbwjL0XRrWnRvn3vSzZANVcNfoMoyMUutGPHwTGXgCZCc98RoX+Jzwd8QZrwdQix
+Vj4dJkP3LW6UJDotwpuBsk3BfyLbAbM16BNDw2TFOXPDYuUvAo7RQx7o5/PqQPmY
+c6J5qTkOQ0jyxNmI6KKQKw59k2B/c90gzq0PJ4z0dQ130NKLxHiEtVNb0xqwtBU+
+8K+2TVM1DmL4HFS/gkn9tze79AuFjQOerzYJewcjAtuEgbhuUGi+Ym4d8uVBppsr
+Pin5pnmA5R6TjAFouoCCQuMj4rRJCNY55CI1EcY+NM+Gj3mOjtprTuhSl2ewOU28
+ZfwFG3BwPix5jZa2qE2YXQpXGJJCHqqL8BCoJ018V6kP7SZHQ/JH9HEPpUmQ0eGW
+Aok6I8bzV3y2ZC8SnJ3Nr/hdjwg8e/RX5lE/Y140MbpbJu/VPuxA2majGK2PJ7of
+z/4v+O2quFp0cheTb3nDDvSZ2Hmv8d7C8lg3iMwxT/uCBTDUJ+09ZJC/49iRs2Jr
+NfBM52gr24R5gFsqd8PaZuYW+GPsVoNtRK2UPRZdPeRuf8u7lO67u5NRdnSwHl7k
+Uyt8/lttCGXCRw8Veqsc/0Y9sDyO7vhHx3z4hpPZ7Cr6Lc7aXvJ5g05Z7xYXV0Sg
+yZWFmW2wICC0C1cEjHS4Cc44S3tjgn6WUvYSZQusJgtwp/JPyLvMKqwNzDw5np3m
+nUxUll8ZfRLOiDUKyNBr//bdK8+ZQUX1Z2hTjTwb9g9KJgvb49qT6/uLs/qyCK5J
+v4e6nWK2UvSITP9iwEHdaCQ/O8G4041AhmzBg6dYiQzjcA5D9GFPfnDWGY0VAnF0
+SIOPY9b9tQv1naZY+wReC8b1SfCR39LBIYpJrPenKq4taf5c0/90tXe0+V90fCwj
+YwnGugkwSH+3Y2yDtfju2pnWEXMHTdBjgt9UjX3qwFjzRbsr3kn1w7/nxutqQWcr
+ulmZzXiAx6fJPaaZwb7h/0gWtM60PF1+UJStLYkN0FME3X/XS3K3OkYfHO6FycIN
+WuYA8iHqEhXZHdj6eA798rDAF1hiRs5hRyKLuWE7QM6d+jTSQJ3aRaXfYuqklIVI
+Eeu30MSpFnCgrcfoXSqByKvkE2c2Ae/rXuB4JiUUcm6LjYIOsBnblrTozQR2Ga9q
+kezEB9C4YWSMl3YqsYmz+KCTfLE4jEl7PECvuR/JbPJrcRwmGYVPX3Gw8apSmHU7
+4GSIP+ZGHVC0AB7LZyZ2nq4HRVey/FSAnEdk4K7fEqXYCOy+tVMzJCQjQtEDYm7K
+3jUG3YjhncRLWEpFiam3oTiFuQCnErtiYmM6rJQSlU1NcbHOfYzXvhGtEB/dM5Px
+o5ktO8wDsmHVvr+mC+YldC5/UvsG8/qBNq01V3XlHPj5nI8gWzzs/s2gPuYgrUr2
+33doWK4LhV3WOnFiCWawZhFR1u8lXGVVRP7TEmuumn/inRxSRZFciNGCeXJlPkUN
+yvepPGi/iVuvyRS6niZHokEAS7tWAPyTDSQhoZfrHK1OLvj9Hvx6WN66Qs1fI3kL
+MozzUklhAVXUcqeCctRGco+tVQQp2nV4JkFFptciNyDl24ddTTbqCl93dxeXMeI4
+DnOrHOBsXa5IxfMGNvvIjC3i4O5JZ++I9qPgUhFyeow5ZBJ5I6BZrLBQNQ+vLmqf
+/0ExAGbmt9H2GpnKRtC9gKA96X/v4D0Eha37xNhm2bP4RzKvdAthL++sGJKibctQ
+QN5/yk2LXftz8pItFkKqu5tuc3AhTl+iS1ngbEq9rHaO8Bi2eC0ob6pLiWM6dars
+iwdyTvlOO8wl+Bgxu0ekRAX4akAOnYFOHexUOGNkba4PcaQVAq3jwZHc/SGGxE8N
+/jeWQiBJBfCh4fae38x4DJ2LrHFx7oVqTtkUGMNcpQ/tu/eZgHWZ4D4OnyWjTi1F
+RtFtcicXamVas0JOWJLFanjkWWxQMdGdJ9rFKTBmqkbBgLcJnQfVZa7aWlCK6bNo
+WCv+jJ3//OJaL769fK15h+0xczgKjMhTCMXJKFfNZk9v1QqY5ljY1JrltDUPmZah
+CzTQ+zCuFUxuWKezT7f/f3kJg/M4J4C2ce8wnNV8hGwBLo11CeXcCUrNgPdnEeM+
+cIPXlpGN0Msndpdv4YO84QgCP2/WG0mxva7vFKUHkDQN7kSM09imbOD8zT56cdLO
+SqKM3sdjCQ6eFoQ/pcX+SzEQH87oFJ2swCJqhJHdjwC0MAtFd6CyN/YEwfypEJ8w
+1/2qTRUjbauBzGwjFX9/mpZIoM2nIGGwxrMAwqleF+Fq7S/S0Q+53vvv81NvChz1
+gXa0mNWDiC6vkNL9xvCkuHujh93ye2nNtgJ9ZutSUmvMRxck7emI/QWzBfwTw8Zo
+G82rjgQrwmALys2nvCy1//5txZh74KpdtMoe4y1WuYEvhyv06F6WW0YOHciaoCnK
+WG8C8+dkvGKlJ8Ct3H9znR2FtFbjwbjimzEOlf1BFqb+0cVeC+XHF4djuGnCeDMZ
+aXYF3OUYlSr+CRqK8OOp0mANPpOKgHFz10ta15fKiVES1BePlzkUPhigML7j05ao
+IeAtEQzEw4iFls/57WLDIGYH4a2I30zw97fvneUJ5oHP4WpI0qEeRCHmjkJHr5K4
+KcQe/sKlV071Upuoms53EPCSzNRBpnAAE+JBKerJcMLNsWXjGCPk7ky3P2yqYIlV
+Yu7Q0J9tTiRTkuCaQolLGnVJS6LP6kiN2+aThwIpKtaoFEwuna1OZ9rEgsFMXz45
+k02AM2dI4YBTisAltrMLIBSvMM20k9daIubf0HjTV3MEfdOS2baXd3r99iKNcQWE
+nukd8NcEUvPHIh8lzUPYH/cFQ3/qC/lFGOpjdca7Ey0Al41uCDDxCk55fQhH4yrc
+EvaRT3gUKN2kpcGecOYQZcoVnCc6gIJUwcG1vpK5cA/TkzzAYCO/ixiHppd1sZ8C
+8cV3ob94Kis7oMEGaP4SMUyOKOCUHqAznOViJXF9h2k6TNQK8oTdFj0+8+qcW+zU
+aCkrwgvd2vcS5bDoDUpbZX/Ug2myz6208atzG6rKhzhruOEFONYl0qtYVR6SJJqd
+lGlpTfe8TF4SEFqkp+2DAQq3+0E0hbx0XPz+Is/clgcRVOTA7a3Qirvk2Qu1lTs9
+UBsSgOIKyZbHcy2zv0FXaEQOW7xGQew+bspSxmoWb+vRW0ZTQjskv3cnBRNbkUv0
+g8RJGPeU2V5/eZdb92In/Dd7UJig3q68b8oZ4JtO5rivCeGjfXc/w8iXcS2G2QGy
+zr9VwTK+uJZnH3TFB9OEowadCi9wAr2uIna2bE6Tq+taaiLe8xYDW5oV+vEp2hW+
+YKI4gjghbe6P4TAGlGMcTn4RkBjzU/x6F9myWMesKp1SXrY5vbnE8xY1TR//YIcu
+Z/fcNE1tFc2dUFjAL93pxFznQ0T7ur8CI9UMUFDcldXKS8Iv8+K8RNyjwfESzSKK
+8Jxm6tQDJILqo1fyyYkpoU+buv0Gc4THe59b5pExHvdiOXfrCwcNl23OBZcBGIDv
+a1Z3BF68jVJaljD1iAh8so+OcR6nWE0I9Q849OGfKxG8nh6NfZD5NtAQ8r4T+cSP
+67g4/6JQLWSiAvq5qkdibkDoDZaK8ZiETuZBRYpSjmVLP1smgsreXkpcGdTD9NI2
+vpdnLnz8yZFP5x8TVvMgqmiOJwcQBzy19cCxNTfL1AckyJ6NL22gwrBOY4gmI0qf
+cMU6kn3+4/6U7MOKamvqIRDw7kj8VA2dahF1UypmoDLZGWSjLQQwsLWqm44B9LW1
+IJxWqY/Po9uPXdDndAH52nTwxiAzrn7ll4hQcjBY+BzUZPe0rbS0dJCj+hEIH3G0
+4A5Eg9rBEIxTK1f7++GD1M44urm8vyuPxvkoWBe8M1hU7LjqHKglRHVLoBUu3suD
+L27kagNDHWBExw3xt4/11/OLpXncYRAunvHJnUF0STl/rsBlv+5txdAPELKdn68j
+85T53dniJSKHCM8HO+OHSWDLo2+NCHOU8hVc7OertAK3oUDJJ40YSAuH0U6Y0N7W
+5sH0WcRFq9CFiNAqXu36l2hvKBxFTL33DKi65XN7/1yAezhxYwt7PucZtTRlP9EI
+MfzNQULE0Ov6VLX0PihL/eqjYDzuxXEzRJ91ybL5CTTjfhyYRxuc/08hiMuSbvBe
+3i99D9x2i98FnDbnA0tZW6qg977uIxtKcQZ46hSa05+O42WcZWS0w0qHy9rqLysV
+iJznaoIhdR1L47LUsHym+Wb57CzgWkpd6TxjHGnOuXAfswsMVsnwMUHag8CM/fuS
+CO8+yYgdnSyNcDxCP3hpA8cwT0BbnMB5q3Fkwqxz0RUDPzI0nZ1T/OZfyFnpQIVB
+iROEPCHbakRGa3WtApa86AppwQ+HcDKbHNK0qVm+Go4yu79ozbOgEkVzhfEBxOqp
+OCG/tuv4cRsgzvvi6x4enIESikodaJJsRzoC+IaHJpdsmi7MYTbLEwzaN8pIgFed
+wkCPrZ5vC46xWzz6uVRysbMTXYpREjc8WpDL6Z+5XhzYUjpEaPMkP18rShOjW3gj
+JN9RJDDjPjbx+hd9nuzq4KaA/WWXaBvelTpzaFTk6jzvHZaAkmDMlxO02/pE+Diq
+q7SS3j37N/hlzvmaoZWf9zylzX6XcSpSc14XC3apjWBra/h1qsk/HGfCsozTUOHy
+PXJxXKeR6CZbe5TVorAcOYS3WxbvyfuANS1ySq8n9OzuFf1A5hY/CW/RNjrWERZE
+4lrc9zlqNJ2MBRietlcvI3g1yshgkcwofwzRRCBSLyVr/JGjn7v5DDdzaQVM3DAR
+Lrn692+QZ4vpjLYRBksnA1S8/GmPGh1cP6VInYRlMBkrgeVipxLQeOMLNVwBQu9f
+gqdP8vbGIQQn8ea+oxBW/MmwDk2Fy05fCKCQbIuzbacxHuJkeypOoSE4x0+BcmDm
+zCKg47f4caJ2G7yQLqICOb8nLUil+fTGAYKxZFX+Me6ZvoIOIu/r0jV9n0Sdu0l5
+GZwLFWtolJ4u6o0QE0LgyH5MhF/NptPfbRXoY2/iOqfCrqtgU9uSti3qQs8jlMx6
+xD0QwBb0QH5+vtPotYvd37s9cV5uArdXQauNnY1kj3JnqrQVJ8lSCu49B3jtZ9WD
+4Eu0uYwToU5zl7X8JX6HMS5zO05lKg+6hoECFQZvPqebgL2pLOfbiek0oOHgQQFp
+oyxl3VP4JkNW6bm8V57lSipn4yuyOoPq1bYrfrWaZSjDXyWNJpONHkmfK8eBqqZC
+f09zy6ob8ibtuH+qLt2DuU1aJSKgboECImHc2sUTt2awG50w/g9hr4Shp8jZThRT
+rWxOFNf7gyZErcl/PfYlM0n6Z1xsofb1V0iUXuJ5rfq4+AvixIGSTPkaiu5wbWqV
+6GSl9nFXMGmybns0aVxw5OkwaOa71YWSHnF7gb9pw9O3do9mkcT+yAKgxxto3b4J
+SVRhpoOXOcm9Lp+HcJGYNeDjyjhe7Yt+9B94RXz5GUL7Q18ig1etu4mj9+8rODZY
+ZZlzQd74ct4uOjDCmvHLdZpDLBDlEP9j9yn2sFX2BO2jQUnW5oR9kP7B8pchWbEf
+RprOacFBIC43+TBzBSPVewX0t03louSfHYx4m2VmzgcQfodj+1ftHwe6pqNr601T
+cL0yXiOQvEbAT4EX/Wz7/b92fMen82p4GNBYF2O3CSLYJH6y2nNMLak4QYZg19nW
+bZ2GQfXNlLD36RRGd67MeGriqI+IzRTP10MOQ/0caxYTZsyX3zQAevqBAarqwUB8
+PzyfDTUFhpnLRYT9vOsrSPYB275FK6sZ5goljUlk4jWRTOEhAkGDSM7TgNM9Rasr
+kj6Z0xx/w6RUVOaDaE4E8zU8I6utIuioCWxfqPvDHUP3ccq5bLH2D4kp2J6JMEyL
+/DKo7Ay08VKeTH23FHAv69OU9e8fvRUscTGkb3YfXemL1ubd2dAJ096KXe8e5Zo3
+Ja5g7pxs5eTpbumkp7tN7pUVEcP+IeUl+gB7csdPGWMm2/fxZ4XwcYHDUzfInQq4
+V8hwv+lySpE/JyVIs5zhb2HIyjO9mLLajfoVe6Mg4ak2wdtPRQ1s5zkFYtOfxypr
+TarvQaNmRE6aDF9kdc6z1NnyfZgK3Uc8VTm5DMrL35Ssj6aIt7r60v9yW0GUx8Xh
+8zGgQlTtgGH+UbXLZrDfzKYQiXI1ofy8zl7gSOCX1K3/xNqK2lRoSsVzLEu+QmQB
+NFlWgar9Dnm83BZx3qcgPw7HLBZXq6AQtuO6L9XRweSwNqAyKFpS6/s4PVzU0E/2
+nqK0dW+G0FFb3Tlrhh/7uyFNgEfXE0P2UsuXHmtLSP6sjNpvobfV+Hlnk8EFjFC5
+qPwIlx9+siSiQr5skZpaD+bmiWMhc1C1PXB2U7TZBXcutNvYGe0771/tRR/cfOqZ
+jGrT/pnnvCGc3mHMMZmqleNoIfk/HHwIx061XUkRH5kr3LqC6ekWy+r1uu+wsnjn
+cZao4MP9ujkWJng6roTcNUlMb7gN36wht4HzMWzH+rxChTbFzHcaGuYDTGKCFqMc
+uC4VnTdOdqg4kYR0enS7j9MFyGpteW8kRdbJSjTivuzjgehu5H/3pKoE2OMGp/lA
+zQq4AzV2y85GgruZxx0mJG5TxUZp7m4BHgRUtvQyIRGgX5sDH1LEBiJl0a23oMUt
+mWIyU9g4BIZXC3LrsSG0d7pOQAWbOs+qtoOOQUNvRNDjKqxNleSuhjGJRQMBmDW2
+nkxd8WBr5L3SAxY4lQHWOH/b3f/gAIxLOth6mNtUqO2evepqLBVqEadJn4vKuIWK
+2Cw9Yx3F3DIsznpfm4u0T23gow0T/CEgqUTZrcRUr9yVBOktcQ3ud3GDrKqThHA1
+pNNXEiEAmPIaaB5CtC/FPZkxjHXjc06J98GGGScm3UTAPTh1lXnEFhWpmiad/6vu
+AD62SKZpZdpS7RRCcJEY3Asm1+nEQ8RveAOyNDYnyO6uQMO5KbV+CqgK8d/JCBZV
+Uf90xibTv6vamDL24vWB9T0dwXTjw9zXe+Xh2JZK32OlFPRtDILehn4kEzYi16tu
+YZGHNoILXjmbdPgtG0/fBrn7jl41GcbHsFKUd5vDeYVxYhk3PgCYxmTHs4g9kbhB
+XuPMHoEP0Y2+WsVFJgzPx1ZVLccJ5IjDuzWXFBOx6m06mOGXsmdziIlIjCRGy4YQ
+WdnkKN3bOTnWtG29pyxh1yAVeuSdYvkIh8pZaowicBZAcnOLD1TAuwolWfX+/6Q0
+XXV5J4ceNmyerosWewx4+1+gvpxLEZKvOVzpbZ1EDPMw6V68RwHsOC34OspHAQsv
+EhuIdXeOOtJ7qUR3B1SJ6CPTe24FP5LcDkBU+5n1NrdwEYoxA2OPPPoTHpV9uksi
+tfi31OLH/1U3F2KH5oooJ6EaMuhp5rGatCknpLZ5Jk+/LhK622rFhMZM/mrC/Aom
+86FuTZIuKXcP2Oj0U+3LxdS61rGeUOj0psauOUxs6zeapqDsZa5QsYJUoIeUU8uZ
+JSIzT0IkWgbDBId22PmIPmQHC4fSWeBB58Z2UOAlVQtAk5NQzzR8KL6RqlWDImpk
+MkK3mKepMfN40SO0bz06yFHkdyO0tNlaL7RWdxjwIPFIzw3qgdvxMLsrtUiodus2
+4Ii7RC408hWLhEdo54xUfALHN1lQT/JRk9DGDLc2flgrH9v9TnfQmzWyB8tBbU4G
+ZOoF2HoZMLI1ZxqbUpGDhjTRlsjSUqyJD0D0mhDSs8vFFJQ9gJIKvBQjD4yDhMeO
+CNyveLbyjm/DVsNkKxaw7G51jGpQ4r2Gf5s792yGf33K3O0u9kq88GhilwU1HMsv
+ifpzaepBcWEpoweeBKDib/uVqiJpbEUnSoO/hxTG4X5+aC+t5r8pY0K6a0QzfnWO
+oVSpkMxKxOwi+9XhKMaT6CZerq0FowXS9JLXk9kKfJCPfWkDrldNooK1QqyO80hH
+RrgvfCNcgNYmQquz4RVuI9EACmWvj30tkhFW+URS3jUoJDnZa4TyHXSX9Nlyrudi
+t45APFNaqIeQXi+y3XjfUDTK1Bl/no+7L7eQibGgulBSPrtdl/J0tyIGRfDoXchH
+aosMfxhs/MOUh5yLO7T9Wk8p0KkJYM88+8EsoeNTRojKcpE+EtOs4qFKXaOF4dcw
+bXCEba1e6OL8Lb2Bod62skJjxlNZlNBvQDCc61zw3HNUeg6fk+ReiqNMGLuDRaWE
+iI6dwZbiGmJi6w9P4XemhMKSp7ktDm7ssjRpsQpH9XdhmpVJRVGfK1UX0xtnbjrc
+ngiDc+ptsgaiP9JzUx53a96+/BEjH/B2l9ghGZyNEYSdfVSo1zpsKebk6qKF+eTZ
+8jH8kT/FUt3HLvOFntlG8+O1xTOzsz2MxZ/cYWaTmBHHH0CPRaUjGu3Fg8r1tbfK
+QiNcbBo+oa+tbxipiXvk9XNRPyiPLy8R0jAO7dhiGgrhO2IJf9TDnaLdmPSomEJS
+sQp+CidcB8GRwp5KwNkNu8Miw5LHoUBJLK9Z1EHJp7XOL2l+ip/xrH3Ai32KcG2X
+wWMUe/pqScqQV6E8RgEuSrBqa63kHcoQ/RbRISKN69Ecq10mql8nWXXdcDKieRRF
+DAlWL3q1xHmUGOfOt8yQGMgdVnE+wtps0+UE/j93hUHkVnQPO7hT+qD0wgwUysTQ
+9sU1Q1q+AVmQ4Ermb6Qeel5BzrxdqeWcG6tWFtHxvxURqvXEr85woxr3jeJvv4kK
+PG4ylMI2P4j99rxfSgwCdsQ+ka4fBle45vsnev2IihWfhLIyAZEK7UzQ47Cq1vMx
+gu7D3RQGOndD4980QVKnFjeVWpxS2iPLPVht+uOzGNmziVJxL/1VHxVByZAorr4+
+o12KhqhS5uvInxv5pEBlP8SWS8HGZ5ivyfpbJ/7sFn3MKw1J3ofrIW0SsnaicZ7V
+0NQsvHEgC88YtnLse9eOO6xetluvMc2HGcpA4k6uJJhwB80ZTOrv5PRl2Z7W4xC9
+RJyTYB7/je4k6g83GDIeKOHDglbAhEJZXJu2U282TrTb4o2/GBDJ9alHUSO4TVSB
+nFUOV+H4nic74Qp+A6YWTAynicRTnmA0cXZdosnHkPgpw6JkOtMZn//NnvIQ4ncD
+9+2Ryp0jU5StO+QOL0SpQePCPydBMfPY3hR8NFUfc/LlwUBiCjHMiAJp+BgNnpXo
+pMygKCdUT6VPqAJIAeerVg8ARziZFdU+Py5vqxjOmZzOYNQaSD/h0QDOQ0tDp/it
+f+U7NT1eoCRUrHDNrgCTcUloKg4Ep1toag5PbXldMbYjSbxIKnzrfjFLKES1BAM4
+SKevKFIQaQDQSi2K7+TBjU11dcR16s5NuVhL6E3k6k8Yunm0QWQEad7ZAmMR4aL1
+MwpTbiwWk6jZaxqPcH5ERUXbhoJNehvYG+w4qV8VHwmaw8GCd8kwxwY4hjF7+Yn9
+c1MqBNeZRfVbRKjSJbOutNdpt0DaJXCzyZPyIreFZvarUJ5nN11/ZHeqApFdKmou
+2cL3T3fJ8E7npc51WEtQ4Pmr0q62KT5PO4Tc+cFiLu6BOudulbPi28NbT/GU5LA2
+d3u3SkyRvdULAxGM5lLN1DFc9cI43DW/oHx0OuBot2m6i48EFyEfb5o/GTu32IgK
+r2mmjnaXmOzOzmlKu+tJQwtU0ldJwDJ6JZZTcapPhN1BYyTNNwzUvuK7zP8UwEdY
+gi/SiPzlM+fGgULMgzXPRwkomT2iFKDjkShOQYO/jXbhQA+0dLozX0hpHnq8WpFh
+SXPDpL43TwuM2irmqakmUwLF1i/tuGzlONRTjlkKqROhKV3sm1XPdgiO9RU9M7oT
+xIoitEW/qAd1QewpP9l9jdyFWOYODHFKEss4zjvXORyos2zu2Nq/6HtvOfY7GKz+
+kvAwpmw7LkIG3y1z68ffi7k74QkR0n5WEfvqSfwNDDIUC2/gRBc0vgDwlIgzRRfw
+d8P9qB5spZCvJcmkyT2nSLakmvpJ9nyAdaToGMyMJup4IdIzz8zpLEE2A+v6Lyad
+nNIW6utJQE+P+9OlBgFJzm9KGykla0FVAKhIE0hISkwbG+VPAEMEBC9N0/pZtmRI
+5jN5Kb+AiprAANtEOR1bb86b/NUF9hWVrnpyEDiqaTne023OJoYfJ1B/b3TRmAur
+tcEhqoPnLxGbKRCesNzCw7IQXMiRidnwIXumBbGQvkefkcVql8HiKrQYrPUkimTC
+UkXIU8+M2iiZgYF82DyRPYm88i0Urx4Era+hX7tRYtg5v72ScptHIRxVhHDZjVGO
+hdWaz9/je4RUSNCyBZeIMNMIDkZWzRg93LMpWXuZHNnGfoflEwHSdbmA050guK32
+dd7aq63WG3bM7mMYmnPJQc+1jtTbndyLmVCMPckcKvCpIjKsyQ0IDbdD4gvzk+0k
+YhO5phOHgRMlcxug91omOUGG2SyGk22zBE5ZcBni2akWDCQllf0xGSNQFdhtOa2U
+VOhVc31I4vo69QLLPZUWHuKreNvbURb6AG64BKFp1Moza2L2O/DoQzJc+hz4A77o
+3cfkCR9mMA1Oua6uVSbbp0zLbvE/LY3z/dzq9+phMLE02XAHpken3WVoBHFtk8/0
+F8+netBDFfRAVvPGnLhKvxxO+NiERsIHskwUIYls39RifJ3LjrVjF8MPeH3tcHAS
+AG7g93i99sSDVKOxm/nn8Lp2i0u/hFpl73OBwqdKY/GqvmvcN6dworXrEYK5O7xF
+2EIwVZ4V6OfUItu3gyIEub4J8mUM4pDpHvPrElcDtMNh0Z4XBgq5G0ampYhrvf+5
+Al8Vjrwjb2tFtVEypUfWvOwbcbjDxU3ujbSKRoT5pCp5lk0Q12lmQ8aL8Zc5SoZ4
+aCxuTAhtk6NHqRTQMM1hI4hOmbCK4U1rEEuA6iWs7TXUhGdZmgkYfSrfVsAnTtiY
+Hz78BNNSxS2+h2zzMYeoxHlaAkcBc5hAaT6pneER6SIflr2e2r04B9bKU7nDfW5S
+BLlWKDHOniq1sFv1Ezg39WQPK+OnXsOiGID3je7O834ucvJ4J4Smffi7SluoOe9M
+/qBy13izDDFrE20b8ezNk+5QPWalmx9tTypmgVVTWx8oXoGZBMwP9pP1C5R8C1t/
+nb+Nyk+KCIwBxuZV9KYP3qvTRihpd38ZfBLmb3Yg220vIZkJf9ZTa8PeWMrDSDhY
+MLxTYLIk+Sy4WXiiLzHV1Z2SWEdDWxM9HNgXPTBvkdx1/bcbGiV4KWJUhhrD/W48
+UEmowZIl0puscJo1TE4n0LgDBuGxGan4Xt417kTvou3Hu7krRteQ3b1NELWsMH4e
+NHmNUnlIP7raYRn4enCxi9q1deL6MfHMJYrjAvOt6yqXmLkT14pnQEYqsCYGtk/R
+F7IwOX3DzIJormk9NCCKR+Uu2SAnVg7GhhSDhkj3SJSsbu9uOZCqB7MW1Huzd/1E
+zJxrGyAz+Yg3/uSuAJYCWc0VkIUV2UWHAEYKClZ5iMnSZaP5v2l6arfyQquVuAoJ
+uuwvtgLSveDeYkSZHaOY+P23FVd92IhNwRWJM3GsQZnTAb8rrs7r4G7fEOvAds5N
+PiQUKdKSodI8AHl9SaBMGbAg7wdjfIHH10V2KiVL92PleKUqUR9w11JAhC4GqYQb
+r3ieHPEik962LXL4YUgsWDz9bokRfgPZpse5TcxxQ9SuSI36xs2RXosCLLao0AB6
+e/gp9zvgbZ5czZa6yiHE4+qV3pm1U7DzrawbutdSSBM2iVS3R3FmTTsCEnKJ+2HA
+TZlxHTo8qb/8A5Ks8u/5l0n6lJMJ4C2ianNLRQr/LgwCiFW2jwpSjG2Du1w1GNU7
+6U4YBVUi8IXrBGzAHEZLIZ05Gn9kJSncAoYiu9NKK5+wK55SuivzrlIQ1Y1+r/zk
+9J/IcrSXED6VDvMoImfzT4P6Hg/0CwrVSC/JoyTLs4iXuOgmLl7D9BdQ0ioEXGxI
+uTjpWsxv8wT14YN7yvg0GKHg6y/Qmx6kFwA/ZMpWNEcH/b5Al2n5vaz0+fgKqCL7
+98kA3SCON1O0OTQtpimTjWfFiozGa4JFMMWAfAhMFU/X4t98qHBOYqMBYv73ffbZ
+RcvQDPuW3vRVu4WCcPOfwDbfoqEH2JTn8/SaYMxN+Q1l+tPZGO38e/dV94+2n+/F
+a8XUe6NiUkFSlbw6DfJq1R6+eR7Y1B5bcZMumSNw9n7kLyXxJJxD5nzw4skknYhC
+TXCuLz5TnM4FvbBnt1332UPNe+QISadH9mJnyTIZM8k33vIE0Rb5pjzTmydF2zq2
+2r94lnMeXxXGAGIe7xsqJZW77mCWu0n0QJZViVdzIJGMiXeKLzHm15SG/bVTuUEh
+XI8+5ksd6gSb9biK6c6dbM99qcq4JV35WfBh7+M6cGt9bOHSSa6oyNPuHPRn9Bl0
+F/l3Tj5TEheyNg9FXe+x/7C+PcLWEZK5uNYJ0dgW4GGypP8ShTL/IJCO3y6J8i3p
+Np9s7Lzu8RPKBf1xkOSPGB8kKdd62FldWE8Pcdo1x4Fo45N8S5DUj0pRF1wzRm7R
+nQIyQQ2tPvTm6JGkRcLID9vmUdUWoM2xqnS3Oa4d+TKf1uWMHrBmhXAw64pmq0sV
+i6PWax2jZnJfrKjl2I3jQLAk/9RrJomXv1l2xCSmHErd/35pufJpUvCVHsXdNPsU
+TjhHesnX9Gx0vqcLgG0GGbKHnfXjkyDh4JX9qFiNtr13UUaOUM6qedFmUiEvtcpL
+Pw+bSbnGtgPhcwwTExCtG7E19bKj6qMw69h3BCkefLsDuHBAZUi7fucUaYYzgazQ
+rOAQE/Qp5ER30nrzjOD6QdVD57sIBULbE2FDyexOMZaeoKRUYvzq/pUhf3+zvbQB
+IAEzT1ssmR4sO/kMjH+gm1pvkbmrsHUC65v/96b83khmyEJTglWmeExVxTYMZ3OB
+UU4seX5q/WioX0PyL8GmK9e0uvlko+KH5IBrfL+wf8K0KvgiCr3I9nfaoDJASzkv
+WsKmMGCODF9aRU87+Q4TM4bfMDGSpVo6VRubcBWpZBlDf7KLbNiEUOcXxlE6lYMl
+CjTrX+peEIu+yR2puFrDG/6PuARO5ENJTuUyWxDdPiyenpL3++1ttW0EXaqSY4Ev
+qSETIpOajdoX5S1mcXLP+HV7un/I4v1NUz2Z1kl08XCsXpiJKRqKgkcQ6w0ZFZWY
+oLLAMKEOIzXHh0NnkRQbYYQz0ZtxsJG7gXFFIKOXqmMguTqhn0WffP+WwovNqfj4
+/r+nYroTjdT05yiSmq3sOgCRLYDaBbre6F5NcL7Urf9hCkKahaZyogBhnMnuZAsC
+30PVRO5+TVTDxDlCSiqNB3tAXj+T9MUPGQTQlAZcz/RlHqPLpSuBdwxV7xJ6zXSx
+urMUZBilZNInqYstfFU3VsrquwPw8+7Czu/gdOZuInVIcZpuYq/eseTCsHdBmSTK
+v+RBxPErGBqO554yZlOhuNWLBTImNFbjrBBqoJI34NCtiVBB50mYHGNhNmGZx34f
+x+vvxRu5E7RhE7IctkOra/efuvaE5KxYuk1aZrPIPswV5wq/zd4dmH6Le/10x9R6
+mvpwdNqsb5GrcumPddh3VslaC2CTd55IRPn7af1eSpOfH+R2gn0Ik18A84quEhdE
+XtfKIclYYpy/CP2Wvp0IAwGj4qkMfwe1BRXwXjZi1DvhlaNhWdbQc3TfbkeINKNR
+VX4+0uz1ld050CZBuPTqn97xWtnwevLLHFx9lGrUBBNNzHQZFi/B+rR/bZvApvxP
+WtsaKbSWLlpHEIqxsoZWBvOPSahcKzE8fqWfi9CQD320OL2a8rICcsii2+gEf/DE
+N30IkLhOOJxWatGoyfn+gYmqM5eW9FMMEx+zS3Q6Zd5ssc06yeUvpAfPVfn4NBi7
+C1E8F4yIWO2pQOqQaAygynJIEomOpoIXH/veHv/6LqJk4bCx5UdyqQeBm3sXLGEQ
+HrMJ573F2QaL10TGeaDiW5ExNw3OIZyxzZ9YJxcovuQuYr95CdGPZXQHgW2H6gEe
+m8I/x48RQzRBC6Nl3dc1RbDoH8NVi4Z7XVMuGta+55VS1tB9e/6yOycarD3K+n4n
+RrNTOK2cPX2DyX7uqZHfLx1g8857HsFKPESFlLVh96Gh+IJVWZYC8+DmLrvUkKFf
+G5OHEZ2+JOJyl09JHjUUiF6186Wyf5+JgEtERhG45j+l2Luciao+Sojp+UZ+anxX
+E92vKOrdoz+Z46PkoaL6Fzb01mwvQqNxaxGF3Ddbz96Ji1KfmzDQnPRZLLCjXsa4
+9xzU+/M8NiUqiiFPbTR7J6KQtdIg67nYgfZZ8H0w2a3PJVioYWFs5j34GeNdGJlZ
+M53N2PG3S9pm+EEgYRGRSf4pVycH9vz9p7CtcGq1jdxhmZUXN9b0ozg0XQNxv8vd
+FEch0xNT0F6PKjId479vpy2BKRpCWGrpOLprW/CxSqxTqHD06mZAbJ1xP1OGHwXj
+zLrj6qajF+WoBUhgkht8n1GC04BXMvENeqyOiTbv9yBxuc1UbbzqJ5aGBvxRIzN+
+dF+KP2nDnZ6QAW39bYT66+MosRAPEtkOFwiVcf9N1uMWmM7X7omeG2xkLa2Mz7Qb
+mx8ps9aVTNYVm3XZaFvSmIfANI61igj6pxiSJAEWTfonnLChnANFsizCQD3fUc4g
+EeNlW8Lo2OKoL4LEkfAIfTDdeafcDsG3A+YZFM/yNflEcg0IM/sH67dSxtmb/86n
+aU+Iweswacafv9TRQ1aVx8FnEi9sTklFklfZQFF1Z8xVQMEH+2dmhprFH+laoj63
+0UMXhqnNtd3+eT7CX/rpFgYp8VXGRKgbWAUZvdZisjR/Wvf4qnad6rBwtGDJDb2q
+Sbc0c25MCOGSLWS35Gh6nLOUi2pBGFMrCQUTrUM80wL2+NyvyxpCVh29bUn3D8YJ
+OXjZ5OYU3tbVvwKdUxnSdGhmUjbK7KY91zaNuTrMiUnNzEVcG7XfKgVS5I5m1btd
+yQ/qdAtlQ4QutkymdezLas/3DuFsvGNnzFHZoiscM9Z22JXuUr74dUdjdoHq13RP
+7KwkZTznBusFYR5BMRXKIxVk6+0zT1f7O1/9Zp86AAAnreCcr5hKQAD3FQi1PTwo
+NyPsKwu76MClW59pmFKTa2+9LrW3Wxoqk4WMkB5rJCxLoskcuYMhkrGrpNOodHjb
+Im1feJhf9QdKM2P30cBIzDPotO0PT1V9q5x9Zbnnb2AC9EH6s3niOkv/oyjL6AzB
+TKeh0nqv90BX+8uDWOOEtiF4tadSHQe35n/QoGO0w+xLR19z0CfBuYKjoeVEjZpo
+/ZRNzHuXOihx52jzJk9Gc6aLjX1OWLrMZF+qBUCfKUH3ImpS4hiRZPI6ZVNdaLiy
+67edpc5IbHvSAs+aPZpL6OiAG1z0xbQrLEuiuo+GbVTExV7v/+0xwkLkngIJ4aLt
+MnotxOEVpd8/uXuCPiR+m+EdTkEeWYbjJAajnFE8ls2hJpdf7Ylul//dKier4Eq6
+9QRUzMVXtz423W6vG/p8tqEkhFITBj3kqXqUuSY78wCc9b272QKrOo3fisLLxWIv
+3OD8EnDXvF25yOejDUHHHIeMey9DaIzQrrHKgykWX5blCjDbDH9XIgBHMOFvGDzG
+7MvG/WkRZq4AERq77kbkjKaFJPT0Wc/YND4rKQ9luVKA33cXyYz5rateuOpfjc51
+1BqJhTGV2zwquLCRJOl4JEvIIii0Uj/TL1ZaD27Lj3vfuWiQRk6Ckp4U2N+RPNBZ
+uYPlKhgOaLBHIlaj45Pw7N8F0H2EP96OiRRo3xoUcPHPXXYOfdKzGpoDMGc87vTo
+J8BDGMGTI3IkNJU3I2dKSkXMNF98AJZfE3H4BFD8JnLsdp3yiL5xGW1gmeHOLoL3
+Xax16KpNgDhZmDi/dcEMzUZ1n7cZjFITGkEezUyajwRrrBWRxPP3OAGOmVmjFNyM
+SEVNq5LAmQHmJInKfJBSFn6kpqImssvoIpiorhGl6u3YXGyBW/0XT8eJxmVjY1Bk
+DVrCnbkvqlWB2wRH4uNOiXarRJVWItBAgOvWkmmf+l+ON67GUYeaEDesAaGi100m
+BLdlrDnIYc89abSLoKGgZtqsKXc4yHRETzTDPNGggBu/XD/+5xoAO2q1uSMFOp3E
+UWWEwbXEVvKrwnv/VjgaeBfUsUcE7JxiD2N4uRV0iEuuO1PPHpCTxXtkmF6p2hLo
+KIid4z8e6SizzuMt6B5EpgL2N+2PRHUXvAgzn0/PKXZi2dpD9FU4oy7L1rpYSt+8
+e+H1A84+7l1UkCNH89P/reRD6oPPIN2iykc6plZJ44AKXODPF/hD5RzlagEuV3eA
+3mtej7aak5qFyVmWmUkpsBYdANyUZfVtkM56/zfqiAIazL6pn6zibKwJKT4Q2+VE
+QC3N3vvoyrs0krMurpG2xswm5UAmVsgdYRfxM16nnqum4cR9B3U24deItuLiIZ07
+jxqgvJQw/2AQqwl6U107Rc7ZzgkaeRjjyOQh4rznx1Ep45Ajj6T8qj0wc5W0FnXO
+3FXC2EF+XdGpISUlIAF9uDsMNzztEiCTdSpI74YmaibJsKH5IwNTMl35IKM0G+p5
+2oWP3L7KylDjVbpRK7zQFcjB8T2aWldrwdeFCBIwmgOXHROdVqllyj/2ER7j7/Qn
+tITVQSAdo43iaLegfjsCsRRUDqbVS+5kFaTfV51xio3Wn2xP2GLaF+aeW7cqTyki
+GqKzNngI6A0AKok8Gzdyy6J/PjxiuKLSeI64jJ0likJ+t378R00G8L7Qc9Vrktp+
++BbooWXEouBNJa272EZZTwht3Dy2YPIa+WX0BcdjYvQBxy6W2TpPSmkUfukpf1YF
+RIlmAsa6iux1ZwEnqjHoQaWlSOoWjN96rKb5LwHrgtGS7Pb8kYiuczEf5vf0SdhO
+7kxm5BnUnaaDwPEq6lfqbn9Ej1FfBGNgmOtWxYtfvc+VmwiP9NnAeNFSZgaDZKDd
+wG6TD+nIWirQN7PmzxqY7q+dkqiNF7QV/wjS7466FJFIgGns6ezsWDOUnGzlerTV
+swAywOyziOLNU37xCoqDc3wWTofHTUhfSxGZR+k6T/TAbOMwil1gcXxnwo7AtcVO
+/xkXFDZH25+oKgW84ZpOJRfPnqXk6VC5XP4I+tl/AYxn4TgRWCoALbKwwGhEfc5a
+05uP2RLPWorSt2ZNEd4R11JktBsapMSKtA+6OLHWz9HOl3DGu56cIu87e33LMwBv
+WQVIOeTknupemfP3zT7bS0jfqj5nPc1zn+Qx+HD+rQd+2lgYYcOm/TZCUFMtColt
+uLl8m4KI7qzDTprRqqmwz7Qu59H3BfMmNKytM8lhzvBuXHpr9opPt+JKna0qp3Fw
+yKEVwdxjapC5QlgKicQtvbCEBH/7oua/RVbtSoL2RBfdgviidWXTUXi5+lNNsQdW
+5cBvuZhfaiZ4sapOFzaFaSmxeIAriWPPIshuH8skottpNEtqWHQKLsUMrWyP7R4N
+aB86DyL9jNDBTHppEV7Z2R1RpPTrTp9IYV7ryuowuemXNhS/g3SNv9+hSm8fKMeW
+W7efFSdEschc8aWSLyopcJaDoZJABzegsLCnTQLe1C/ylEWzaF7IRuaARpoyM+cG
+ghJcU3BBKHZApFftmM/BKnR/2mXnrR4pGEmi11FaH1BMYOInuXxrCappbqxyMHhf
+jo0YwzAedrMijbbskXvOKgJYgdME06IhMRa/nj+NNi1bXuQN6VLc1P0jdRf5o9Cf
+lWSUIMnrBwsZHzDACdoaC+8sXv/+PGGmSfueZqy29S61MXiA4aPHK2Ds4lC0PeZ3
+GXO3GevypMuyqDm17ODEl+bK6QYU42HCm7ZqFArUTJkgAe4jo5HzgPice8CP2kCM
+nArbwlAi1OQgsqOZM6hwNkvU74uoElnCvKhJVD9W7s5mSBssrWuxIxCv2Zi0WYey
+vGXbrQON8dv3pTAMuplfNas+LWnmW1XqR/RocScS6N67IFNJ36W1BZp3uWFQk0Kx
+jjwpPXMEDrPNuWhbYUHkcTy2sZjDP8lnqzsYisMo4udDaxyZ0fRfkBRoAhOJojP1
+7YuKpLeqsTag7ePVuQhfRnOOgVfJiX9sJMGtr6kOSyFgwEJz1o6dZ66Ds0ZRtkkp
+N3anvOY01h4XQMqtR/FrnsbJ0W044FZKJcO+Faj2kqKII2M7k6TQDFNSNeCfqZGl
+xS2YKAIX+nzDvvqKAXLrMaoDPP4h1n/uRiol3t/sj/Bk1K40grdXGRi7QMSRYEz5
+4iZTlx4bOe08O4xcCcKzqUQEO1xB24LVaeYfWVfnWlw9wKwoW+vge1NGpozfEYsZ
+LqBxo7pJ3Lbb9K6TWWGJW6GoDHoCMqe0Gw4TGi4BwNlPS10EOQJnSTJhqqWN2Ff7
+iZ7CIeMG7U2nUvPuga7QNQi8GCuaxMA/K4fc6sEQUmDJCL2eXimUz8Tqj05T7aPz
+njXGcpOG41QXUDAnys2sFXvhZFKhsXAE2s+SOgoQXoKI+Nxzlrm4N/Eons1O/8MN
+pEa+2JMvY/Qxvihx0AEtXlAFmM3rlxPXd1+GSTpdI1WY3Gk1EoDUjOECyDqR6i1Q
+IBtMKLKbuLSZfYducji0bh1XhV8XEAKNrz9x5DpMEbInmsfLpi1LPLItPn8ZII8l
+0bU1bOvHlzLyEEcxl1h0EWXF61DpyjAkXfcu7/9m6j905/qxngaCvvAyLBkayk8n
+GFF0Ro3vGGGCmQue9pJX62TApqvC0rZmnK/USXFkeTG2PRecgd97GlD9+HzpF9Pa
+W1b06gwyQDdqEQuX99Chydbc7jYZ/YHBijsT2UUzv4ikwYb+0flUNWY4Pf3OlI37
+23mpZvYF+PvzPKYjeMfU+Wg/64mEyj+9cSqQQUqyql6A/B41vFDvjVRpbHYy9xeK
+XJbt11j/8kE10noAS4DqxwbK7nDxHNiz4QHZ9ru2IXAlKoKdARxWLCVNu3Q5pQR3
+EtTzIetvO7vEo8wgWBtQPCYT3sbBN75v9yZjTuipYwAAokeyF3XL6H8R4y1PTfys
+G+ketDI3XeNUQRF7AfKRdPpZhZjx53Y0wTj9jH1L1G4NPJkFcniW0EoUe0QulZbr
+3rrR7WSiudCo2HNCvuprfPC3tJAI8MaWBctxZN61b89ywnlMbuSoMAz+Nh/8rKiG
+x7c4NY3fEuZ6eiXnmi54hUvU4iHKkSN7QSYP9Q+kqoylOxL5rSjx9FtgaJCQWZBk
+P/x8g7fzBycSIQvGszYcmTlXgzW4tOfoADHoRDjoj8hPW0U8LajkAxlrxv1yWQb7
+/ETZPerE6shoMsWmvIbH5T5t1Ji29Wh38UzfUOpvL8rduXqTNwCwjaPRDyN/7/Qb
+R6zvmojNkR1rHrjSmy/gVR7sc8DuK7rwzieBVSL0aKvUbIxItV1uLv+S+YeOzaBd
+lRbenBhFwQzptCwQVdTcMchmHlsY+Bepy9oECy8+a3F/dslxFDV1Rjjh1e4IXwbI
+dCg3OfLyIQPC/nD+a6712roTUd0dJh64eqeOFgNxU1Q6B1BBDJQJv3NZccIT2P7m
+1Nm6RY85p9loY3ozr9bJFCgUmGGi6nCk9OM5cCXJnqZL+5jk9aSeXHkyar2aWWlH
+R+e5U4ZGzR62udJxRjRLQ/efJwC98nklnl8QnlWsbcYib3Rk/w5eef4LT/99i++r
+IzxwnO8KTmfaWj2VQhsuc6p3+c+aW6rISINFPKUqTQzyJKyCVI+vyWFiPif9mWRx
+IH9njTWMBnnwUO9M0PlkbV15K+O7LvMHXqFL7UfYxG8o6PPy4GWLo+cs+UHQLmXB
+25gv14KaoFMmMRTSSN/u3CkDj5IS+TrWKYHgT8vA+uzBmVhDSR04XtW/6gaA9Qjf
+ZMObKsCdPVPf/shYaTBgTaMXY0Z+aUgXRXLLBGJ63NWIc02LHIftpr8s3FhYfbwV
+L85R2DP+NpNVYNm7BSWcpWFPrcjRGee3hvIx0ucfV2Cnj+J2JrVdfLsJf0tht38u
+UJjs048BVWMpSqoGOK0fzB4+3XwAVoUl4HDBqsa2piOYgFfDcHWysC8xRMBQuFFq
+ajH6KgYahnL2A4b7knFwDMONqxNbsVxdXkSCGQhYFXSiwF5jwe31G1caWhX554xP
+gdj8zYgIt4TTqlYTHq/EXMtd8JW3pts8lWNdnI2wgF9VJkHXB4R2NvZJqG1osUZe
+tOdEL41rf3MyWIFV0pvq3U2ZUv2iGid1RJKppbSfvqQOmexNbr0qIbE6OafNmqlq
+wZeqT8kPrmFfKNm3RnqXO8xRbwc6bpHWdLAX+zScpfMxd30RULT1lHgGvKWfNML1
+ERUfA0A7Y/o3oyv55/f1C6764bkHf2C7xjap73j80GG6bBeTfs6RLOVNHh8H7tWl
+UYOKSDrsEy7/sG/0w+Xnw/l3ubWMomnazIldXvgtGTeLSB0sSK3aVQO3k3hJPdxe
+thNCPOH/JnVdrMkTVNkdjTe+Wx1+1RgXKEFwEaLv25myEosHcDXwA3xcvFvvAO+b
+5XA1jHWMQI3t59UTSS68x4qK3eU8AWDHVz5PF0LEzMHq5jNKNyAuXlTxgg/KxEPp
+BJBqHWzVHcYIrRJbEMBfQHmnlPXccKuoDpbNH8VOKQKhIi9gk2OV/Sw3UjmbT417
+gdiXIOuwVW8TQHV9SPNFv/Zv8gwrd152N7xnf+uTftG8Kt+gV6A8krSkDdUxd2Kj
+ukP6TQ/8d2DtHOSnaKKaKPfAzyy9T5kZjpcxYZSTxVs+wcp+ZgOewVr3JwHE0By+
+oJu1R1KAC3uDsmLQjFaDVAR5QfLz162lO0N+go3c29r+La3/curnkOPHZ1oWMUlP
+unyawMXyhYztPzs979v4c/sCkz29LUqbW3hDuvTVo/dyBgi3Tv5+IyPqJNJyJ4Bm
+g+PPZvS8C83X+oQ1r2sftyCKw0hz1SUZ6ljRfNh4fYtArWxDNiBodytI2NQAR2g1
+OiGxJpowN0uUXdIbmNxT6Cq1CMTUSk5Kk+eVbxr3MS8jI7wbJR9Qkc1O5+Fov2a6
+ASqh3HSEHDafD3H81QGqHg/qLxWNhFQWHJQJTAgdvzoJR2AdbJeTnARE5y/NI3FB
+q2YsRBOTfSdrNhO5yOinEmY2T+5/5qUGNSqCrLy0/HAH/A+9DaEXIfNjNjjlFNJy
++NP2tEdmo937fN0C26lqEoqCKj+lbScoh6dEx2Ymly5BDxPFulI9vl/QGDlAZua9
+Dluh6IHFNklmqU6+dP2k0NtVKnXYwD0u8iNktxnBboi4p21rMHSjUziOWae0bCC/
+6URXgbdT/NrJa7s/VQfWUcS6h9MfLTRITeJXYKMKGlOrKWLFB9GEDLWwbjzbvjp+
+adRiiAf5i1kN7+gFwWGIJMdpPe1AN2g59PqrPRZom6N8Pok0IAKu+BrpoFeCHno+
+UB9vL09a7eTAR6ZE2nZBzgB90Kmw/+PY4h7ivfwqfkNMg2xSvBtY3MrkrPU2J5SN
+Eu96a9a0BSvhuZp3ZH+jzcFifeku3+xGEd0zTXQyXaaxEDb53zI/4Z504xOy3akX
+RZIGuaQiCBSMS2qs6Koh9IGu/sxjoRtekAkYTc2/S3j9kpiZCPYGP6MSzTg3Jl7/
+wvFhRUnqGuYBb0wjadTrO4Iso0EZIBZzbcARd05IWx8=
+`pragma protect end_protected
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_eth_packet_formatter/mentor/altera_eth_packet_formatter.v b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_eth_packet_formatter/mentor/altera_eth_packet_formatter.v
new file mode 100644
index 0000000000..dbf8e95e36
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_eth_packet_formatter/mentor/altera_eth_packet_formatter.v
@@ -0,0 +1,519 @@
+// Copyright (C) Altera Corporation. All rights reserved.
+// This simulation model contains highly confidential and
+// proprietary information of Altera and is being provided
+// in accordance with and subject to the protections of the
+// applicable Altera Program License Subscription Agreement
+// which governs its use and disclosure. Your use of Altera
+// Corporation's design tools, logic functions and other
+// software and tools, and its AMPP partner logic functions,
+// and any output files any of the foregoing (including device
+// programming or simulation files), and any associated
+// documentation or information are expressly subject to the
+// terms and conditions of the Altera Program License Subscription
+// Agreement, Altera MegaCore Function License Agreement, or other
+// applicable license agreement, including, without limitation,
+// that your use is for the sole purpose of simulating designs
+// for use exclusively in logic devices manufactured by Altera and sold
+// by Altera or its authorized distributors. Please refer to the
+// applicable agreement for further details. Altera products and
+// services are protected under numerous U.S. and foreign patents,
+// maskwork rights, copyrights and other intellectual property laws.
+// Altera assumes no responsibility or liability arising out of the
+// application or use of this simulation model.
+// ACDS 11.1sp2 linux32 Build 259 01/26/2012
+// encrypted_file_type : mentor_tagged
+`pragma protect begin_protected
+`pragma protect version = 1
+`pragma protect encrypt_agent = "Model Technology", encrypt_agent_info = "6.6c"
+`pragma protect author = "Altera"
+`pragma protect data_method = "aes128-cbc"
+`pragma protect key_keyowner = "MTI" , key_keyname = "MGC-DVT-MTI" , key_method = "rsa"
+`pragma protect key_block encoding = (enctype = "base64", line_length = 64, bytes = 128)
+XgvSGPc05tlaSgz05dTj5aH+KkuwNvFERQxaokPAJQ2WEIUU9eAR8WkJjcev9k6z
+5QRoed0S8n/SZxMSqO3mkPuG0laqdfs/fvKpEUgwI+sBKwUFvSrdfdqXyDFf7tXT
+ulNiiivirwliWedcxUWRR2WH00wHGRJpUE0h802OyBc=
+`pragma protect data_block encoding = (enctype = "base64", line_length = 64, bytes = 23168)
+6gyaXgZGGcc69ux+WMGnBmp1fW4YEOq9Jap5LDsvt1T9pTEM20OQgW6icttdXdEy
+FZYsglgZGeIxldot7/olVJ1o1y3R+87khu1dC5jSYDMupas1b3upIDnJH7UbH0j7
+cwlJ3sRdEl2h8Cz5uqrQiOQdt1Sm+KLFL2o2DnHBHNWrQEcTFxHIO8NLLcuhle34
+be2J+JF/bD2BU1zDhlgl4AWyIoeT3iKRW8cW3NrLSyT9ukeyOQS+PbXV/+d9HRF6
+r5V9iz+ChkDqdNFz14+pdZKgbYIsAnYx/6QwBIorcwr37J6DeyQkcNUyZ7PnTTay
+hzIk9D9/TSdgcYZR07xh5mK7BCAwykm6uL5zTL0BSVfTUkWnTbztdQZqszu4Uh4v
+AzwpenckqhhuGyL39iMpdfQF0UqhjoobbYxCDjzVvR0lwOXPv/Ygf+mmNYwr/ATa
+dTiBr9Rf0zy5ufVN+ddL9k1CD33aj7cvbaldUk/zk2Q/I7h35V/hDxlZVvHiYP+w
+gYE8nXT927N0YqcoHn3XlyCd14I9WcKVW3rRpzL6UJehPoZvAhKA/PKdZHE49izh
+AIEhF0plrvNqUwOxofCbbAZFIvATNHn5POo65MU37WF7RbOW7WYeqQEGiDDSlB/X
+NyRzZJvz4T9HE+N0x+ACZ4ku5A0m1HDsk8HEJdDP3rQwIvTFnywVQlmsQfguw0sK
+cjjw6oQ7oOEpy1sRXLyeN0WKIHZM1pQM2huIpWr7YaB3G3fgt3vVVYkugpPv9hOy
+Ae8bpOK1+F2oEfkKd3w3oqxEpsIJK2v7LTKLdsuZm8vZ97aQHV9Sr4LtwlfgXvbq
+IomYXZ/CokvfwYSH2WZqr/ZCHf1yHQij/RRfYIGpEwhngqFAcncqoMJsL/UTSQik
+LyLWw+AZvkJWoCTN/90xpWGcAQBmg1i8AYmYPUV0xJ7F2gavE/6TE7OZ9fGWFTks
+M8snNJ9+kHCAXEkWs1d8U3U3EJBkVxMk9sH1IRCyewZMUX+KoF086XYchp9FSZ8n
+Tsv7Uk6lF6MZ1nTHVabtWMAgDiPqxoLnD4OquGCaT5T3yRhHJuUfY9fIR0WfR6uT
+Yo1icyEJgn0fCmu4WsPQQVj05VUmuGhS3NyGHhbB311xLH8T9XW5I+kMO5KJBVoH
+c+gxXJz3W9w33c2ws+uciPuhdys+c4GnhJLV1aUu/102WVPuavIT3Py8Uw2/xZb0
+FCQN77UXCQECQCh0RMKw8REos4p4wls+w0C955bVTisjow1PfR1E2ZxTdiJ1cgF0
+RiJDakE/e9axIeAjzbb7iAYBtG6HE7FxLtyoHdp7D84woOaxDQEOFOTaLWnqj9aY
+wXHRr6qwImaWBgTmVuiiqRceOcc0S3w7ypdwNPSiP5UcAC3WR1xTsQLAAIrsf6rX
+G+7J7EA6WWxuTaqxRjA0QwrOwcfXFMdA3g2NLQRCU/Skw/vOHL7/CylLaR7/S81T
+Ee97asOJIF3gjSnyNxGcAoUO8stGvYN1hKVpO9nPzdcxInI6CDrtrkyyJXtqM1QJ
+lahhgRVNC+8ijCR6TO32IDjYET/GOLgy2qsvclr2S0dz0b2SMCxkVI2De4Y9bLPu
+O3deJYgaUaLrIPGEx97fb5jsPPOyZUrsg5yL+TOfXs2h5p84mYwAFkHrMammvYU2
+s4iVzER2TT8f5nb+kgxpdJSVmyQprmVDvljtwtsxW/N2hrav8G8NfVkFfqmWexIl
+dKb97ELYzbt9nxNqFDhrP4xbPMFNMTK/kriVePi/sMBwxfDGjIRcbxU/5d4H/QYd
+nqF5u2ngX6L3VfHZfcKjQHWlwGzdvL9mVLijbS4mwZ72NtMrZkJRwztwIxwj9oZ1
+8n4uCnBoUISqB57DSISxX1siMDpQ4ZFm9zuQM1Hqyzmm1MN+CiF+/fnKW+wS2YJO
+ubr77oufvm0+P2zsMK2r+lvvgPSD3c6piomrgUiWQf0ZKiXlIuGAjs9PfPv4fzXN
+gArJkExBFoWWhb6Xb0OVXrYqFHXJZJvloG3HtwzWYfGpqUkQytiVoGETv679B8Qd
+4c12jySGJDfzn+/Qfyx6WqodL45LCpvfbNl/K3Sovet67g+PjHsPbmHDO6topqSg
+zJReshaKT/Ng1SemIizl5PSXefc6fygMTCT1jfkBvCDIuthBWLOOKd1e+HbYFYmm
+2kXAr1fARxB37toBeVpf5TpvvEr0wS/mp25pFWO/Bgn/p5wvOhKiPRKNwWY7p5xI
+O+tAiegoWXhWYhEZ+tpL4AKIgoleWKonEgHCNWE+eqNrGH7XK5+R1SODuYKcb4ia
+L+ggfniRibl+VoJ0Ji8uDdM9+YUflSPghzXtNwWggjU4xHf1Hd/CmmJTVDIhBxeP
+hMpM86sBpgU9283DmmtSwEMcZLmwocxSnrLWiN/duMjlackjyX9fw9J0t3YKD60i
+b4Yyp08IgRByWZ2t3bo3eCOk5b8PkJa6iqgY05H6S/8gSQLqXVeLXy45fUtYxdzX
+KtEdNjMVA8MP99RaAhSexmKozjBr6ThD/kkdFkVf/OiPq9IhjwXxwCWQmfsxQllM
+HRoXpi9qru8L7AwdO+oKh4wp5wtrqo0q/mMYOLZ2YqT6Lre7AsUpJBsxZ0kHHMvx
+ewfN7qx4n7UkgBLUlHeHc0m8wyVz2piy+vaZLqRGRIGLEKOI6BW/lt8AyC07j9fh
+GZECNRDvdO1IBe75jmnteYBSdySFCUV3DvKQDWxzaYRFFNp0Kpo3zNOuiR2Ypq99
+HEtwck6M+w/1arUOS+eEVmpG48wgOtinRsFKznU5BQRGw5Kr9pVfT1qrvXo6INaO
+vcuwrpGNn62vJRKqERY0pukDTqWbTf7c1yhZzppx0bh2SbGotEp8x1TdZ1t6Zg6j
+2gP+702hGJH7Tsl7RVgw7jR+YBr67TAmgc2whJiHhe7jIEET38pj4H0L4QdK9Sw1
+lsML62IrOv7yFnjnqN3CsYzjuBiJbKg7ahELG6536BC+B7y7cGu5YFVxIfh2NSZw
+3RFs6h7FL+Bmw6Xx/MGu2eLRo3K4bIdtRVIdJ1mEAuxhEi+voChaMep3sFwqZg7/
+R6P8h37T2SCBu/SJf7GbaG1LbSKLOCR7eFBAetkUkxtmBXU25wFgea+tM5hW3ZTW
+/cXVZIvnZ9L7dVKqydJMaekbhUnRO3Ccbnneh9zvpqyOBL/rKxuhG9jn799do9Vr
+K5Xeqc/siilsnKAQZApe3Vwo6yJDI1ybKeVBab9yJ2F5FSPrTyYRePSwPoe5zJ8x
+U0cpAkAChhtQUSQwPip6BJu67ZsWj0mRS/iAfHB/jNMOMxD/gXSCOxCUKQepYLOA
+XHCwwzTA5eWmuPAJjgx0QCAmJKgfG3FEk753tb0bRuvDZPXKWpV9FqSybpVj+bcm
+BJIUB94s0cnrfU6ohtIXWSpO/K9iZbQD1HdY12c/pgI2EAYNbbTUMaak2hpmSLjT
+0o7QMzfPvxXsZHhmhnE1Pf24AiZW2l8UCKRLrN32WY6fSpnVI9JJGwgAb5IfXMOp
+2epMPKO/UEurn13motoON/Ut/bW1ZxMA7viF+WT3tpbCPxQisEPXzP8yQz78/XkU
+nrkLmQ7antubTHGF5sHjRhqA75uoSJPmL3ofFMDQRPBNrn4kgEOBfJo3Pzwcm9/d
+SlwFqkYnN3WJF8OB0CW4hM0+6u+jYc3Tt3iWfaAD0quoyuU3bvWtp5h/tTUAnXb3
+luyHnLxUwKQlXESHM3p8bVrM7SucR0Hi29VGvBthL/+PwctxGO5/CShRjl3suA81
+xWgOQhMNXNTogr4JsnxkXkjI2TQ54T/eHA1boPnZX46wBvPNv/T0sjW+4P0TUMDy
+QjPCC1Nhc8lG3e+frJyJBbdVuV1nBRGb0XxBOHzTwDwY1DX/XhnmQSZap5DZMWXg
+w7DdMCSWJvLJliKTzmUu8nGR2dId0dy2BrcEDkM3Yh7Q4Gms09yzGNsbat2ACabn
+FpHoYuWDn1JqMOAkuLneFHQkO0JBqSX+hZ+tD7KgrSqGudfjXhxjYLzopiSa/lXa
+1pdZB5YF8qM1U2wrkJnQFf2x84QsOveoyhCgT/M5MtiWBzhLy1iWyZUoP6rayxl1
+5bn6tzq0VPogqnA1e/ZR+FA8PB0oKBVifU4GBn2UxgNi4BXGb4madB0UBOLMz4Qy
+QYRN7ytbOwmOAzZw0fiIHpEo2lCILnDQV4vGvxGgnyoU8A/sysGtupcSbGVjJwbL
+WyAXvjFLI/L77NIVKATSwA2eVxsQQtNz1/FOSR7D8BP4G0tcezxNxeY0vQZNqAIb
+jC+izqRF6YLGeNvYlgYbf1+/bSWXPVF75m4gtCJkzboiPa+BJ07xLVbxkQWCqMtJ
+Qz3tnq/Z+DALcgDyW4jrpmEJds7t85CodxaLyv2Chbc+wnWYZJe8gIyX/Igrqc15
+smEGbV3VMCRBl2jI8wU+JzaiuNNborQuPUOd1ln1Gxuk1wuffNJyNX5fOVb31TH0
+zDAwF5Mf0duvARUsqwTnzY4dlDb8e850EvobzpSQL6imMNxZ/54DKKEBud4JVjPO
+iYBL1oXsaO5gNKbKwsPWgWlG18uxiNKI28amaMJD3V3CXm6Nwqcvkj8EkyiuNorj
+6BZPpZN1y2nqanVLfx8ujyqyNE/is2iwzKIAzzrFEFbvRCCOJ1tNAlxHyDfjLhzR
+288b540H1HyFGMuSK5Qj/QF9xVVeK1e2mbWDchcyEQYQ4CHIR1fqKDDx+IH58ngi
+vhIG1DF+tDCbZCkolxtcKUoqWNMjdw7tGB36HQOpcwV3SdQ63DpBCEE964a8JY5B
+JI70++zyOFvsq/f2XbK4IU+3cv/JqSD+soMpDeHP9JiXffFn6wmDk1CFVRHOcLvp
+oNJk0YOr9uQJKYmqDrwKWTY2tG/SORNhXKpF14ureeHpQClvFtA51JLwimbkmBrc
+X9VP7wGVz+pIFWK+78weNwH68m43DxAveuf6ZwnhxRTWYlT+YZV7l5JZOHStVq5s
+x7+O5VD3II3cXDWHiry/Fz4reROBO86nxSH9Dd4bXLj4IUGBeN7VX0v39i0b7y1/
+S7cSZNZjcALxveESDClh+b8yF+GrFAB8z1kuf1uwoWV9jZlk7l/Qn/PmXr8oEXpt
+ANkVqTc4ijjiFbvQ9Y3DhPXYDPVJedt1MhH54SmRPMSSHX59+4C6q4+a5yThcbsy
+clRPdRnlRsii0AR4Iq/TzopHvOiPRlrYPEeqse6ei+x303lMpXoKAOdoaPNy11LS
+E12QjYQsmzGFqqP8A/hivavBVh8xxCdGPwaT4PovgmZJJKB7NZQB1Gmkbsciatl8
+lQVnCMJrqLNyfkG3RcBjHhPurAPAR8DRDksa5iFEGXuqmSiqdw8x8cF2eQaouP/W
+0EFtaN2V/aXvuoKKi1IQNiuolHBuyJ1HU8WWijsS0alzmLQ9d7N2G2EIcMnM91AJ
+OSs9pLQKjyY0b0p1aMPQE7F6UoFoowfCmstc/S6clPKRMMt5cHXs1OZ8OFyF0KNm
+T5JYdPBZ22/AeqD3Fv8evax64VDOj/Hr1rMHEWMs4qN5gVQmqexV09NHC+iczGmA
+qNzA9QHss+fudq3/AezHSdMEyp+ZsHH8oPAHNhU2Zpt9azhTKeaFjMTSG7xFRS59
+Ky3fwjkGxBJlSGh63dnpoTtO9QXZnvsKy6+FcwxCAin5Gik5ZF9s0ij53P3ehLjb
+puzHkk9Ng+or34jeC/tHMIGs47su9NwGQygWzGXe4euKBuCdbAg9vOC6jEOEWDsO
+o8TbA50AXHiy6et2xp5MRoazq59kGAz4vaBDIR+1694iaNMRw02DSC4y4khu+L3x
+im20Wl0nQxX7Z+u8JmukAWkMGPlo5djBscQxI3aDS+0iznDlXTTi787G+yvSIY8h
+reDuLnfyXzB2YrPqWYKDNXFvftI7kSyq9nq2lnEZ2tNAIZvxtlIYjv0xJuQPlwPZ
+wxi1XkRWP4vsH06BXFX/OKgUBxNscKjXbs36w6Yb4yeP3R1P56uYkMe3sbg/bTXA
+ldBAy3ROH5aRU5WW/ndMrC1/kz6H/KVaR0QEE7nbZx1tYnb+PCWdwc9Hz8aNPj9l
+mC8HC0+GXwwMFUlfBFGgCJviu3Ki07VxKrjDmy5Q36++a8l+cmUS8H+RxQmpKdxU
+suTg6AHkDd6VX9LQ4/F1LG4CRSug1ZeUHD42Lx3jinlJtQq7bmA9OdYlu+Uaidmo
+7oB02p4WdVstseZ5hTNIsnHL15c8BJm8PTXz84KpvZqUXn01/jaw10xSipkIKGX3
+uKaXu6QSrP89inF/zHzKDAvWruc4aRP3NW21tu/FhZTzLPBBlM+RDEwu7zVIq/qZ
+/L2YClwpGgQIIJzmWvWgnFR6gC4F8WBb3NYj9+zEVM4JhnMzSg5FTFQO04AlJA4c
+BwjPtxKt5O2xcilNnwy+a5hheqJ+QPeNTwRatxpEYgSL/VG5RsenAAKH3BIrrW8a
+TegJRi8w+d1aQfc7MObCPL2hOiodCqe/K4MLTn6nLV3xS1AWb6+7GyWS2+ug397X
+HuQSuFcZoi9Qh+GKscqa9TH5IKQ7YGmWkM8Ldz94XnVxhZeX5zEowljiYfpK28nO
+ux9ALF+HCHvmvaMcBWf9666JMSB5ReC+v9ww9VN/oVZgpR3CJ3cECUp3xy0750O/
+eWcDy+3gzGiOkbmRS0BiGHMJ2fbAF3Sv1p1pwfRV7KDAEY7n+GMA3WnDoHqWuZ0Y
+ucYZ/Ks7qhYAgiVOxJoJ5co4h0mTBEHK8xYWS64GFTCBHZPGpsdQWXQnkh69RLRH
+JA835rlh3Ml5/9H7nnlN9V76/O5uXwBbOHk4wIFlAa0gM5SvsTHKJI7vHnAou1xO
+xMbRbFDNQTok8SkqqODU4C8QVVJ/Ts5Wz8tP5VDJ+xlrlCHIvAz2wjVbF9f+KMY4
+yRezCN0aBFfbA6ISLRj3CCbwBofezLM4ksAmX+M6gcSY2oQAJmhenO8D1NZxc6n3
+zdzXD1rrWvJJdqn5dUNf8Ue7k1Gilh1qtlDmPtOhJpFpb3wqRDATipTc61sAxDws
+LQd5V1vXzNT2SliW+priwr64wrqSNp4SDu75VZx6ZzlL7XTz0Hug8r/qr0ZBwv8y
+2VRI/8gfSDos35K5Cx/0wI85JFqw7XvAZKGiPubsHoWv8RSbMAVd/cr1jOmShu3J
+nXt/CvwQDpmbQtGb7DM+SKKI+aSDFQoavI4e7jVwZdLmxzx1vd95r5GbQLtD0XfX
+5cDuhH3gEohayVclYknESp4KsESyP0fxypcWeMjtRNhQ8qR3lpauM2PzY1chrJO4
+ydDYR2sPu7DO7iyQ/XhhcLluSKzy1eLwESAMevZalofKu52FwxehNuRBktm58w0F
+xtV+4/kFDyx8fabplRXIV604kYlIUONWACRXXN+ZM+Zm28Wox3SkWp8by/RM66c1
+IAjXs1arkZ0UJ7Wsz2tBYWK8MdBaUu1l2Xke09fCbaEr1kxR4e9OFaGeMLjVgPHn
+OhNgvz/2RcJTGVTuqz+DHpv2h2VztawPqI1b2FuAY/PKUz/Fchtmv9V044hwAXIl
+HxB/xq2D0c73SIgblRQ8q69nBIglyScfvIQ35LENMI1YrePPaDksjuR0fjD3bXd2
+hxIoulEumrvpqw5jwwfN2kxjhBpfQXdALYBPuPHioj3nuOoJTf2XXA09rFuegKuE
+obxv0Dye//vPta9i/taWAfPAQRb3aa3aJMtNGyo9/dSE1HwpUUjG5vdmWU/xy/E/
+Gk5MIUx6/O0zg+oVZ8HYQM40okuqog257QcnG8oIYl+/hud7Eg/wl0Gd9fxhVLyJ
+NBhf6hDr7NkHnpLlmD+GzE9LoxWFLEGKiy98HEIEcdFk/vgpCrXBv0v988zZq6Uo
+Yh7r6IY326+nGFkuBslJWTbDS1JFH3W0bJqT6aE49Eh/oTOcbifsVyBltTn/+ESx
+GdGC6VmC7hd0wqTLEi721Tpxf4ZUnRLCqXEZz6zGM3l6S3iIoSoCqI7hzzIccuWw
+ZP8jfw9iBMIHooFR4UmOCl4438P3BIY/Mo7AD5IlfVco8OMSC2MSh7coS9OOpj7y
+TFiypLdcGqxivMIZyeKZ+wYJ+P/KmZruryNxVITl3b4gVFyxOt6nTZIVrDv7Yk0Z
+cu2kWSHeLjJPtQ991aejbEF2xDT3DsthopRPoQjKCX8Nqv12PLShaMBk+ISQ0TVv
+lbrt5+O4wbR7tdQJCrydAJ+7iqzi+WuSkx36wHmbiBKerdEsXMMVFvN5uOB3XSmC
+UIWe9uoLFjDGU+oHBqGHhqZz99zj484VL1Lo3MyorAG3CYpkRHGlYoJuvrw6cDQi
+KB//jm9MW9PAeiGNEGHerPb+ulr90mG3ujPCjOi+FrAvNRZ2pLvGpAUGVXrhVXzZ
+Cp4HnpxxHy/pOOdd9TpRe82nSlvLBQ2C/c5WHmKmqAL2+fTXN1lhcd4KY7biNdt4
+da+spFKZqQ1GUE839+VZeyqcpSPMoUjnugNEu9ouaPH8+CShQnrSJnRV5sMhHFfR
+QOKX1Bw+uLK+xWqoL0HZJK7Xn8fDJ1iIdv8ho2TN10K508JaTQo8OSV/yu6IdFA2
+Uuuu//Lw9pYPjUlP9fTups7oKglWUcdKfEEBk8/zaVaLYUqrmfFmuGvReBFZz13O
+Y091qV4PiGPhGSNqjCFFTua518ZpcwC5HtWbYvI9oR0fwnwOjYjb0cW1u5dgUwKv
+obdonMT67FNuNyGQB5O35sCplynMIHq3iKLb1tEDuR1cYWSQHy994RDoSF2FpHem
++IZC1QeOmhsvuxLlybE07RdJyqY35rh5ZL5Das2SBJmvBNPBZRgKIT74UwS6B/8y
+CWTMIg7Wyq8Ph9KVCtKRbakgJ58e3JRetJuOP7l6SOTRKaw4wWCLpRfbsT1A/x4M
+8JRMw/ASA5kI4TOG+XYWSO3U3xYpa23jeuOQ5eRVJSts2HfvDMHz/siNr+qAmQlp
+fhRx/hXEQsIL5kiXVk9DKV55SgqMG5jXfkGyQDXAFo7HP54Z35sGr3PR5YIEUJuX
+aocANQoDMa+AqXVDoT2D2eWn/rluSEXsbYhVdReXfO2hLwzUOvQMZGwlkedHUMyf
+aca0RLaKcgNRFsDuudgBo7RMcFFYRS4ndIm1RW1EpbpNBaMLdVfPi8CnIuBaB255
+nNFIssFpIJVFBmzY0TudI1TCMCPiIMa0gY/HWEqhADiW0RMcrIZz8SfneSXePrYJ
+jeodRbHmA2KxeC0oL8oSoikJ0Zduf5UbmzKouUJA74eGF56eh8j0yS7Ty/1hntZN
+YoatQnnxUC3NFlUulMJQ94ODUHjQrpF3nuXcXWCm0bQ00WfWizVpEytPzEM3IuYl
+mhAQYefi7mCLrUOEFGhBVdx04PcOEGDVEbBqSW+06o/gnOT9ZkR2qdhcTS16Awk3
++92wtP9KNUpQBAfvSQvitK/6OlC53Vz3BT4O6vTQ251LPyDqMZ8+CpR1yEmRhaK7
+drwhqh5CKCKG/lFYH0Wd+G7bIJgyNvW+VZoZr4AHILxUSF6OzI/YX8K2Dtq9dKY1
+0RQKf2qpf/ZigsrOMmQJvuaJYq3X18r95mn5yIHlfLRwk0rRwvyQDgsk4brxBH5Y
+oj+wUEKrSwJSD76Jh/cFo6RJtpGXp8Zvx8eyJM7ojjzcs2FxNgzSvizZH8EJW7pH
+XhxR7Y4HY5Zmq6fcBiw0ow5RUzCoKDa/WS8iTEg9XgJrn24N2zA15ahtqtsKr6LE
+lH0dB67v1yXWlnhf3/08laykTElWMboDx1V45Zk+pvTspQq7QTOk/+6VmsAb45BO
+KAL+v2SgvNj9GMA58JqITimkaIwK3VYZ2Xz4HWDw93m7AIjWa06bwDDh9CedlJaL
+mLkYbKsw8zdQg/tG2q0pYPCd6BqKwMZJGOlku1AurlKfFhN+itFOp7yIfU19rhNY
+ea/LIMJqc7VH7Rk4etjJpe03iutIxwZa3bJmUMQckjzJxqqzClBte0ZKV1cphUmB
+qIJ77QlUwAJbkdKyzHx9HOvNipZr87fqdwEzuGBuLI0QUZGD3xeQ+jAZfK1wVwWo
+yNummuOKgYYm1iz9a2Cya645jl4ymwigL+XjNI7MpZpMBBp6TDv/ArJpNCZVvV1R
+3eE4p/z4cdXE2sWLPGqKP+erwmkhkf5fw+mMiOLE1z2i3oHCSmSXK7E08kTk8Ncc
+kjCTSaDu2/nA68CwaJFcpjEG8z7wE9gwRn7S3+xj8aw8mP+7npQ4j3dnrLvlvBSt
+9Xy4w/z0kkG50w7V6YFGlN9PeZpRvB10+cDkk4mIgmtFLtI9Jjfwm3baeKZXitGb
+LJVzNmhCQLT7MgdxWl+0QXsrYNDrDRYyVhUfiuo+7ySEFnDx1e8DPvfHAUm3ddeb
+PqfSYMMVzyOQ5aBRK5prfTQ/owZ0pskiVA254/my48cXwO1f9cOGNfuk/1ELEoqe
+pIxngt/MZYp4eXRX3K8eAhF5het60KcS2hyTtosFG7IGGczcUPRwlb3GeGbvmKdN
+Ut5se/bF8Ml/We+Dci15c3F0zsnf7PqOL58SytLKPwQRWzNSUD8ERR5AXmxJWjMq
+uMNjcP48F6rHYmr8RsS6HbB/IBFoA70lnnxI7BgGdcprfPMYHKtwCPxtXPkcw1dR
+xz7QrhMvEwbbbqGRc9pj8tMIKQ6aNKSJiIy5pre8Z2iRLeCUKqf/FNAIkGxtlj7U
+Y8dAa8hB+w9IND4M6eMDFMRR1vJuiAaxgBjdZPMmp0uIHuLWsCJtFLL2EyAUE6hJ
+KcusP6SY8yy8i0GnQUxAwSonyifXhUJcvRgrBsAC/V7e6bses4noGUWIC93b5VwW
+GMNwNyjoR7DUTObWbf2rSmLrQLx8HLa+GPyUNXLGD6s5hD1UWo9CVb8EM7vIN2vv
+YwTcXBguXtdYdDSvBHTWOqIC/y7tU5bqsjteyvBYPLEkPyhm/+CLP+gv1Wyx/ixH
+mvaqulgpmOEfy87yr+HZzPMLG9ZfPH7A8TJcWHDfUZ9nOwsJsE8OTIhH2nERrOw0
+lDK83qTG07rZt/7XTjd4kiaS/aQ/QTSAKHJurJsV8pHpvguKGXT6UoBHgAKzBkLb
+P/9LipX+Zt2xcDDW/WHtShHg21c9AZSQz20Quy4xMqkaxx5GT5xsBd2xMcOviant
+HYbY5JN1GoDILW8PfCVvDjLBl/60GAaH5KCk//3s+cE2VD+EJeFLluwKDrZeG9GG
+ZgMkKKKYI94rcpHu1WGSqAg3xyKwDD/g4xj2mkf5qsogAfGq2d0NgASbdNFbEsoX
+Efb0ex7VkZkRTHbq+JKOg1iMllBXp0ZuoXoDqKXRWp9eGJ9dys5jQFl2HR+dt7GG
+3EZ0OOZztaDbBFiYfB447xF/kucnhK4KPxpyuoP6LzHHSKpLKZ+IWNK4nQ1rsUkn
+7dm9NdYnETxYpnJrAd9uMME4fHkD+U/h1eoN/x4yrZ7WISLZhTA1sGxS5tWgwL5k
+HEMpN0njgT1+kIZUdF8vA8bOBpRsv46JfdWuOekqZJS/x53IzbAd778O//MXhfJD
+714HRYBWgikW3NGGkwBUi0fA3T8C7BObEb6AOxeJi9HHeqBT+bhUbw+sELnBHSmo
+7nA1tbSpFQyCRn2N0EQWwVk5nejStOy4Iuehz3Bf9e51837PVrInk/46oaiScRJO
+rNl257+tRLeT74uPW3pZTvxSqNocXqRTo2g1VrpH/mCBwZc/iKMsQFdAd9diJOzO
+ll6Yrx53WJI5PrpA4N//0cuIUUlXUo8nXTMW7P2JOFXVHuqp1EC5EGAEXZpm1DF8
+2r96XEFjp1Dd/QBI12xXu+g+npgay98qxJy2ChlC7bLE40hHHA/nB1QeP1Nbdze/
+m/R0Y1GIe4bbS91MR+rJqgueWHv9es5RMTkZSqwuQ3MokCFOl8mXT4ACO82XBdfy
+bckPaZBvoX+MwEuo3uBSv7lh/3BiebT4RY7gFaMEG9xo1jkQGWi7CahunoMJvdf/
+AGlt+n5RELPkt/oECxt0h0s8eATZ1z9qEEe4zHd4FF3eaKa+3zpAp6xEhUz13TAn
+ZR9XWlxwtdkxDmj/1x7Uf/ZMdQtIgFi85J/QK7k8EhPcIelQt4vh/0MwozgjwSLX
+jwK8/swbSNMnUJs4W6NCcnUtyO1D46nqX1ZKkbeT1mTR/QW+1xQws07MDNUaAi2T
+VfjvmA6fdegN7kDHIQ2TEoZ3amopKqYrCAadvqr95c/T//Xff1gouaKAtp71PKMG
+McaOwjGJ/kmINQnrjXAV2K3yjFwtmmGUkQADp/xtDUnKroApo+VA2P/K9NrOjV2X
+wSUFBhJVPPgeLsyygiLprW4W9ucv3ATNTIhc/IIUi2OOiIJ2302g8KrvTmEfZ7NT
+oYfyrP9nUvkbQtd4HUKuE52Kku6DD10qDl9vFR3wkPZEnvLZEX4mR5o+L8srOaif
+EDnp7TfOWKajZ/5EnUzoRf3Ln+IWSgTJMaDIhWXtM4FMO90WEQ+7X+Sto+H5exK7
+zgb+5lOzqjN3ZpTUKUoaX+9Fx6hJUm2uCtxvnmAFlViK9C1eYviDRWKNqmy73SN0
+xZooH4ok3cUv9QZsetluF3dFyCNC4R0E+8ahfEwYqqSTnTVmtCiVCuD+jPXQRT1g
+DtnM4D2Z2J2HBhKMMtaTTfHGpkg9RwN685UCgUF4K3NomMFSlkjlbyPnL1/w7kKL
+O0u8aA6RGibkJ6WlPa9ijhmkVunOMTYHoE04AlRlA7xExk5/+ANn26bMOwztyvI4
+3DRkfzzONL8zjjzJR0bIVvTkyNW4AmLhtzLV/4YpMmck+p5Ml5tyF80mbSak0jre
+7QdUpdPxGRGD9dDMBQqc057j2kuFMtk8gVXZXVwSUQMrzBiL4nJAL9NHN3vF2YjD
+6a5SCq4bTpZz5lm2BXDWrZWZgKfc0ElCpqbscI3UcLY5kj7fCz81mLrwsC3avpaY
+W9MX85XAC4vhTeovD2f4/+mn9fQ4yH2/9D1RAJJcAsGZnv8Yi7P2eIN6gv9P73PL
+lyUApcFGMT+k6407EoNbyUbz2z9Ta+08Yj+bSDo7KIVJ4SQqxDwJU4Bi02VIy7+M
+EYuDFU3/PdPVPyjfKX+Jt2aVTEWu9/OboRYBnTmR8hTyFI0bIxJMVv2dT2BIAvvH
+4guiunnkElrHHWDtD8xlW2I6izyAqoNxXYxjevIHyOA6GYUMH9FlxDpYSBRweFBz
+vkkptdQIX+7dvYdQ+MW7aDUZFjHFGNXDUI5W0A0qkWNQFUH8/AaeaE5+ZmLM3MIL
+n0xz25HOcgt9Pmf5M2iLsTXXxhA5PxkEK5xAw1oHDdGm2LUg5Vu9N0NgJGi0Ukcu
+l4f/YD98uU87eNnahKj1ALGbWllf0HeZwjyCS710rMV0LUcoi8/61tJPmCJRccRi
+A+zBt7dMVw730OiNAT1QlThK57I0Uw111kXh5ZPG5SeiZ55hIAnofjvCtlh7DIUs
+t65ndokCH9qeNTW4zWSOUvhNsf3gWMysgf2zm+XaKNhZ/zM4tCP9UrnAxmSn7F8a
+2/aJjscJLibW6ia2J1iIhif2N1dxr09zyps9VgVe0lpjzZt66ELfsD/9ryM7VcSu
+RwjGHOBHWBdsAhBhc1S2scKA+rRczln9n1o+NxN8orBv6NSswoOrldbcGO3l1KGU
+8vLgbE7kUqz6ZfKdVQmKJGjkb5aV0jCeLBPa8hxvCKGsON+9ytQ7mLaKLZqahlWl
+87VR5E8tOU5be6Km1KcQf83Q1KlDFwqNlR3500/4lrbHGABihZN6od4O3DcwlktW
+7FwH/MUdy1cR/M1i/ce9qCGZ/3ouqqS8K9fKg9YPoJlmqVuxD3k3J0pbTSC2k8V4
+4aEGHcq0eKIwHXnDyon5FfyAU8oj3Io0uFI7XkioRIS3r0iwoRuQN8g0bZWegosg
+i8PfwMh1ZuUI4J/JpUOLjfld5BdZfZvA/esspeRsc9u642t3KweoqugtxUvZGX9O
+3J/qr7uKlvbw57NSzYLGokuKvl5NHoH4bJDc6ZF3pAP2T7AIjQNE0iLUI9Vbw94w
+RQ142+CYlPMDnmQMuSMJcLQ7ZcWOv0Up3mV7Y9h4UMaZRosvh/ng52+fWBsKj27O
+ur7E7meqBB2+ZUHPt1wFi4tRyo529gDkCPyn9LWfRfHfP4zQcab0uN5o6ZAWKQ9x
+laddJPtWCXGoIGQRqA4tyDesVzEWWhR+lQU+FBpq4mSnjqOAZiB5cHjfnowIHFYz
+C7knb01YSHrpG3aY5W2clvD/+mqXHgOd0odXJzkzzy6VN+U6eHqlookBr8az0Nt7
+816+JiNnH9PNL1vtRde8FyTbKCkoCG4NCaQNBiel9ikRWyflc+73KJGEfkB/WIgu
+GEakQo3Kj53pkkY7BVDkSp9AXu8YgXXeSL3GG44kj8tJ1lgendPighfAyebZjpx4
+WhVfeMAigY+YefVsGXMf9pSNO8Yf8LdYb8Edo1Va8gx7V0KrmsncIiCBB1x4bs2S
+x71srSIWf0Kv5UMUeOe5n1uXjUQrR4nAo2JeBcfvXmbFhosVVAc/y131+ncCXyC7
+f00mn2s+T5YA7VrFdu/mcwM6rSh0dGKtdbNQ84DOOxf6uqk2ZMZatM1lt5/UWdLH
+Orb8o5fvGGwKAiUCJp7Rc7Y4fmstF9PxxBo7pb+X/fpcgxYZF3UaJ1UR+pM64Jai
+kmlYaBlv6T9GeDURPix2EN6a59ePzOwGDrfhV28THX4ZG4wJxwYgswjE0wETID4s
+i1W+5ECGhj74vvV8plK/jzK/qKfExqnvmVkFieXVZqVe33GfeWEBOg689b6QJyBj
+B0m0+GEHRN9PYrIeD7ToMSh+b9bQcnf3zGnsxzOPaRJQ23ZvPVZvUNc23W47ZvK+
+T0Y3GI3PVOZho6+bQLmrzgBiI3JSXiN4ciLfHaPRiOwBsen77/SIRvEq1cwqgTn6
+7SEA3klFoG54c0DYLvZcKgzXIX75gsfG1PWaqvTaWbXWojnYIDu+k95qmH43dv6y
+ENpkTGunduKbtLDZ84uncgKRgccZ4x6HOYgodkSHX4wBzUw4ZLcoYz3xocvyfDy/
+5BFMK9tvYtxpkHUMd5l1Lv4pkyAj31JF+RmB0Ng7eo7OveJR5Tk3z9pY4KTQi1Ol
+73DsbfoCPBnrsamhBVNAYJuQr3/ZIGgk23UKTmaM6SR13ww/X83GUU1t60go0Y5q
+oyNxHJj/au0b3nJ5chfDVd5z0kN1PqMtc7u/w6CjwOlS+ELnGhxsGE6eD3Kyg6hm
+Lds/dR3TvRJIQTKrmFGp2M9zh2UKxKbAW7BhsCRprIsd+5UahEVu0Iokj0i+R0Nn
+7W/jcvlf7svYGz+c1VpuggXrMNS4rGoSjU8Aq823jVJixDV63A7DtyOJlpY6zzwn
+jtWnMGNRtsh3zHyTbz+bSN0/mpN7AcNytu9Q46rNriT7B9rDswSoxQzrL89XxYjv
+9dOO7j/Z2FQqomgQAG/msj6FFKkAZk/4pc1Q3d/qvKAeD+qm90H3vka57oboKecM
+AOsSQmQgvgjN6ZmMUoa5J0myFLk6tkjRwp9Be5Lict/8qNb+MN/1KsyruoDqwJBP
+hhmKhc5IAiVWqekndQD+NDmTAbOJ9qX3sHfegvip0Vv9WhKwFn9lwAwT54A/rUur
+vPCfiTrTe8NRF1Pecs9ZVPej1UET/gE9H9Rw+xFuUGo41S551p6jP0ECNPkuTkIo
+yg3z+4I0miENvvjo+eYOb7e3LwYXzBr2MY5PZbL1CVq3eCXPdGMyU3cAeQauhanl
+bNpNS+37Ymbln5DFztOyD+Bql5ej4iTkh215yMxRDnhPLey4K2WOuAmHojsiU1JT
+/KflieePquA/kHxXlhXHsCFzI8hgTbyP3LcN261YMfjnytuQ3NK2F31gbstT+4sw
+j8/2J59EoXD9oKQOX2YbJrZhUirFR38A97rWPliRMVPjk1B9q8tyZOh+WB7b43Ca
+kYdtKGB+EWnS27B1pK8oF/6H/45qCW9AmKJufbhcERjL2CZa2reeZ2QPSz9ULWiJ
+Fk7BVxzObRbJX/azK1IBQCVg4yF6naf9jT8o260JcbmJMhpJ6CGVjFw7KhdsgP/Z
+qeC69BX2mOda8wnG/iZUcz9T7oahNlec9LMxUiS29GtB7cAnLPg+M8Pcl235sZN0
+uY/s4PQTGx4bj7GnUCQIOaT8Ot2rzoIM9eAXL8S3/iN7N28MnAGjmmo/YSe513qQ
+JGYuZCUXmnufg/lBnhflDpWt4w5WJVo08/liBTdzhcxqvldhhP3ZwIpfYRl+rWK0
+mJUsWfRLD23Ny0vIxX5YXzOQ9MjYwDBidJ23xY5X/dRutbgWeG1Xx13ordZ4EsRs
+sF49bf7Kdft6hoXv9pWmGBsgfDoK4f1QOxNy0/YJQ/r+wRonFL1FMPoUEaw1LDeP
+ZiqW8cXVY9VRc6BGG5RTu0tHfg+YHWlU2SzEag7dWZ/WWt+1vrk71u7wFwHyUCg8
+LsP65Jn4maIeT8yJ0pUB3/FPZQUZZn+1lKYUdQVQh6cL3KTj0vwHBQDG7aSjxGFz
+78CnhkBMtmC0s7K6+msiaEhEpGmGIg4h6v+CrAzVq2dy5fcXuj1kfEuUON+QVeSH
+sw4L3Nwylf220JoQcikusVPU7VjnvH5u8PQu616QLteV54ebkK5Btw1JMYv00DXv
+j0pQEFho+mChl74xChk/mK9a1TJi/SHORxEa+2hJXketQeVrOJZt2nwA1x90oTfj
+gU2eWXeOmZKEAC5EnFkgpxrHG1hxRiQgLOUabgwQ9VQFZe0OFVb0aCrRZIPRIR/m
+bolb2RLAHfPRXEMMkRnSO3pP4WqWQ+YcJbh6AuJ2b+IDjto4KfwHtnLuRPBGf2ge
+wcxQ1vbQxP3MOHVz3XNZWBSBxWblil5W9J8bsbXV2WgYQpBXB2084yAltTqhOg5t
+txAsBadl1fzQTFpmgK4wmcRMHbHXSUJs65jjoz50vszyC6iFA8hpQfuxb9jWs3zK
+6G32uZLCIHdOWv6OJuVngHiP2pnunrPoVCgsqB3rqy7p+RmuAQErlo14fWdLGzYI
+Xel361f4Nc+ONW432xbGAGsfAMW4tIj1JS0m/bbSg/7tvg+GuHeC6+KEzGJx7VYG
+9UQn0Buzvd5p6g5G/79gNBCMowOnE8fAawzPblNA7BWmswuXCkWSPuKnev6y7gvt
+LgpxVry46oBkz4eNSwcswadveZvwsOKlYLr7fyh2kWm3nBkwntklJSpXkGqTnkfc
+AFs97qiykxyqKJaT5noqvxKknu9TLv3qAzK0nt0GH6jjDQFsTt6efavM8IbpZQWd
+DnwtOnqDfnxbEKSfDTyGv4NCqEHGY0QaAchgHgcs64cfiw0/+pXWHFqSM7wxrSFv
+9shIR30jJjecC76RsSBpubajPBVSmB6sW384gUA1dFo0F6J5Lt5VxIrsp2KRjC9W
+9QpUucTCgPDX75uQ5KLtPuMm8qOtEGh82fa3+sZt+SV+R5Anm++GXRDbJaWAyDCE
+hvaOCQ3eD/Zlwevt0gpwDSqYod1rE9gdo1yHlL5IePy8ZoRJeK0oLAK6mSj9/imo
+Jjhwc5o4Z/1ZzRr3ep4Wp0FO5YF8OPiaAjmPvCYBCa4EyLM140RzxQAMxUUMTwEU
+pgzscoWVY3IOiZQaE/A5Z6GBu1wwP/T6Z+bjtdUenmdJqo26lDzToDrumvaDqZWN
+odUg53GanmB6e5PdqGK/ciOl72TdV5PxTjhS3woi7rp6FTRjs2vvuH6SjkebUt0L
+7c3lqu6Xtj9W3CCnwiudC+/5On8WQPL1bY/TQztwZRv0iKitrE8/0bIrJr3HgcMW
+bUwxwvWqT2ht9ajn0Htnvisa/BMBgIaM9s61cANq7B+5GnQOwwFvwAJ58Ue0eYP0
+Dw6ci590pnPi2OWiRmQRUQ6xfNQORNoiSaAR8h+lCcwhfaw8wurv0iLV2Zqj/h0d
+cQdSd2pYCGGGxxD3BYktem5/rZo9FeBXBXxf7443hrkXa5H5qbqVdMJNOlZd/fwL
+1gIOXabC1mjMkj5d5Hk4H5MWlDe2/AC+8D0AOOur7c4fIi6DVh8NeovuNXUmPqCI
+FSV/NvNtkkydswv4/ZI+vdjo0VDGewA/TLr1p9WrYWsaFmzUh+YX+vTCzirZ4ioQ
+acEt4nu94mzVIUaauc9uFwcoFjSnGGG11XoWR4R4S96s31PiskUXj1e9/xLUJOU8
+/1F5afUGrYdZ09UD5Nsnc9mjs9A8a5IuT0qlNNY1HdCFBgAPhsnqYvPaadQ8e8EY
+eE7xOZo5TIzlI8580P07qjc6oDlZ9MtWK79q2jNhyvyaoY4H+3BS6JX2yWgUT0Zp
+krcFL2jQ9/7R5uCBRL2H5yUzZX8kJzrFufqu5Z2uoH9juns9t+m4jR401o0D+I5f
+Qs49i+y7U0J9nWXmTK4AwkzkBePpnqq82PiQ2aphLE+6uhJ5AhRkwHnZ80NB3tYJ
+qhXjJC6l0CXV34fzvWE2w8CLUnvzHLUvFDesPhoB2oEsHh5z/o45AzL2MIwWP0eq
+7/e8bwrvv3nMLk8qYa8LB2bhNxr36N4HS7f7stKXPfDu9HmQiJpqRc1BL0Jo35rY
+2/IAGDxG8xz2PIfQMRmt+bZO/m6wwiRzUiyRBZWtg/5jhaUoU782rdUYCps3aN2Z
+hfF//99PjsJCPb9tz44TKyUEl9WiJNfqQuPKYrv+H/CIhJSjAiDugmDBT+2O5zlY
+N1x49UcyLJvkgi6zd3tmw7w7HALZLt+ayxwXJ1qCYhIylRUf8IdnsJbYDWc3bTrl
+qy85k/hzoMAi+smNK/pNmy4HCql51poHL6Rg8OB75EtGsSJ/lTvqWVeooevwGvP7
+ys8bl4xYxACof9s3CTlYvJXCOiAToosidHVAf8577cmDSJtgabZHhNzHjPueno4d
+Q9JlgM6OaKh72/hQUiL8AWxL7Dy7pOIimnssSTlUOphHfFsYLHjFXV7ynLdyaoLS
+/Jn4nxA7oHMAg+JlFgAWtqVCA+6VCb5A5DDeuKLV9VG2+CcFXlz1MUUSby0zQNXS
+x/tPitgLjtkrU/yh4jZCTSUvz4wjDy66wsn+gX0s6D6u6A+WuBge2Bw3T8FSNe9D
+dMYW5ci0m5Vc+FFz8DvPN/vPuX/9Onahk2r5Szf1HqARv0f/P1Ah5rafV4shE1Hy
+MDqntx1cp2olNCCifnk8xISE16ZPQ2jkqaj6PvCT0XVEjWJcb3VvZbQtyLkcKBvc
+avP/ZKZH5YRKa8RL/JR5fa6Hia/dY1TXtzN5/v6yiHVubT3H7y2cAny2LQfHZZWQ
+dw+YFoXum0P68JkkNVIrlWxsvI21a/UqOdJ5e3CZGazjjxV1v5en9sDFtT0WA5YG
+O/SZE5Zur/HS6Oy70I4vrW8FdHqujhWXd6QZnkR063Qwm1JkIRLUQC5/WzhUf4LB
+pbcLaT20y8sE99yPosrE1tv82EmMbpYOYXTFmqmHgfv4eLkX0IsctsjqjuaYV+zb
+pgPErODu7ag9ZUcsUm2mAAVO+X0JCork0YpcN2pVo5AIV7/yDBGhK+Jf2mMhFH31
+Q6ZifAaj38yMV0DY735ZSLbkP27pJLQ7qItcE02+mpNwetKgIQjltOYRhyJj8ewk
+hfHsKoqJei5zkYMAeDRjNmbVrKXT/U+znJcxOmhyBP58l4lVHQbs6CzFAudTgvQe
+LBiWdpAPCGaqSstZi3nrhy4N0sHELMZI7ANRtD0PqHT42zCGZbV88iUCDoAFAaje
+8Puc5bY1E3e0Kj7tDGZqJ/9D4ZH+wHhS12vQmGOx4HguC+0bjpkLVLycoLyeGvcm
+RA0pyQCIPJc7Vx79zpTMeUSyQsOEGRfLrJcbqclD0HW9Y1tW+QqzT3mxKDDrQZyr
+bJ1G5Fw1TZkLsyRXlQFww/wYTJs3WX15xqkaBz5iUoy1gHyHbqHEu5bwga3LY4za
+cgaDHZpDRX27u3wp1WS6Um4sneT+JVyOl+k1SlmskB6f/d238RLpGOk0393L6vtb
+MRyMF9TEl1yyiqrmCMJAI1nR93HVLluIJtAqXuR2CsHXWf0HYF3jyhU9TpPIcWlc
+aVNKVoUj7GSshqbUHGOyWhTGLlqnHAB6M5qxLdcmHq6MAlV77g/buWYBiXoRF3XS
+lEl/W+tvUCh6Gsel+kOJ9vlOI5lJ9ZSc6zRX2AcK3dya+Uz4OsmpTYLRzPD7J49R
+F5gBVXSI6dGwOAFLaIix32k/S5S0Hz3uAy62Q+PpCvaB2tRh3u+gvzkyrFcy/M8/
+uH/Wx29OvNLninLGSjFTBHRZU+Otkw0gAAl/JUBMN47kz5zbl6o19I8UK13flymq
+rdK1WgmnNHmNRjfTw8ISA++CgNjxl1H89dQOb7a/u2fhe9MWG/c69yPd+WsXmUA7
+58lOAXbav1hx38S+QNCJ2nTVOi7HHaiXmfnwvShuLKidUNvc07lvW5AB1mpj9EnL
+jnM9SvpOUe5A7Jl9cTPOKt9S7yWGdJd+gnds4+QjlyDJOs36nAiEfIZQmhksKN4+
+Hu7g6c7mRu4MVxvRmIfwzchZvGnAotRhXsCJBrldffV2tPXhmvgopg/RzeEF/DYT
+XUW4u7YyrgaJS8LQA2blLyTUxyXJmOGL5A+xiq3Dv7eexFGmp7XNiokDdYWi4l2G
+da4q/YXOb1186Wtj1EkgjpVq4FNnaRVHK+CbWjzT8VPsdD+cv5KaCUfrjQV93MGB
+HsHlmZq5Ro95W3q+StxALd75PYlh8IjLp6KVRZQcVx80lTWAYpkNwW0hN4oW1V/U
++lFxdT9k2QnCrP/sBKaVi8q5RSkAcsLu6A0++iSFUj3alVVt8nsCr/cwIUcKhTNV
+NNrKkDbaVItgC6Z4dfQZIGbhQ7oVS0lDXmRuRoU+5y+El9KQzw/WOZJlLLa1dBYk
+wdYOy8o5oAvBZB1okeswx7yyShB7X+ra5asWZUzGkvdJT6R1A4zYj1mzJ1GjGMF5
+trQGgQa7ZMWFsllVBZLwYCPgFcdeRGqz28G/wnVj+OlgEtzctuchGRO6ohJzyxPD
+at2nNWoS38vLDUiPRrDOzRDPTgyON9lpthFpc8IhPJzrKfmNfQWrnlpeV4J63ktE
+S7AXrsCaU7nuuIRVXM0NzmYUwMJ6rGOGTS6KgnRS10eOVpy8QEDDz74HAgJOnNow
+HptTmvVVXSWukx07wfa73PZP503zQ/7qOIki8DKEIAFkDELGgAxcM5byIoWlEABo
+snlIdwPOt9nczDFOwBcQvtC9UKexIqm7AnU9eEr2dpLPiMnTwV1Ad/heqRWOJ45A
+HXwstJeLJswzKZg89GewWEq0rTKAtYbAkH0vo008jp/aWE9SQ+BtbLH5wOonOKFU
+kA2ZcIMt8IhHOrR1eVzdPhNm4Fkj29BT7ixH2DvXg5HK34V7rGfDiy2caAbEBVrU
+39oe718Mh/HfFsm/YTRqqmUljJ4/D8N5dDSB/IpsnUUD+DwCVIrp1e6ZRc6K5R5v
+Qis/aimYksOL/ePldicYEl7S8q37bmRA9wEUkU7AR7LlHOSkrdefG3TbTHBkMCAk
+BtlZl8uPf7XNxDukpV6/M29CKl1dn2vk6NtulyOHz2AqNmUBVkdKQEbTR/nDBxZZ
+7ppXWXw2A8I3lgcwYW1w9K/61eHjQvdhGZwZWxWSPEfqsQ+1t+JfS96Em2WtfH9h
+4cdSjp98zlcnS92jmfGFMPs+cTWxaabNZKO36bAkc/sqdoeL/U0RujurVEaHNa/t
+d6ff8yRBz4PvbNWYL80Fwinwz8sHtTPbRcLH6OLVonjbDUwvEyA/ibWzZ3e7lwZN
+I9cJ+FmXJGxM972WlyarHwvqwaq3r20farcSTz3CK/vxrOYIN2ofdVoypSOazPbO
+42Uj+VtNRwDEIP6DSkaffccnYYjetM/SQH/MrF9yPA6LVg2VeZz1ym2yjSIanRzs
+kU1uS8x25wU14+q/dsP8qQRvVqYKIrKKVm8jK4YzDSZ3ypjbvwfekzFBdN5myip0
+JVB25bfriJiGRKY8QsHMfhOA0opnqgL8Bx5ZhCWH5RbouASQGOPhakivxjeFwnuD
+PJLVGDZ5tSrNlUbbMHFSqvJaFqdlPzpabj68S/iAvd0RtrmpTjUutETAwNFJgxRv
+4APOwxlSxyETdS4BT93rcTKDR0X6qgjQzPACF2KuVpN1xc+KXlSJM3cGhXsqRo9W
+3K3TgdqLaAY4HzYwVGPs5YXDQVFPGI9vNJLXNlIjh4eYAmaTKfvWih0QcPX224sK
++oUCgRhzOSyEzucYoLfM7ThWwm2p0gY/CLGgelaHGQAodt7TguUhp09aneKe5Dz6
+2Ybk2/EsGf64H1OfViNNaJeadZ/TNXkIA/1CLlJpD41EhQB3umnXd5YUtZWQeEY+
+7TG72JGr3d7qMn2+2C+o6O6/4BJELiTy5YEZ1TaW23DQAklmcMX6Bn0eT+SL6Dl0
+5DW6j8UR7+ufMMB8py6krPWNGw/2k1zk78n2eceQXGF5pSofc9rrhjX6af2358h0
+GctGnj5zrqc4GygCOsfOSiOS/4QlFhGQadBLPMb8NfmafXczGKjzU2Z/k1Dgwbfe
+j1CTZob6XB5o88oCCAJpsMzT9/mAiQGLdvBWhxJvTY7BYQr36/6brOE+bRKOz+37
+kQ12/rHPAhdOpNgTO722NNUCxOarAUebyAaEMEW0GwHt7emWz2Dko3yXybQtTuJn
+O+zaF3oFv1PMW40snQAhCk/etiXiCv1sDrbgq8Gp8oRfksAcQENdmkQ+X4b2BQQm
+6K9Wip10v/v2AdcHfFrlNPuAGfTm6LNq6yx6dxfVbU5tKrpjw/BzeEXnzxsqWyNI
+Zsvw0nw+z1R2wUWcxYFeeH4lN4wTjgiEm/LjOSBcx3aq3OiZhqszz+eZFO2BbWF9
+TUOQNuglU19UVwOZvCFHApt7+4ineQsQRRJbbNxHEe/Y1Lx5zDcSmpufth7vLAZP
+c+HzPRgb49tCBDpGqUq1U1Slu2yXG26CFekTHBG0ZVX3Mgh/JWl3r9Z3df+N90Np
+OAk0acAzLaycnBLLxKZ43nML0F3UiHb63h+1M5qYV9sUq5utDJXRbc4CyZv9R3tM
+ObaG00121YEC9ai1mtbYzjA3InRnvfXlyV9ufGGUOjUlQ9z8/DzYiLglY4obUZYa
+gJDWsAiBli3zYkFtI6xnk8QoCIjT53OEb+gphFEv/9bYCAwY+ubnDCM03isi3C9m
+jhUY3xElUpZqcOZtYzscrmK62JAulUz9t218sehx6O4K8d/Cmuo3TKi92UXuPIeD
+G4Qva4R0aGNoCCuh//Wfd8TkyuI8eZP1CxGTroBN2LimTFRf0sQGiNJTuqEGKI1e
+gmjZlAqdu8KqUGzyiYYccI3YwLnd9ib9LixuQbPxTHGYZ3VrnNXxXBn4W3VIE/bd
++/z6ezClfxxC3LLiOjcP9sBZKQLcWNm6z+wqJcinj+eIQ7r9+QNUgZPYZ81gIlg0
+hA3A1O+myQxbfYXA3lSmWq1MUBA5LCHCIFdpIC+sCWYw7bjxLRfPVgZbaJqn1R0z
+7z4hQ8BQEcjQYnKXA46PwC5Qrp5llnUeVFnM3Lgzl8m4bAIwwcYCOe373KbNMlL8
+KR/S9DvDXUMt5wNtTGw2tlnWqlHPHjN7WrT0pSbANrvBdwd2EvfzuCY54h4O82d1
+LM3L7lm/tmGCYBkBPF7a/272knf4xxRfAr2W2xShlc0p97pWmug6fQBPM0/DfQvB
+uFxIMftK+gOkvG+PSS7OfHFka5TwMgbw9cDSk2awj+uM6WhsHcSwxvFNKV9VfihB
+sPjqhVSht/2BDhVPYqar+wW+4KLiYzUXtDNCe7wjwyK/8hlh4DsftO7RdEaGXIMB
+aIrzXCU1mh9HikHDJGyj+ici4tnvmg7BfHPolav0yYVUOObvD9t52BElmZEp21rm
+ADZqXheYK+b/yWDuWL7OMn0Caqlx1WcTe/ZzTJ3ooWayaTe/zhj7XZpUkUKmOkhb
+uJWFdeZC9hcYyXFpVB1Dy7vP69e4g38xQCDDk30Fd64Crs0NIzy/4tBLyIct7DNv
+89y5GXKyGHlVgGj4zjnpdZ5hm3Qct+osWsA42DY8vOCKhWBtJVNQSu8P7q1OFStb
+tWPZhRt/bvhNDrqkTNvk4GQOGBPQwRA30GZlEP2uUlTEtRUCHUJ5pQN5IuPLnOLV
+nYayFSdwLrpH3EFCWgysergVobzj85jG/Um+gioCXqUHHurKxJtSNAxeTeK5M44k
+ciB77MAwEZugDxTw7jXlWUyFxOhOtsXg0rnNd0ShxTDRAgXZYxJmB94mYHZVZmjO
+yXTtfXMCNyQ0L2HxrJ49yu3KviBfj2oI8Gij99smhMR/xituDnmxcbYZVjV3A5K2
+mhINcf77uWvhptYU8ryeeYrFElDhXyqOpsbvelFK7kCOnufnXCpmOC+YpSsWNnZd
+jAB4UjZcS1ueprqwDPwIOFtP0EVPdoxpBEyQmsN+4+aRD3miOudED47b0Ulpva5e
+vvVZhhLFFmV/SUebGaTOMiwwMDMwbj1Q3au9ltYaNOKMChjU04aYpl1tBBxGMdS+
+wl0tgCSpXyEsxyBfDICNR4FAXLeRLp/DRYS966XB99bZeAxLmYVc32gMl3TqFuKS
+K0VflIjPcLs1hUpdcC+93qYqxrHfSzl33w3+Sf3fGvb2bUG9tPrOOrteLWdbFrgj
+1YwVOkxAaw/uDKLOoQeFfVMHSzwIn7dGkeCJ5c9G2OC5bwTV+sVSRqkHJCEP42Hf
+jWAkU9pNT3tovq1fJdYiTZGAb+9wM5H4Xcx9fjqLtyeQqpllqFcv8Wx70yBB4Ps+
+hQLOVFk7zSXZ+H5pKfb5NCU6BSoSaEzeyke/Xf7GpsKjpxOY+nD/8pzD/7O39Vxk
+jL9O1ZKp3tJmkiiMkbxnC2bJ+6Uuqr0F4CQqVuQH0UMs37la+iVackVHjJJJpLFQ
+uI1pYznrOqV1NAkE5Tc98vwUpSlWyRLmaJp1AtWjhngYKKNiAO+07VE+t9jeiyaM
+uoOj0R1xOjAAW4agbMmao+wJuIoTRlk6pnOBiA6iarj9OinCxBT1a+UEvgl83bHr
+wF++473oiFOmte+q1oiib1pXFBNpNC2d1cM1PDisF4O1RaX1FH+UGzfa0Ug4CraD
+ia4tlXz5f17aqLjl01zj3weDi5HVIk88ErUIZAWj2BtrTEsdwadg+T6XOpw3omRm
+4yCj5apzTFozSdmO882dqtOdaQj5A96vey8M9ifzPm99i1nEYgdG8oyVceOOe5Fr
+xSZuD2s1Nr4CqOOhsT8o37yiuM9XUGR6RV0mUYKFVOG+oOJodkhCBP9wUEBacd3h
+pf5OJMA8zj4i1YPsyJpFNgfPBLkulANtlm/tRAUup/IxAFdiFMHvy9dIHkVV6yua
+6EUeHuxjqCoXmCv6i6LR3QIrDCubwaFoFCxv/LLAVgNC2MxvSioNjPNV+MD2wGG2
+pdxZlsIqaCTwGEZTKHysHV00VANEKqR3BoMjNh9mvpNHcodkndF6qVK6V79ahyWT
+eiOukcr4jFkMQK1DW2aoAf8WmPFDAdINZCJ5X7mNrz+IcL0PnRFmvaosbo1z1aS8
+B6RtaOCd9sIYqG4Y7OEvJrxX1oy5CO6UIjsoCZVXicYfjv3kQHbaCI3NZ1bZpVoS
+snlVUIsa40QPrjkiUWmDYGTVZdUPqrHPYU+gQsJknLVUNl7l7YWfS/ZxgpDf5ppg
++XwBwUjPcDZ3CQzGPxBkv2xCQoEo9AOG0X5Z76SkJ3zu/RUuA2oSON9kwZIx2n8s
+e+B7KR3vKzgPnP+NnG0QbaWPk67Yuzi0OqRRBGKQ0NFrfyIEWtcXpXa78dgA3llx
+V7Iizv+vm4MMYKoqzYeOGCU2jH+r5cjI4qSKSkWeEtjpOTqFixwBQTm9Sr0Ar77g
+7WkBYLL/w+F2/la6pSg4FIwOgvFmYs7LlprmMXcv0XAPeN0HgzB+ZGn30TydL+e7
+buzqyoviusslXcMRMoQF7iS4c6lZ82qihbYmPKzELKBdjQbFFWPxB7Xto/2Op9Fj
+N3TYZ5vSqz/QwKum0pzDnGUMsxD7iC9hEhLAFl/vA8DRZJHyQSoGQmnUGYwoBMpS
+nn/1Dfg6Zmr0hBfTi/7pduOgP8UaTXcx+NwQSOwTpNwDsOYbOYYX1ei3RQofSRaw
+YZRoOvcWXFoURtOWqTg7M4/6M/Vp5UHECqPu5AbkyrgoL9TI+xJSo98Uq3EPIEK4
+4MliuejsbS/5nK7DChC/ZD8Jzt9gzXD4x3ci9jHq6m2xJU04xWnfTzhksLYifZxO
+cjR/g0GxgL/SLxHIPvPJwN7zQNpKifyv2Qbr/zJaiRmghFvf/SDnzgx7ScIO4+5z
+6vXae4/2Ez+kn34OhBwAWnuV9iDsvj1qkQIrvOlV9EnbT/Gh5l6+njl5U0bGgDUo
+GamuFj6YfnVaPNn9WnmQ5MK53Jq98DbTZsNDF8z77w5ksbfvKGDaq+Jlvt6+MtEL
+hyYjSPlaJ2ZVOjcLRKi+kDaO5e12rzbnQQC7zpMwN+fzWIUew8QDtlM1WT+W/1l0
+MEZanX7MLccnwXFLfuhj70IxA/UivSQKuzAt8gUTcrKucEghahhgjD7cFi5efWlz
+E2cqkN6wV/bKHSaX8SirmXjL8GyVxL+UPsp0K+w9NxCwX4+2M/n19aq8vaGK2ywb
+0Vrr6jSSxrOjpCUjaLe9gInV17fxvz5K0+6LvmBWcFtpQFt8YTv8KXDLo75uPXgw
+ZxVAC7mp2f1BoHDMWZxa9B3L47vhMELDXDVnZd67uNu/s5pPITMaTuMclox6RIRq
+IRiOzN3oWVDC350XGdigV5XUhSkC87K56SE6+7C9THVf4XB95Ju32zi4/yOQ/Ief
+rq+euhbodlxjy7a8ie22avePX4F9U2vlZj1r7VjSyAQ8VxCdm7qqHRm11lbCy6SQ
+TzCNEqDOHslEGksYyk1ILx7Xky0c4dGp5onV+7VO9ESfFYJ2R2zoOF8Z3AdRD3Xx
+8cHwA1MACOirPblDYv8FyKmOcGBLtHW1KuGLksRsLNoUepaQ+tZf/CCEEURy/thU
+8bbme06R+zrTyD4hktP2mlp4wsh91U5zCtqlbRz78HfyHC8kE7BmBZbcCrLxaBcw
+mEDYPTkFYjhIYnJKtlCEAGbLrF4npItXpY59OW6rGvn22GfURiL/B3RxOIyMGYpn
+ugtULSbx+WK3f1Gi4mh6rAJkYc+/88+aV4tTvRp/3ujo3UVreVTftkC7NVmGIeyU
+MaHW2OfFnEZde4cJnbzElp6IHatSHre5P9GVFjD2i46lvAraPQLkSKcH8AGEWsOD
+JeldkCFZRJ/GS0BMfWir8juIPyscGWBWX5JwL5oyty8guf0V9E+EDnRIf1FOiDjD
+OPtLE+urU+J9zy2N9y3fjcspsMIgg0dnFzjde5VzrsicOLCMjJTHqEZIP//+AzJ+
+dfFQVwcWumztjgEGkrPXolHCKlIsFifwvLcA0LMaMqj2WdowMOyBJcSaYkUt1GD7
+IoKsczz7Eiot0g6C/4vuCrpZ4vP7NOUmdz/OMsQ+5C7UmrcBxXr0vtjmvS4dZAdi
+REbp0W/NHCASTmtN9XnUCZrk9WJwH2xdnOLBKOHtuxzgMfLPFALoGIARw6ZX3QWW
+1B+KShO/AWeRHdoFd0ZBxJ5penog8dTGtUvuEld2S2fCRhwqw1QBsaAMts/6yN7Q
+DyxXX//y47pDLHJVoApC6CZX0bfVFwRlKLm4/Th9hds5RrzlDEUBhnSCAZBl4zCM
+KadhXHOHFHwQJP4d0AiYgp1zZzWdbqAfG8KMFvU/brnj9xOjyohQ5vSugV8NVxkX
+BXDaiB4GqF51Uz/sqCOihl9jWSsIQonHj1U74LnOtN7EklSbNnmQPh7/q6OILysb
+X2FJWS8IXm8pOUz9mZ+zt21aVkuq4mmZYVvV6eS2PHR2SNhYKSERe5VlstDpTyzg
+8QON/qPdMVx2ST5MRIXX53B+xLsSP7JjkV5o2o125eLcvawan8Fyayt8KtP1iJUQ
+YJfyZtP4+IDUIejPevRjoQRxCKqZVXZ86QQh6J5XJoc5jg+D50CX8Kopbl+vX3Og
+uSmYC41m0EkPjpwR4XXU9q5hTE3iyIRfn8hW9j91ehYNV4/rdegutdX8GVctXly5
+vTIYd8X/slQAh/NIuUl9WQsdyHfJ9VlYsMXg64ufHacy/+aKLl4d+UVBQV6gqKND
+VfiVgb5YuAvaTTrpADov5DoE4hXna1wL7U76OLt+i+I6OlhI3Q5BnqHYe1PCa53F
+1pv+tV7NteK3E36E+xUKAyMzfq6hFgCWa2LR/8x4UqcaRhU4zUoTUNWcDX3zpd+L
+FowG5dpZjCZEy5Z217HALmmEscmH6ZbCFnuWRVmK2exeObmDS9VlRXon9HQg3CZu
+WEE/HaTg1nyaSz4BZEJ79caSUszR5Rtj2nZsao73aExVC2K94YkL6Cl5TgymGRoa
+nM7iQtVlupSpElzTIg/xYg11s82guRhx+0L+tdPmoEVlxwP4MJw4o1UFXKgtdDkg
+keLG2WWBItP45ZpMKn5JLMkVcwQaQzkxrtsEGLCozESlr0Z2kkpbqBaeLYr/gI96
+pucTzOQSLiIsaHc4LWJf1jO5rxZu8zTjKScGdH8WkN/stBIHI2bjdj0aUR1ruIyZ
+COyPilzGQQdIZN1njp+sK3Aokw84xRDF+lnVFoxp5moP68YcpJt8lPGl9lfC0fXb
+i97L8YP19uuems/u4PQS/6NQP0QR74vTqoEqB07os7GHlXTxJr4OUWDlNX0hSaJ5
+lGUbrlOAL27gnPGFgvPpqWO3s6NykC0uW1vU07RiWjsDv1cAk1bTMoTL8cq7wztb
+XLsTGNQ1RloRQuImVx8KCIxN61O4UA0aSiY6wA6sG4O3KL7hHIjY2hhLRBag9g6M
+9Es2voz3Y+3wDq8sQMY+f3dsFtCf5WC7EP50rK4tRUG2/z45hopU6p3J3Px8lsOq
+x5GhSdZWE6W8OiGPFlbEginLWdn6ZHSHGtZ0p1NXeYNLAxH3HAasD9TvvgT+nKJQ
++3DriDx8lFfu2XuzjrU05b5glV5AULSZJoOlAmxoKb3C7FFRaJOvAqz84A6Qw5pa
+qQXHcwKb64hUsWAZ80RVSAuIWD5zoz6hEycsB1i0gmnkNpJKLicCznazRSaEiH5P
+KcrJbxjf0ZApSmh6saThGNPEr4WnL+9uYaJ7PPQdjipuAAt9kltZIXjO/1BVEozj
+zPfE0P2HD7Ke37Pv05rQoKT+8y0lg7r2aMa7tGEN8UuVPXNt6hlIVBgSYqfDl484
+xJmQFtrgLqnDIg7sVNnqZVRZp5ByLVWTsLOxOLN+tvOw++MTQQocISF88NDypiAR
+YnQV5hXDMyMwD03USZTD2xnN0VcmhxU+0J33omHNID1pJ7vH8oL59CpnC6TGGcEd
+eASkdKggF2pAERKBEaG/96M8+I+6otVvzOuR0hEizdCQGPAlQVBbXCIPbGmsXGbK
+TAl5fmEqTpQzeO86qQ3clb/jCx01Nw71kcwKlZuOreoK+MUSZTrW4H1Xk2iWy0Ch
+CeUKtle6LbE/O5b3Y4cmEO3wNNSdRpIdTxGaBzTVS4/f2aCcmDFHXVXa6S3ZCETx
+jBUJS0A+dT3xGmT6TVJa3t67VY1/9nsW1kXA6jUqc9YdwqY1N6VcPu3WBfYnd4RK
+7ZcSV13DtMqgo/yZeAbY2g2ObM0LZxRb0P1quVstL5+o8VgcdYlQsF+x6G2uuqyA
+PUycqSjpE1VVXY1LFSx7VF8bPtAXjIeNwElFPWzXtLt+MbH8oNPLDEEAZJX+jjpu
+xjNtor/XqCeOgl8tMACXm/6W47gdg9/NXAfM76MCbITohZijehlp0NilimaOTByt
+6WAYFhj37puhY+GxSuC5/hIY9mIYlE31MRXHwsnFcsI+dsvuGALzFrsce2LZALwx
+0Rt/IshutpCyjBmNJKxHH6oRtBLFW8CSfnPfHg4Zuh0FQ4itr2O5n7BHbcs/1TlL
+rloJgNOHXMq79/o1XWLhkF0+caU3qDhpBmlu6QwzOotcD9plKf+UhoL74Z52GM05
+ctal6oLC3reGhbcHL4Vb4/E6+nXOxJisfjnjgcDAqm+SRYYJVst0b/+z+NJ4MIx7
+LXpW8/FdGEYNHrmFswqjVUPzCYRAlFMH3Q+O90vQ43UVXWZGlYgGKrEX7DB7/7xO
+cg/n5/PL/tcIPW84XhMFXdfpZORsqlvTnVQRhH1rEPq2vqIyn9tobNK7H8VBnycW
+G5M8f13uDjrdc6hVbXrq50PY4+xulz3GbIgh+hwI0hc3J1CoSHvL3sSozo3ixZNN
+QJfG7XnAZJGrDLhw5l3ntLEnzEKOzdiPQHccbTflXlK6z9lYiEvKMvszF2/yfg/K
+tXWldUss0JWV+VhxNUm0FVjVrNzKQn2jLCKTCuLdpWPzLDabYra/WQcAoFrx4eaI
+2eu0BJR7IvehkCynqCjD844on51raODxmFk3tcPDhPY4qnLgnKdCzDF6wW3uQbJX
+vMg3hfy+S5bKPAjRhbM0XxeYmBmCDt5IR/2yxy2iR7PwW1YmSBAfb3yyGZ/Ec+Z3
+e1y239CHhS4o0+WkTCoBb8of4uk/5632A1s/qnkqac7x4MwZWjn1jnA9vSpJxZux
+a+F1HBRPOf8fT1JjloY1RNTo3PWXK1fda7Npn2yizetwPX53sIkkFeha9zOKlk46
+/TGJ4lVY+LWQIXLhpDjYG4fAw2tI9BgZAACsjTNFSl+2jmdC31U3qxmm4RZSKkMF
+RkikTcP/htG+uHwSYFqnyyi1ncCoOlu7uY2Ms3iOOJt2Msrwgc0cSwlj80e6ijmp
+EE5+Io3NsauiJCXPC1RXrGFUdd4p1BQPDMh7Nvj7RVG0EiUfb1THKn6kh+zipMme
+6hTxewR11nF9kKKl/3MHMZSUbUhLT1ZFNjaYzbmQIpA=
+`pragma protect end_protected
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_eth_packet_overflow_control/mentor/altera_eth_packet_overflow_control.v b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_eth_packet_overflow_control/mentor/altera_eth_packet_overflow_control.v
new file mode 100644
index 0000000000..d1154e887b
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_eth_packet_overflow_control/mentor/altera_eth_packet_overflow_control.v
@@ -0,0 +1,320 @@
+// Copyright (C) Altera Corporation. All rights reserved.
+// This simulation model contains highly confidential and
+// proprietary information of Altera and is being provided
+// in accordance with and subject to the protections of the
+// applicable Altera Program License Subscription Agreement
+// which governs its use and disclosure. Your use of Altera
+// Corporation's design tools, logic functions and other
+// software and tools, and its AMPP partner logic functions,
+// and any output files any of the foregoing (including device
+// programming or simulation files), and any associated
+// documentation or information are expressly subject to the
+// terms and conditions of the Altera Program License Subscription
+// Agreement, Altera MegaCore Function License Agreement, or other
+// applicable license agreement, including, without limitation,
+// that your use is for the sole purpose of simulating designs
+// for use exclusively in logic devices manufactured by Altera and sold
+// by Altera or its authorized distributors. Please refer to the
+// applicable agreement for further details. Altera products and
+// services are protected under numerous U.S. and foreign patents,
+// maskwork rights, copyrights and other intellectual property laws.
+// Altera assumes no responsibility or liability arising out of the
+// application or use of this simulation model.
+// ACDS 11.1sp2 linux32 Build 259 01/26/2012
+// encrypted_file_type : mentor_tagged
+`pragma protect begin_protected
+`pragma protect version = 1
+`pragma protect encrypt_agent = "Model Technology", encrypt_agent_info = "6.6c"
+`pragma protect author = "Altera"
+`pragma protect data_method = "aes128-cbc"
+`pragma protect key_keyowner = "MTI" , key_keyname = "MGC-DVT-MTI" , key_method = "rsa"
+`pragma protect key_block encoding = (enctype = "base64", line_length = 64, bytes = 128)
+sZ+V0BEOrePAzfiz22TPX37fBPLDDpo9Kh8xr5dBqztVHrcDsZfoBV84i/MefWzo
+d8/ExlDgcjChQPhxugE/C8xsQXuR3rkWyivsfp1Szwa02e07LcPHdw0ddhr7wmaz
+fBUv2WWAhSOLDAvNnF+otg+oCMauogTVovK1qSzOiLM=
+`pragma protect data_block encoding = (enctype = "base64", line_length = 64, bytes = 13600)
+kusLnwdnLEMmkrCKCvQkuslCJBPGl6+M4+AWi8/8qT1RpaeUNiy1wEN43UsLX3hY
+SuCNHqiwVbLT3hMdBx+k+KIlV7dVTPJa7sf+6oeNdY5ObawVROYvDT3ja/4l9qcv
+PqkmLfwdQ4KzsiUOccxDy3vDx95C+GgwZWJAgHC6GE5PayZ3KlC+0/OuEIcuoR7e
+TeYSYuY16+zPAtccK+wAY1InhtSbihjLrXwBZ8FltKPGimduDtoRv9neWFpvFXTC
+KXMCdfdrcgX9OZF/MraAAVr0zb55PQMVxp7kdOGHeJcIsUoZft9XlGDhzQF04+lh
+wihl9YspaQspApRuw9sIGJKpRUJlpupMwHLhnpgJ17z3ymOU3UAjc7qMqFEVebtr
+CmNZuxxWJrdG3HOPM/xSsO3dGvVUx6DvTbS/DUraWv6x+1PUeoEcUvojcgMuCzej
+3MFc7bLOVrSqAQjzjZeTowEurmr+hXDj8WLpmkvLtpZIFtbIGkh9qxIYsomUku6Q
+RHeKnHbbH4Yw4XyzyYzwNvY6L3wNek+njvpckLpjUvo6ajKWnWNUZ6VUnCMLjnV8
+ezEWOrj8mqGxMQaihfXN5Tu+ZQyqNhACc0a/zCoOZfJ+rAizsUZKLwvE9NGbvcDZ
+X2v+RtieMvffAyEB/39Ba6vvAUqEBBgscagLUx98BcTLjunIUzA/YrrLkEdkyoFp
+hNSTTTDeIG+4Yc2cm1pUYuMlizmALT43F1eqquR1MoKPPSW1XWElxssngivDow6Z
+rgetts+FFoc6ZySYQLdrEpiMdXbMCtUy5XJlU8XQTNrxVq4RCJvJAixRyAl/AVDt
+SuAbgjOM+2HEPQxrPhKj8fFWLi5VYqLegWCb+gtjxk/s18pwrhwMstcyHYRlrNHU
+y/Z6Hxm5MbosTUY1GnoS+EFR8mZUFD3WeppXDmd8cKnrLNlgNl5Y0J0MIMEIn2n6
+p58JAJaA/3+vQytX6xHbCWKHW5f7WxouKge0i3BnjCmpmB0NKWkmhOJ1uR5JEkT2
+oq+m64vqYahNL6jkCwtU6aUf57NDP0qR9Yw6jmL5MXSDB+btBxsX+Py1V5Z7hdeV
+TblJCsjoFEutrGpnnICYI8c3WNMXhSG+KFutoKvlb+JcnzbFohPh3TF292cFzanI
+jQkFJB7o3nbDKfsO+NbkkGn3JEd2QPcZTYxUTIIb8SQ+fcCM2lfawcGCXFFLGEHX
+BlvhwjSiL20mpxu/aDi1Q0nkzQdG/QlMEHEje6RhKG5QPjz+B8xT0MMLyBRuEA1p
+AZb0d+81YF7m4c4+Y5HnqpsikqIoJyJigvvUFRD1FbjJpFPja0VN5P1FtRbMIKSa
+pgolm2cpqpsrTRLYPv7h3xRoF4FuurZHaoO0VmP6U0fPsH873KnehOYdoMwLOKVd
+EWjVcyYCS5pHWl5+M/vyNvJUkQYauuzwJzXDw1IoBvi+5lrw/C+M0r4pwyLgSBm/
+coNIlcLFndcqk+5AN4gJtL45OXe39M/fchFW0Hjs51k/fJAQU/86eRgZ433Drcg9
+54a0s62Icm6J7Oee6TjdlkcoQSZ0JY2VTFdH8zSdFopGa2+6YMQoVR73PTkJHgpt
+qd6+/wqzm+HB5VRLLyqWxL/Q+EDwX7xBJoDnXrF0hSq2FurOaMCtHfXcnGE5wdMZ
+reVo3qXw3/3KZC/SaQsMYEgURbfuKmrddYbdFf2WbnZTnl/iO9M85SJJjkzLkiEV
+mBd4z/xKgtOgfLOqs5PZIxgZCzaGp6kFH6NYAP4rEG/wUKdYflQ/wYjB+ni6f99i
+15rrDfZOQZNKaXLlNwzIckX/4qvvAGy3YEa5/egmlXLfmLz+iG7B9xJq/7Ny46zQ
+Owv5UkNBEQcxuSlYiG8Axq7e+Iujh68Z8Ri/1dRyDmFg0sv7rxTayXh6Fj0ZhpmF
+6xXGZtXvAbzilMkjUNL9EyVgBM4zfff04iiLnc1eEZf7F9cdSR7nZVCZkQPfEFoT
+qU8hW4CdSGbteXjyXRYiuZDLYdKjIW3ysXwEMr57HvwpL0Oqu6Z3+J43Mdc3pxl/
+I6Yeyz4X1zdZeo78s/DRetPM/p/3bMcdhsW/AWzkviIkX4cAKCXkS/L8llQ1wcoR
+vToy/Jq3WaKIHgAYKaGA5HANAFVU8DDrCHuY4+nXiyRfVGAWVygjvFK/BwQ/4W/9
+hGJBlpxIyaFyFOavEvNNunwZ3M/duF69eSILhpx+JiIwUyqH9SIethxB5AmzhlS/
+IK5qqbJpgIBCqA19RAgcZUIYmvNNlpTjJHLhJ2xB6d7YMoVBbjO7wet4eDH6g2jB
+XwwooIUpxAMlla6c6dsghWH/rc8D0/4Ps9Y5kmB8VsERTzrkJSKy3uO01Iqt0wWC
+OzWYXq6rQ3KbupBxXrihN+M389L83skUcGZrKhBtAVv/SGeRBqYurW0ejGAlMuXQ
++MtWD6VrVFHcwWiPaWd+ij7nHqMGssmF5q2M2gkrACDknTf6PakNb1Op/5UNIPdW
+V4wEO+XSqzFmqhB+dkIovMVOD1tH1qeZEPMEt49ymU8o7GuJk0BXFgyxfkkeqrnL
+1NIwmkub9fcvGd8P0OMn0b1YsAPENE3Zv7rEPysySexayStkpKq4l9jZYU5LaeH6
+kEXhQmVN3nw7gvFQ5GWUT8NVMw81m/5YDgKBMDaOEYBog5pQUeOCF8bbmc/tOZHB
+b+mbQgBUlxiGC6S6LfuuTqqbuvozxDAtNmLvDRicwFpEXL4pNV45pyXCCu/y7Q7S
+ibk0tDPS95hKb0n9EzrRZfm70XXydQyC0B4VSB9mH3oo4aFFF2ZllR+LNXPSzi46
+zoCbHB7zEhS6Y1rFEdYCx0VLs1yJ0/KCF96Ho+V7kk3rmhCngaLiEwCuKUW4BGo0
+dDzK7T8Je2n4Q9duQe9BA0q3Ejb8bYvj1NW7yP54C6ej0/Mde5igZuIJNXnSnoqJ
+4K1tfUCaEogIYzQK7IIEmY8q5Hqt43J/bTkl3WtebmJGYMD2Fo4zQTjFdgnohvtA
+GWidxUM28mTlB1cxBsjeMWlO20MwCjaZF4Ggsm8E92N4SAMb4ZZ4E6N8iuUylGcK
+wHrZ4EazFoLjo9iZ1JSMpWGtqjiJ/3CCdTnHdIPdM9Mfl0yYmepSK2jWgjP5DDa0
+MxI2BizgXC8rB3GpS3mf2DTgdt0MOOP3LZJQBCp8GsN9jvMjwsa49vdh+Mq86mHs
+DaXAr/TqvhUgKnIVolJs0KbVMkmNAyj8cv3ZcTHuZw3wpR2wDfS+rZVBt1yd0Wpk
+BUo+OOx57uj64ssthZKG9vviHtHj+7c6lNpRRY6OXGnlNF68t1I1INDssFV9QuoF
+is9Pm4L0gYSb/IIEwqG94qgGZyRZCMMXmhWljnxTYVHQfFXggM39TVmLn+s4vC2G
+o+G+4/WAbit6VbNuL626A2CeBDK3CpBPv3RrtxxBAO92X/UY4fneQTcoEumL5J7i
+AgD63cuU160VTqvAsppXCBhwG77EsJxaoWDh743C52iPQYspQkEPZHewhNnB9Inc
+M+DpYSPgTcps05QNVBXGnhcMA0l/u4AsKOpTpDje16JJOTxfUqutvpAep68Nj6J2
+018PGG1xNH8qW8uZ82vM7mgAuWy6c8vPh2wKGUDccDq8EWSLTCOZB0Gvc8tJ6AaO
+3Q8cxBTy41/i7uqcJl42Gk3ZkkWhoLRIPP5OLimvn420o+02875MaU1FX+r8gNa7
+cNtLsG1FgcXo9MtYnrtxwJ2KHw05+g3QfMCAzUtHTSv38+R4/eiCMAsecvPV63Tp
+TvTWApSY4MpvZY7SY6aUUTzlA29B7lXW+9kNKtUFGhT5oW5dm297WyDb737d0XT2
+1fRZl2TMRkJ7odp1+9V2shbvqmNFJmW+t4rVqFDl1/JNrD4QJK132b1FP4wU2Gqt
+0Y8lt5PXFh3B6PqpBCZmkYy+WjtQkHD4SDZC2XKnNKu4Lw+rHfdzonce7CXhmERI
+TZZlEGvgqgVMfBmCzuSacufhO+hUicFUmtGcOalT0KLw1cpk1bHAgA6Qc+6jJIwn
+4qmIpJMuuSUZ6290izPTuB5hPLc47NdcyGhKK9xHWwxENX45gOIjvDXc1i/jSQis
+N03olpZXcd0+fAhnPKTWf5EM58rxff+mUgsMnTOcbpu3YbuJK8YPrbVZya7T53Qd
+OEf8j/eNxx6S2amYCmNrNxWozWfdnuuOL+swsRLwO1dR+fsWS7ydswSQ/UPqNRtn
+Bj5+F/s50W79aoHgtRIwl3wg5aw890oOmm1Y3EEPaT5Z+RhgehC1XPHbzDKWY2iq
+vKvEQ0FoVDlD+B6+CdiRKt5eA/ojLuIjmTIGUPnFDg2/xydzbr/lvSf2fn1eX3wq
+E8uqlZVwm1/3SEDTUxX24ZcI/QPT60ekkOJpO/5KAO70cZtweVQqRM6UN3IT15/I
+vx1LKCdk06YwHDIgRRYKUdYbxd8U5twABxRIDzEV8B9lY26dlO5QAYipmllo0nWG
+LAWC+EMC6QWyDfaZtkoedoEwhRbNkvUZNw+tO0UdVxrUiqMMn99/rwWcJqiacfKi
+TzZvadlMTmkxNO6xgTITe7Oa6b5f6KOF16+CGoGRvy49X4IXM+sHwi7AfqTsy5Ao
+Jq8JoQ0JNXlC44KKARfqVKt4o2lRpw/8CBYWWZu4tejLRQ07xDeWd35ITluBhjeT
+wkI5UogFl8s6MnT9woLp+8t8xbjySGcz8w3k4yxI8V8MH4oM7XHj6RKzyQdC4hXp
++UQI63y/QfqnhwnK9bCMEt3QlDTsPS9QV4zekSHGKHDN0M7RFnMbWKHdFaIIUPvu
+uyHswMS4zEBgvxZ5U3hBtBn0A8fokUV7YZlcujFAMg1B+VRBwz0tsL3/S2cSZXk/
+feQYB9pTDuEQeJgk2pGNskYCvnnInJvJGwWpZ8GOIhtZggl/sQt4n5TRmYn8hXHE
+a6IdeI9Nj50+Eklv8z415ZtnmFUUQj4v0RwjL/xjWHo8CBd6uo9k16yEeT0gaSS7
+iiabBnQXhqsZHfi8B5+SDR7q/qdKm7kNhsptBVso3ry2Qq1Q51Tfkg78WCld/fnG
+l1ks2ySyK2H3zhyBidP+tT9U6Dx2Zkv32/MB141mVcTEMcatS34PjYzXhMuKvzmP
+Dv3hVIj0qJMiXpDU4Jzaeeu/DFXdoa9ZUk1dsK+7Ybi1SBY4h7K32UwY9hmckSNG
+RIMwRoRykg5XKozlUVaF9l6GUYyZn0AgZpJPZN32F6bpvK4+U17gTeTjQ6ByvBqn
+N7jra1uvFCmGMyJOCJAOIka06AXeWqLVGthlbcuFj8pSBKAjn9YK7GXtfJZr1/np
+OUhpKUbcjjITF74GCVJ9u9S6DCzScxBcG5b7gPHTDNtVwzak2HHJMMIqDDxlfpdH
+/lzgrk889q+6OeJcGoAfWxFkBhLouWZa/hOeF2zbshY4UHiY7YhmEXHuuxZWtomO
+936R3Q0+7Gb/skdHnRQyObcmHl/P2BBTSznBU8AOb0Q4ehrxNMdqFG9LHZmVKRJg
+sgCfGfK8nVbAgPNlAOSjQMQjNt+U94KzNwcgt9SD6WWKhLr/Nf6bKkHj+r6AbhtH
+PT0kheex+pkjjYQVnK1Th2HfhtxOGxmv6BbHDeFOTpmS4ZmvdO0NdFNdYDY1QH00
+KisPubSKFyaVgMy1GNrnwekLq9i1EQGe0/2/fAdiJDii2hvgZE/sb3RKoiVSMRBp
+K2jQTJI7xs/wMwmI1N4H4lnVpuoOtOy+NfCshZZ8bC7MK2Wg6QBYevroaW4fv+BB
+diYRtj1VHK3F0c6kB/sQJkS2Q5D0lBODJ06x8MvYBQspF3Ti/MWEgV3XJTKdN5nX
+LPBB09fz+iXw8Up4AScIFCJr7cBQmHkWJfSeSPPRw+2WXC52g+/8HP/eqENs33Ls
+gB0IWN8G6/6JCZjzLZOLkQo+qdJPuVnwQtRcWmWr1b/F+NOT9Pv9/kyc/t787/tP
+3C55pcQ15S4sbSB3OPYNQSy2pZKm4lwZvOkJzyTinvPHn7f77LUMeRl9g0pHM2t6
+gve92d78zM+qzm+E00AjPYuNouR681vic9UNIsQEFjezJZfjxcA6At93cR6LFYX7
+yLYN5Kjx7B7U8WZ7u7AhkoeEjPM1Y0tT0ocUP9FyCFgI99d7al6azyECsg9tJmCp
+SI3R+UxuTNEzXWEOlymOjyYzIeLr/fZsQvRGYddmyiHjEqLvxScbWByznKcKaOt/
+LjlcIMWjJAUG0gW2rsObh6zN4XMsbA8w1W+LtXRcxOpwVpGjaqbFwW9hAeS9IwIF
+9/uWZ7VWGnk++25BqAqvWFxFcMNy9+N0FT2HY6X79+izGfRG+fUW8o2kZf3J8s0b
++ULjNsziGzdIlb8gdbjYkeEsvZNsoJn9L3guZvT9kcpoMY3YTntoVSpACk82D5Oy
+uqA3+A3opRkXypdxKXORFjBoPC5XO95w0qtSX6Wt0h2qUPA0kRnMdAeGiO2EzDSw
+LBgTnb6dCDvpZM0olcZO6PTPo01PF8KdqRavfOU9g0NCmnCsVv9JobO68jEt48Gi
+S/qndl6R1XfY36TlHY8kWym+UBrXA+6NGE34Pi9kQ/nCTHhIr6B+2+Aku5ng4Xga
+q3tB+2A/TZs9kB6LrPxMXvqUdd29+jwNtFYWPWcZdGvZk9oswBEC1MfmXi/rZB5q
+dP9H83sLwBUVqkNh7RY8m3CWiUeHbAeUP4QNJltj1u6c6rC6CovUPpBtzLCvVXg9
+ohYgp4jZsPWPEjkX7Fr1Wg34T+elHdyWWSYfViGsT1GSy3FA0edhBKBp+ZKKUEfE
+CjC+iWobye4XpuHuHp8xtcdznrHlxm1CJhv0fe2qx5L8AZtzm/6VA4DqpAUwULOx
+yZmHD1iU1XoMYzSnx1zERYHDHp//VYNfR/DUwQrCVt3wam/bBbpZVYIWxDr2GE2b
+AtzZ9gWNSulTu1wn4SOcfO79Q83UY810nXoxxQL8TO7Lakihm6zIFgXr7snlk1F9
+S5bIwjVO10Axi+kkhWiEWjVLmmIxfK8bzu95GBIhbvAGuInhzPqh5K2SfTQ6UYn9
+/Sga8Fml+zUt9p1fG9tpjT8Rt2n+RL1Rmgtpc5c2pjkvgjdU8OX99YIW0FM0XZl/
+V178/HliAfQ7AcdPveMMk8wMcZ4fJ9CSKXflDkRN0jPuG/9bKC0+vsOQkfQL/OTm
+lc1FZXHm/2jrZFgobHSDo1yNkxw8ZFTAXzOY99aaUVZxkR4vzHpTTxwOyWBbTVmi
+jD1eX1JSf42TFdGLcnDElaeFgkRdA8+yAI1oNF1SMdJ2yioItL8lchtYIK/LQkBH
+W64jn5+E+eanMyy37tdzEwLLPqJKulb7UUd9+gT/fo0x3PHEK1YZVQW8nEO+gSVX
+cVGsklsW8QsHANFfXxdoNBl7pKnTfOlOhbHaejjMVZhcS61mVsU/gJLOItqPqqpK
+khAJ1TNSa1mtU1D2Zh9obuTs5TWPBnCpODMctCOn3hqmmoeGy4ISYgXJDFp+bzWv
+xiu0miKyxLzq0VMotuo87sIZUhjSrV/ZohO9gKvv3MQurYzNPCNsAepVzPNSIjMp
+f6q6NOjT84sLZdy4abWx4ITrz7990pFIdmn8xxQI0KbusUUW/CxBEjq+hClokMHA
+F9XHnBoah8JfvxZ67mtdTD49LMVEitY0eHKGwr/S+0UdlHgmSjEcpIkSY21WITbu
+mZN1VB1w0DEgRuDOS+RaJuUp8o0ROugJK2M4rrON/+K8g5nvsa24hnNNcukoqGzC
+mxHYdjA07jUr6l0A6Q9wciZIIcgpS95W3i4wP4lbVYGHE7NymerUaZU/STUfwfoI
+yVbb3DQmeO8YvhHl5oqhihs3CazZsizSKc3eAsuQrl+uKztPpZ8zwpNVSuoALh83
+7m0VsmaAkFKYcU0huVmWmHKmx42X4GSQyBRMIy649ZG4+6VFXjnjn1KVWTpBmt0Y
+HboYq1Ic7LlNyBK45+tmmXuCGpQh44bnl+Ge4PbAk8W7lEYHjRz7qb0RVwKAqgOs
+tHTtSjUHV34jgsayQKiSuPbm9ITY1WjmABxerjdNC87bmB/H9SiVM+IfRTfhqbQb
+d48GhmVJKPKeaKu7SEwGE27fiYnyBfH6xV+klVXQdQnOCxPMNdWfKG7Ii47884Rr
+8UPFU1BuKva9KcxkM71cfjwgcjbg4nI2d4+1HgM+LdZXcYG6CsDioCdUaEBu/hCy
+L2SCH4pP81336QhTRPlSAbyfqloJgk5BneDncP09cn3sdW3PNBrYEIfut4pilyKS
+Q29+WZsfZPWsDfaa/ScWDu3zu2VHht6EtF7TELV30nc1pHNkuAaCzofMn/dQFL0l
+xIK17iHISfgYfURymgAKMs7MzamUucc66vS+l2w2KbQwVwlprQujZx4/IBqdhq1j
+Sw1ayJESDutzOMuDQT5896ZAnty+bI5CO+PiE4S5wcUfctxkHmHJR44ACuClJ5mj
+oA5vD96ReCFst9kr1t5mK/EOElVqSJFMZSbhA33s0iL82umXEJO7U0n0l28ofm3h
+e8GmCRYEyFyGt1475yq0QTE+iWUfZ0YsPEwn80t4NKGX90F1CbyGpgOoSkaZxKhQ
+g47AsxasYlY7JllbhrKxXCRsWMLWAUMKH546/YAr6g3AkKqq0gqt5C1kldwIHnzR
+Ork1FKZGeCUcpbtOgwKEBapHawMTkbzOqBzl9cP4/Otv8i0oHf69jiv5SEd9nAhJ
+U6/iQSUcGBswaePyse8M2HI/qZx5vkJdUZ/5wLpKPEKseMgdBKu4znJNrEq2Qd81
+1F4bCETlVzI6y0bt1MfQJrTEuLCFleuRzFbLmdhuL9I/2b477/QMefxRUwD4lryF
+sU1/GNBn8lh331Dkm0FMFrKAGdAnya2wY90VEy1EyxYkkdfzJZzbd7cl2phi3182
+OerCliFmgWNQXzt4I/+DMq6pREvY4bg8Mc6isNHODiXry6/gB8+TlTrIYMm9X+e4
+MaL0EZUPumtsAeVTUjEnGlHvq+aSnO+cO6uUHH0SESRCqEx3GJ8jLPzzgC2YkLK7
+NGWFb9TRn9GT91b/JYCTU+HgbFOak1mmXhkx9KAWv2K87Y3SQPb5YYMaQYjs9czv
+xs2QPt00Cs12D2nPaMtsVNN0nuwewhtV31ozfohcFuIe0wbng85/9OH6lrCIPSjQ
+GlCglSH7s8DB6ejcMy17UFlsPmKYAq+bo5X4RUj/Ydfx20AiLpc9OVSYtRVJ3vU3
+DqbGs6Hu5OyYVSNH4oJw8R+Uy2QQYWEfkN7UtMxRnjRrhCQiAe8eS3QOZHPgnIAD
+/QtzueFk7Ir0pmiKy/33ldGHfjiTF2sS6AbyBhQaf0DQv4tLUYoj+mp9FFWODkHy
+f//p3V9vh5ZQZslMm3CKbJfP7gBI7YYNmcY9nhTZgAOHFA6RJe78QRSYKK6jvPXB
+UyuKBZWxnRsd3pU57RCU/C6D1k+JFBZDhNyrCxC7/XK4mmBcbAa/q2YBwTOechRA
+PkeOnbvkuF7vS4P99OuTabN2MrLXdDY+Wqoq77t2Yi9UmC7e6lkAvvuYSsQSnfp1
+344un08zSU8qhuyMF6YOycKzPmuV0UTuckV16Dq7aMFVLALKutjv4vCrGsKhpQ3R
+LHTXfdiNHK0MGMw7xWnhepoKFnfw4/bE9yz2QK87+jf05q90gXJaccmWNjX/hWbr
+ElnClZKpY9Oh3xQ2PeHk7WJ6A0XeMJBl/hY6MDir+2JDubTZKrOO6+ZMKmIsP769
+O29puNlCXppZhXQTVkH0UIDnspPVGWiAKJfgC7aljihmfVGuEatHV9g3bEIkvC2Y
+ZdKWgZUSeOklR9QQE1cDrNDsOlxGb2xu2UhWfnfoRtb/UnlMtm6JWxxEdZLbsZEb
+aFSTqVMA+xw7v7chiX45VKnBNGfGUHtdK9CQUGWj67nYdMyxmOSzDQ4gmvS+BKaN
+oK09ssY760lTZY/5V3sFFadhpl9t1XitanFGUlPCQRUsZk6sKp8qc7GpytkJD1dh
+6+yYSr3+Yf3hsljnFRTGrVttdtJKmuMl4kWNyrnbX9MU5LISJAj4l6uXT4YlrRFj
+0s08hDQP8qBjsbCsXpTapoZnlvrn+sSSQWMdSUcVg84JURU7ikyyJc5DIn1Jpb/v
+ahDFgi8nrEd7pqMInlQWcQV+/HwpDGmuoSpdR8iYNvVLlHXjEB7gJa2OZjdmS57P
+qhDhKjUZ3hKg7dg5onfgq0qJV76eWdhThUv4YQk4YsshC+sBivZuPZMuCx/hCW+d
+vaKYcvhAd5REMtnLvFTPTsBZu50t5NdKskAEk+t68mT4umm16vvQZJ7WbnuCxsVV
+NBHRsxsyQ53M5HFr9inrcvuAGmf8IRfzH7qPLzMh+AOEvZx+GWn1/SET5ntcqE+F
+RODey1Mw4KvhgMKKtCZP46QQtaaGDJZ1JBMPJb53AYC1cOwX68dPpVHmIkV3du5m
+zddTUGD00XTZXCfkQVWOEaTLkoHv24f9fMSLkSCsjfuEjZr4iOUz8o4S9x/GXP3P
++uRzQc5KIIaXwQ4RxcDBJeUKQhQFkSTg5pAYn4QA+tsGpSUxIP+BXoDm1oyba6NA
+zSdHFWMiK4BjVndhznCdM9hE9Lg+4rmEfxmIDTQyKlBHigTiI2+n3LqE9iyFNslb
+fwht8LQwwESDucuxHN/lWuYJGydbjsSf75XR+b2wc7uaAHYA7b4fRK1K8KnMk8uO
+XcpoMQUnCuwvjXXWzLFh2Gbaasu6OFLloRxstEk1vlEl8fZSEz3/kdqTAxf3X1Uj
+qx0O174si9yDsS/d5SXjv5ba6/ooJiyl2FMV/V3HrfKbnez6MbYc7rtpBpMu6iyw
+Js+kMF6CqUowLLchvH+q+j8GpJcJuLwg2dhijYNafXE9mwus6Rl4wvL6XqEGElVb
+6OzLGgh6N4BDsWCUfHU376BTfDIj4zWZktzjBDbeemVAmPHw5ksBLrwe1lTBUYNh
+Tmcc7V10UJPeOTADO8sGP+IRMbl0MZpZAMLRnMMWM03N+VceTg6b/E/4QFpTEaOd
+fViK0rxMYR1Ayc0481B4pJBJNmKxZKQbmUBNK45VOc9Gmq5dbP6wGvTAWzqA52gt
+oxNsIYN/34LwbecB8JhALewUwOWOSX8xLAtRL79fqbq+5DMKd8nxwHX6/JQXjsia
++EPvxYB1TYeYaMAYxEAfeuSiMuqE5m/S91Sa8d9vg7hhzgTmuy69fBmYGmtDCSWH
+zU+dOm2LtsWW0W59fmHDQUBENBkTS83ji57Ek6nySczKhoN5OnSdhpXyBQ2rYYqY
+rwTHxe1lcown8gHmc31d9p6FLpv2fRty2NGthmugDCRRjQ3gcW0849ijQl4eo36q
+V4Kg9U+3Y34j/Spy9MH+mODhxgzar89wFBYJfTqG8s4DL9TAgZCqam3rQXBPnCEX
+4mCV/aG6O7/k7qf75VJ+7u62KEXPxxyyroDQ7tmL6SciMIyo6wP30MMNZiL2NyNL
+AJyGquMWo3Qv4mAjMmvOlMe/eFGRcfubTlqGAttCuYlOF5ddxLGPewGPWl8PS0Th
+a1QQkwrDzArukpDBOjINu6YTTRCxrWzl/EB6MiubAslAFztJgpXBxaPm3BDvIr5V
+75tLv3LRgDmPvse6NyVKOeUEoEXMEBbgA7dvQhslLP/Hxf/lrqPqJyy7Ou6z8NQZ
+QcEaYGXeYdA5kS6k/2mypfGgt7uVMU6XzaVlTBbRQ321uvHqdO2s5lYXx7tg0zJf
+kN1Ahl4V0f+DV6V72jaUxUAV+OcwE4IoRNcAdGiFU0nUGEXWCIs8Ho1OYMCb1534
+2+nRpXmfm8EnuDcEYpvYJe+EYMENdBFR5K6xU6upd+fi69UReoE+o8ruVZADp4yo
+4WNT51leepTstJAItXzKQaWJ7WELN+sOttmEo3HJVyW3yDoB9ePYFStc677R9aj8
+apRmNxMzV3bzADm4Gjf1lagW0SYB5yu+PXEHmYg6sw2cyH8IVyk37wqcNf/D46QW
+1jtpVNoKxRKM1GSv35IERA/WWnKz0ekjkpazkbpDeibdVN+7nDsIYJZqyU7oHh4l
+pApDvz59HayXE46Zaoj8HBsB5xXpfH01m2oHammbAgg3te+Umv9Yl0L2Fujksg2m
+wk89rLDA/0QEXtu97X0ZiDyKG3o/86bC1nCoclvAew0natsLBQM7pN1llBo78dxh
+mjZMbTN/Yn67ffLcEtk9EY+BG4pGOUWzb7knLMdJbFpVxz/UotSeEStwSptoXczJ
+0+Q6RMGue+pvE5+x9rC6HfwQIV2nyaTRGl7en5azZejlATiq/FBlNDCZzTcVoW8U
+HqS44cmghOypt3L33fsWJIfwtBUV8iiL9GceSjO+NkuIicWqzbLKlgDFHQAwYJpS
+7981yu6+vKO+pVXqWPfKYxVw4DMXFdKpMFrbbilh8K+gB1aI5qO6k48WgWp/te0E
+bpBKQHnA//bc1bqtDVE2GQlApVZgGnzTYdMg0akw5KeXpa1ciD4IGR/B5x6HkSRb
+fSXGcx0GOmxRxwKWkoHmATx6x3o2qXxtFzqutWCncK0cCUFR+hjqsMQkjOgoSLzW
+/uELPUYCf7jop57g+Byy/c1WVTb6wxvb1w7MvCY2G5E77M35iRz+WmYlAmD3goAP
+Mj+P9c3uqp2glpPEU/h8UUAlwqDmu2S5W7UGJiHBdpbxQhaDTK3ZQ7p3n44oZoXd
+DxX2u3qJUuwmRBSVThGW1m6dfCdFen++9tdfW3bKLJrlg3oePr3biKJo7xGaPGaC
+59pIVOqkKmRAUqwlM3Jm7T3mtYcxQsEM65nlnIW7ff/z58ovyu11NBoLY8tOb498
+33fMj1edW3l/TL17pd1iMr9gBk3TAjW4Rnq6xJIdi9fbdSHFdnCdE5X04gscsSvP
+g/6tlPTng7SUfiyvikH1zrKYjas0HquQOkoWY7zxKJ8QgkWSRQ0TpyUCVoNToXeN
+M+xCn7VWBZEsaX7QEQkxCJy1V92n6fE3a8fOuvwcQDjlEfOT06DKDxVDsuSz9iTP
+JmD2q29+V1OUpKVdukLDhCyvQDOH5cqkowOD3doPsPJOicwZpwPTFWpl19MHQXBB
+uAhptcDQRlMorpWRssjOWT8GiTLrM3dFPtyXKbVbBWrgFfGGU39hw6bOJ6FZ9MC7
+olToorAucXV5jYH9swYFgsCnsivr+kJlXjGe3j2nRMvoEMk2mjJVeV6xcUAQ/WeU
+AOGxqwx5cr0HFGdl2DXN0xWdIZkrY9YfmeW1qPHXyDkrqqXmdvu89DwB4vucitV3
+Dej6zk53HCaBwcN6Qys4FDP03GVhiE+G7dBaoR681h9iDXVtZQYZOy9h/NOEasWu
+BZcy2H8c/4ehoM2QPWuXx4b+nCxnuzrNWcZCxuX17qPYWT6KyQZZMDTSezjnubwy
+8ZqpVMswwmUJHtHwubM7QN7khrHe3pO1Ffkrbc4j95B2wiMUkoExO3PZBl6ng90+
+vBQU87Mf4MMyGnv4bCJZ59pw0pjud2d97a+TWDzLiwMjyMslFx5pravmGt/JfA14
+eU1dDD75jhk0jgoxFCSdYNKMJ8Ln0fFfj2dRQHLvScUPaFr46wspvUb10NrwOgC3
+Mfaqz7u9MTRnQH9gQS2sr1luswS8K95dpZyOZkDu6+ab9tn8YcvCWodG2HGZ/shO
+lHuk+uImXOetZsK65dRblKbOjZHY+SDCF6gowvjd+sXZavFo1SPKFR7CoWXuXyEw
+sgyZ9+uW9FSHELgNhIZ/gBC0D3/D7kPCJWuTmiav24rR1VA8auy6eyRo0q5IaBCT
+kMqTBHjBPAielQWQWrgRSG7FJBco86vp1p5S6Hf/8ZsmGzDW26B6YB+NjNENXfD+
+M1yTvVUS4Dx72g/ZtFEZ9/TxdOG0tb3eUwiivjEzSSbzYHkllgku4xFbBTnHjHAd
+UWDFawzb434k3AI4G51O6C1MJe96Fv+GIHKXkObgC2jTrLpvR5FM6y+gTkBll47W
+vubmD/viCLal0VWqR6AbzZarY0jdXn3b2LqGvM9WqVa6EeYt7SOu+hDigTyEi9HB
+avMKkQ3zehHFqeprmmRvc9pt8sTVrmnB/goXFEc7sxkQkjw55FLJiIpsgR0Qp/k6
+UktDgfRmIgC4YG9TLd5EhVR36yFaYwWRfDg4RAGkeR6s1SMEfiZ2jWPmAthsDuMQ
+jsOOAtmUC/QjGIyvMMAu1sABINwO3O2aiJT25wTyWaZi8f+Wi8j9JGMD1R0wNUSH
+IwjgCfPofP4InojQxO5BTF1UnXvyFVBUz4CNYH0GfmiFpzC9/ZdWRZJJbKcUmF/E
+sLIaCEjvptOfAm8NwjAQhc7egDoO/B7T2zB9w0Pwg6SQ8TfVyTM6CDwXRnXMVvNE
+UXIH2LuCVAk9Ijx+h6TmXbB+GyG6TnepmckHhsE+uoQ8g8AtYmi393qIAGCcn2E9
+2V/rFc9jnltpjBEv3Q6bXGDeybnNWzp0qAkKIQtJTmxTt8dyHE0/S4xb6p9batZP
+w5mECGVyDYTiNI5QsuRnmFEO4FxdIPHFdyu/RpRxlGglB8GaGqO2E/NzaCnt8SBK
+xD9Usaax4mlo09WHxLE2ufcHJDwnjMt9lsywHaxadFUx3s6oSGlJSs3j75teGCvF
+MrUwfUpurPEo98uswMFyOQHad1lN2IdN8ePBr12ihft+3O6HkJPFMVvgbUpwZNGd
+3LekYfZLV9tmXDImtbAttrlzdtAeIQc6PlyGyQZxqlD/Xqa5/ll0IAfrAASUqJSS
+evY1/taC82b/kb/ah/oBFy4cNWjtU7NFqr9yTpUDqR2HnjxhiuLzweujb4Y0XV/K
+ZT174DqjXDW/V1MqBRol43Hhf6YrzQrzOMgJkJOtgCKFRVmn73HtfRlH197iCm6m
+ulVNwOdxVNI9wnJJf2hMePz8g2p8KdNo+8ArUj4a7Jt/ajobQxunHDz3lANl0Mzy
+ABMpTbitJYTESwY/HUo1sMhW+vkV24meI1noy4YjyHLXJFReKHbm24NdhnFCTFeX
+gFvN/AM/C6aHgx2Fw9/Eie0fROMhH6WpD+3TqslsEgDJXTXT1A9cBiz5O5TlKlFt
+Z/DfagLZfAIDoyysfE+rOOCvfR9TeiGeCqVtfFy+10VXJ7tH7cADd54kCqj2xkoq
+TIvMvvBGbhmerg8CI6Ghum14dpcjThwuCc6oVrpjvnGPRytqbUMtnothS74HwGL6
+Rb9Vwcnx238CZjnbYdTpoEzW7qjHkCSECmuAObZ/eY93mwyQ5GQmSS7J/jnMtrho
+Gwn8GKPt+F6Vc/zE5NrtijeArSf/hknAWRtZWVTy/4S1N/J/i25/GnDEQqD8TcSh
+DC/MK61dK3X71TaGUj/goJ9G9CJnyEtAlfli2vlO+JG+BtOqxB6tBrDe0Z0HdfTH
+nI53L68mWVw7dhXS4M9w0RBtR9+y9vDW1p1C5n+JnpyRYj5pPm6MmDxcKaJq+6fF
+llLCIz5aN2aBit+BQOQXur2ZLBPMk+/pDKnObSpUi+2TxXm98zoyMfYGTIdxBbpU
+87+umcsd7iEFwendDPYkxq/QtMjxwoRsCv6tBFn7TsmrsKSY6NdoUQ+Pe2L0o9DE
+HiY9+uSDFPRyd3YNeJuVBUL8o7qH1S0ojZI+MuhH56Ji6Zcp3kmGkUwimGuiJ96S
+tiPdmn0PfosdPNzrO8tI/jGGZaAz7jAc1T6j3Zj8kBbAXu8fKhzhiVCNw8DnrvoN
+ReZYACoJqe14PtIuBa8ANKChykC5FfCzR/3yPuTFaiz0bzRf/Pu6jdFAqWzUiaUT
+PFLJKaIgtEVp5IGhY5WTJPdd2Zm8jbnKIad4jLPDULNW851vSgu6PV1yyHGNSW9T
+e6EOoFVgLXUt8CFXKSokqe6iKXtW+N5LxqlESIjr29IEAdSEACr/oWB5rLIGLXAI
+YR5IKfbIww/Dh006E0giftRNQIE+EvQ7M8wmVfkhn5E/qmdQbGxpELtpwq74vWNK
+H0haeV3swBFdz/NMuhHQ0YXkKWlA9A0oZaDwXIJrZVvkWY5R0pQmbE52CSzte+Me
+WOZ/KhFciZs420FnluJN0HtmKW/NqSkekTo/K/HNS72HKRylnRrIg8rXV30n2L8a
+wZ9w50ciHQxMv4RSs8FFM+Jv/PZ/y0vK+C9nx5bjtsrYo0aM6f345MzG9+8ZBnQO
+m2NU2fuVM8Zzu2h9OpQwaOvc5rsCQpfd1OFWTjukcBNlF3Qcc96PFUTSRH3aW8uj
+65MRxIEHatHIGFEoGqBRmtR3DnLy/6KreXXwWnAMVfHfFBM5o9GypZmkbqnGBU+a
+nXJiIJYCZDOtqWpZQlEN5L3xEFgtrkSend9Bn5TJ9MZugopd7y1EArBhwJcDtWNH
+wnIA5zTGUNdQ7j4RQiZrXPlATQ632sgVM4++y7xGtZDUsBoig4jxNXDvCW9r0X6Z
+jfGhkotmYAwAFSNl3BrgPnOhDRGxo99ANfgjkSikgA/g6/e0kl02QpPFFT0cJz2q
+xJMUf4ltH3ANq7ejxtjpvNrOHrWq3XUj6EbYBukobpTfD252piA8GOkCTKnZgMIi
+toD9yPwQ651fsyV4YJ2/amA6l4GfSKVo9ZEo+5+iQtJYTTSjOhE7mdTn6vhl19qc
+mrWXO3RlIZlSbPBcx43KOvRK3ICA5d1xlJ/u+wi9atI232zbyiK9IOn9l3NsoOfY
+fbtVnXPGX64zmlbqnuqzNVyKc0Jiaz+mo02u+NPfDoJJJ6TLLOOcPOr/drbZK8Ty
+L2VZI2dSt8+dgMPzeev9xAKAmE36C0rgk4TDOWRMpEyWBtav+kEPBy8CI7yO4Nlv
+yoBsLvN+16dsyc/tAQLYOlXCdk0vapEr48Ubvg3Imjd5mJuNMHa79c3ot2TjM2ws
+C0xILtNTYlHLCIoWRsgBwITFdQ5Z0eHuZmyWJV+/FoaGQ7KacHaXUUhHqlyKajRh
+oeozuH7GvIHEgzAQDzTPa670PpcJtOK7/xrsg8xIgEZX9wAqD8r9swmbS/cEy6zk
+Msdks+25HgM6rHd8t4dLPlpoM8w4qBhAvXXlvNshkKKdCa2CqdJxupPawJMB6YrM
+1/L5khofJ/YUYfSrreuFXw4DWcmsYcX8ONYCgDdu6vH3sIaYadp2gNo4hFGVaESm
+4FZPNLIMjy6jqaEssOsFiiAdMKTHBlsXmQX28WzOymp72AwCeA6uMGfhk1jy7wDf
+Yw9a25fZOrKB0r37PD3Nh5iAn+TQ0F5/js9Cq/YtDeMXlBAN3GHP88mRZq03JdyN
+JQUbQJxCoevuJMGiv85Fgctd2EqMN8fDYd1j1nQcAkn1VDJV7Bds5vifA/klO6lQ
+ncqkR3XcmPrQCskjp17BulJMhgnhq+hoVG5+WeOmFKkjqw/M1eB8Uplnx7uDAFYv
+iR5PJP7bCMw0jmysw7hkrZpexCUs4hmpZuYUzQlMZjW68RADpMOTSenl2JDUIM6l
+Feg7omrhs2b0ruv6//SWRUOC/Iw09Q4+B2MYwjj9C1IcaHAAYJMinoX1GmTIwFx/
+xz6gLhtfxK4Yv53OeAwC3zKiTKW6wLlfzVnIGweBqrhp/bbrkY4T3o7bN4O5FJ2s
+V4Jd8D6FB8fVcda0NpiicI5FRER+unfFxRGmx9bQ8pJWyqDuuijJqiFRKMqeDIhi
+tmiLW/9E3s27/5BossevdJCJqwq1xOfwHyuKz+YJ+JtKvEw/Umhh8c8FlOpV84wy
+miySkkHURGa420VTjb0nbUwOL0wJ1cuTBTyqS9wAsUJ0iUPje+GNG1CNk/2ev6CI
+sxOy38gyUny4x6t+7YEtnfyULSn3IXv5E6cXaYw1AMojHK9QBROyEA9Oes589T3a
+NS/P5dYUfLqGibKJx+bKpjjI45B15o2TXgjmG6gNmyH+cIt/azA174CF3AybYIO7
+NXsznxYoW2WYvFUygWV4Laa3PVXMjOUwcUk/tbVlBnjA8dxPmSq0NR9JeHJIzPjo
+zXEG6ln/9dgFd4TlFEsom9PukoHW86SOSrXKdKa4zAMOaWGYfcnf4wQaDEG22+xp
+e4YkPEXjvYSUhPQ0Ch+DzEx93E557XLEtPThHO74FbecNbluMNSWeT3GOS6RC/ph
+LuiGyoR1w6DpDqTArOUwbTTz6D5gcKovBMQBSWoADWkiwIamQJdkov75BmmIufgc
+iNwnuXA7VkCw+QDz/b9yvQ==
+`pragma protect end_protected
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_eth_packet_underflow_control/mentor/altera_eth_packet_underflow_control.v b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_eth_packet_underflow_control/mentor/altera_eth_packet_underflow_control.v
new file mode 100644
index 0000000000..a659ae1693
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_eth_packet_underflow_control/mentor/altera_eth_packet_underflow_control.v
@@ -0,0 +1,177 @@
+// Copyright (C) Altera Corporation. All rights reserved.
+// This simulation model contains highly confidential and
+// proprietary information of Altera and is being provided
+// in accordance with and subject to the protections of the
+// applicable Altera Program License Subscription Agreement
+// which governs its use and disclosure. Your use of Altera
+// Corporation's design tools, logic functions and other
+// software and tools, and its AMPP partner logic functions,
+// and any output files any of the foregoing (including device
+// programming or simulation files), and any associated
+// documentation or information are expressly subject to the
+// terms and conditions of the Altera Program License Subscription
+// Agreement, Altera MegaCore Function License Agreement, or other
+// applicable license agreement, including, without limitation,
+// that your use is for the sole purpose of simulating designs
+// for use exclusively in logic devices manufactured by Altera and sold
+// by Altera or its authorized distributors. Please refer to the
+// applicable agreement for further details. Altera products and
+// services are protected under numerous U.S. and foreign patents,
+// maskwork rights, copyrights and other intellectual property laws.
+// Altera assumes no responsibility or liability arising out of the
+// application or use of this simulation model.
+// ACDS 11.1sp2 linux32 Build 259 01/26/2012
+// encrypted_file_type : mentor_tagged
+`pragma protect begin_protected
+`pragma protect version = 1
+`pragma protect encrypt_agent = "Model Technology", encrypt_agent_info = "6.6c"
+`pragma protect author = "Altera"
+`pragma protect data_method = "aes128-cbc"
+`pragma protect key_keyowner = "MTI" , key_keyname = "MGC-DVT-MTI" , key_method = "rsa"
+`pragma protect key_block encoding = (enctype = "base64", line_length = 64, bytes = 128)
+d2lz34XUdc9PzC/6rbzQaCgxnh6sNMEub0bLwPwSg0pMolDP5hMcc0OJNaUYfBGO
+oQZMyvuyuV2+dUQSf6tbBjOW77vHZPrLE1hAbcp6RgG7q8PDjfuxnkUoVtyq/rbL
+xiMn9XPii7Std+YkTMX6dKKHJJYK5tBjGQuhv24C+gw=
+`pragma protect data_block encoding = (enctype = "base64", line_length = 64, bytes = 6736)
+wdXpmk7tT3HEOQd7r5Fj8nz0g3TpJkQ+Tm+/veoPsoZyjj0PXYqQGrXKOxjaglRC
+MLFYej5CndMXk84rMTdKqNWLByoKBBkA3RfYQadt1CmzZ+F61Z9I6FR1Q+UjAyyT
+ZFDQhEz73R4QAH2h3AFP4z1X5+ZvmBdrY86WJkvEKZTlRgRQsfZk5CDqahVG8UJr
+pWVA2gfOxQmSx/COVIxeCsHZ52OPtR41N980V9ZUH3vFOsigGqlXrRYMZBtYOln0
+Z0zfEyRWWhQ88n4vjpClGrZDyUObdS1O5W1kdqqgTEhGCkQheJwssPSFqqjofl66
+xRAfRWz7aPyV3D90jppaEJnZiAjFODqDVmXXP1gLwvhAzVDpe1oHaJ/6bTAZ5E59
+NNtusNbZcIZ4i7PXJR8iNzHYb89HYagfGE9RGhhizFiHtpxm9Mg5poMJZYE2MB74
+d5qrjprepFX4Yua9xI9mF6RQaWEBcdMxic2Tgsl5/shOFIsn6maW7nCtg3iSUdWs
+d6m8Pen/pnFTsyoylNWhWTE1XbhHxiyaylUTIG16mXetlor0751SbfqF+Cl4jb4z
+hfXX1/o65jUVMFSdwsGTHJvK1AqPkh5vRFKIf693duLs7v6hm1uVoNjSfvUmupr3
+eDYOaGExsridSmNMBMaTdt6X/wj3Qk4brxvOv/Y/lzZrPlqItoWeUhI+PY7qEQgd
+tqN7SSha+Q+8Vrz///K+zY18nYMa4kGnxVqdBiPx8NR5iWcgUXFFNigaz2GkBOVE
+9x6ysY+zzHdN4YbDJBJniVTwY8lt/q59a0HyhWkXdaWCXEOMrUwm/jgXfVZ3PB3m
+sMiGRMllwIUF4W0eSZB2EzPe+jnvS8pSsYOZn/j6YgUq86fYJzaNvDZG8RoEC69P
+I/7US7oDUv5bT9cJws/iphC0als/eAW2u9QsB7dKF9H0fszWlwfpMI1u4lyb2Fq0
+u2u+h/+LTpeOnrtKNetPozh5X50msGNbPWkoH38SNZD7St/AXweMOKScmMWIzoD5
+OV7qXX4J6rtIwH9A3kQUgi3rt3r9QaySQOQMs20lNuz+YiKfZmM3HfjzgfM1Eir0
+SjJ8lWs+pNqjQvihAJ3BHqK/JrxT3kuPbS/7XocpKmKs/0R0yaUm9znj35e1moHg
+D+EgN9iGyeNvLKcutsxsJFTmpFiS2cIPP9OADZJ8ndNff51712mpnb1x6/Jmbyq5
+v8PK0qXnUiLjNj0IPYLRla7rZQIuMsr0WpXR2oi2iSxnXQb0RZJkqiqibPihtgLH
+qBwltY9UqdgkpjKsabqvWjaqE7GNG+o0eyQb5jFHIKur7I+gDrcYWgpA0FIS2wgL
+/h4gtkCAIRup6iiWEHc4GpfslnMYOLaBR9C8FIdjzWFORkeAJaCSgnrKx1yfsWC7
+J/dimxg7fLW2Gt2qAuJWlDUmQ2tt83tC+pnZNMPGzfC/8gB665YJh1tlTaqxHx9d
+DIiKlpOZ3CK1C2wKl6MlhHqiKlTpktoIOdNAHmfqDXNlz7Zrmr+J+fAehN7vRfgD
+EBXDKWJd39vCk/5fheUOHTv7Ig8YrSPm85MeZ3CCqTr1O4oAKdMq90oWyLOW3jf8
+pg8Qsr04HId1ptPGvxy3XG9rWFYQgws1gyRtIfoR1jO6A545Bt13D3pEVhMZvMQg
+SH6TS7QMf2cqC9+G8cT/kutWp6BWus9QH1is79RdSnsiSZPjZcxAJ0LpPfxnS/BV
+1gWGA41B9mQYYyICRlO2mZrRar3YpetMIstmrxVxEt0OOsSPTIRenlKyI6ful0KO
+Lbr8BZ3aJz/lnWYEt3OIjUixVJoEP/xxLqkGdfXSeDC/o7xLt0n3oLxRLnuHkfof
+mWGsYjvtFop3iSj88zdWTvbALdYTCkppyXVSF0wFayDrZcrz8GGFk+RoeMTaSUA0
+HEW5Vph9j0ucSeKqKucCdG1zBpVn/84SPz5nN7vjAKft4vhIaaQy2pgxVUElHWdS
+kmvQXABm1SRDUey8XqtqMWVr7XVbVf7r+t2gt+trSHPG5P0WJE5Di9K8AZQnz3mW
+YdhFna5Nga72LvnDcIWj74lZv/YI6apDbvgvYMMzDwbR46sMQtzWFps686ZM+A+q
+EzX37PxtGwMDpQC2Fd6YZnoCltDoRCvPUYUtOFQanJ4NCufHzffYTDS1xbPzbkVz
+MhWQfLa78Yl676pSAEfTDdDia5XIekuLIYV+fFdZee6lZ/pm04cyH0wUN0ttH01l
+CnObc+4QoLq8Ri66+x11vELKmg+KTkeFMnFav7nN9GqABO83twLgjQkbIJ1P6UHz
+i/kYWr4EWmhNvayNSI+jTTOGJGQsBjCnp/8lvcFB3wbVR+N95Zupz+vyZ5xms8Ay
+wuK/8detq39sG02OAml8C3aZex2m5YdpSiIFOWOhOkUvkxuC3Ixx/q6WAoeHZJZU
+2b4k/DAjwcSWcunsLPlUNRWs03VaMQOAPJEKFa+Nkpf/4FbV1Kw+TALAcOChnMX4
++udYLmK6TJ0S6rGaXM+RMqH4nO7PtAaGoS6GqsW78YvNhgeojhk6Te2Y/9al3tV5
+5vdBfUQGdYivYuW/1qZj2vPhlrARjgaPVS2dr02Or5BnENPF/X/PWNLe9gtKhroO
+U3Jwg/CqpqFj5bz8eg4HqMbqMGXBD8rgMBtDj+W+qeyxKtOokZ71IbdlyorTpVin
+re6sGU093QzyMcWQKzVqSrzFvi6iRQN/Hz2Djgp3rz4gE8IoJhdmQ3ertDdyESyx
+8bpRmh1DvKb8n6rh6NTkOn/45R/BluSs7mFQLwSMcXupbPv2rdte2bMUttDSPoJ/
+jLAd5tDp3CIebciKL9XakeVuG0jNkJsqb1kjx9tTEY4/Y0WQQva8FnvL+kTcfLon
+MOBnjC8ZAcXvoMn/eLWpPYExpqQOe6nq6iTKg/zT+VQUk+7IkKpUezKKkakJRaNB
+RhkaIilmtnC7qTSgCHB+gs2EJMDcZTIWh4o/rqi8s75bVmg8y4FcCIEI6wvG0dPc
+2KExYyD4lkx635uokRGc1Gch2a0Gvd9HTjn9rpTlLZHEgrHfePbWOxfCJjCMZ/mA
+I+ZaP4E+ise+O05q8ITR2gsPMSynt0CL7Z19akC5iEpgbracchIWoBaBZEarhHHX
+UG1Qcdg0TCL9KQfGqBhMh2TRlvMPRQKF6qsDlIeAuyxsx0ujn3O3qcADqjoMCLt8
+hsNvg+5RwjDoloX/j6tMReyXksLtlomGzScTiCSkBmZui5O+qZ54ewXdVjgSfv3x
+BRCAPV1e1e63zEAEWygJnQaHzxG89TQd6WgSFxivPykyqWHrTVBiyTpnW7aEPOs0
+3u2Qa8YpGaFQ+uHUxS6WQFivnuPUZ3jfQ0BEiNz0mYwO+SwH/EaVB4O2LfiAndY4
+bl+TG4S25KvW5QXZ7fIhqnr0Zlcch6peB9uz+cAemJe+uI8bmuRqtPX9L+sIDkMI
+IBIkAGZAGuH0zXTwx299e2dXmDVgCGH87+M3T6SA1osQMcm8rRbnlQ7SrZKDWyP7
+9N1EygZ7YUtRmB5Vky9M27g1ZOtsdtTCYZLMyOysp5ca34pb0Gq4Stt1Ht+RXsJn
+k0WDtW3bxpIPcc9EfyauJfRZa70uU03hIK23f/2nisY20QPtvjvew81WD0nMZPA7
+/LkI9rq15JEmluVpsXfg65grpCwMb7pu7OJ3LCJSbbQpOPBCxkLJuOsoiItLYotD
+fT6XCRZDw1Z6ZjppPWZPiYb8cFDZWQqRrLBDlTk2NItR4UNAMWjSFXlS3fIR1lIo
+K5GMGyZ6YULf3LE9sYeEmqXG5uAiXVbIWPUXVHC21bqIDR7avlIQdpkCt5bBjLkW
+RKgbedsJDAyZoliRK+ZNQhTC0GdiDJh9Z0IccfjnozYD0DvE4hjgruGIL/JooJCI
+TYHKgX73WGEAiUVjMR0d1OP0zgHy72qMeUMWvRcFCmOJ4zpitTtQd2M0h+B/FY0A
+AXaQShbAQzlIE1Sk45qNVUTRLbhVpU+ncX8XAFGzjAuhc94W5qo1H30/uGxNOLwF
+azZXZ7Q05yTVIGHHbiXdoym+Q764iPuAFMX520xEljG2r2RVo2yMcJ9YUU85jS0g
+OcHMJyMQepeSDPD1ZCtlb/7tNZn7e/UvO0JIYH2/bl9URHeerrqAeyI5WxQJeqG3
+403AhGit7JhgLLCnSmdO79A6qE7Fp+T31SuhrwDArYz7envq/l3iFWDDWjK2fTbX
+iMIs+EOhz3xfgOGHWiO8jwX2LyCpmOmxa5kPc4OnxQtApjZzKCu7T1HGgnv2zJaf
+KewRnpxoes6MEjm0s3M7z++07ZlazjZPArE+issD1yCpHVcAt69UQhQt8VzXWtlw
+UwFzFvKtXZyr3iEqNY4Xt5eVLzLCY/7/WS1syUqaKemizoXIXoD6DrzqzKnyEacS
+6lbDfJK1lfoABl+WTfMYHTsTsrQJpm2PENYQC0WMHKbAvyizfNp48rjbDQlgYSbC
+YU9zL8O26BnOtuwLftsoEK3yZXqxKdQrGlvCfuKkWgjMu42CZqY7+OCzP/MZHgfx
+4DsatVJRv1kXrXMlQ4gyXXnldOqc1S6mIYY0fdKNS0S0Jcv1FCjTZDLEsVwmsBvE
+hpCsNTfhnFsR/nygd9k24Rsd0XtqpoRzZGJTVokkuZCy3HVr+FFEJ2EY6Wtc1XbW
+BK5pIN9kf5yciNwWbeAsbQfAQH6ABhApsmjzIADhc15GSh75kqpJiTy37oU93KHa
+G/SVcHmckTzXita4n1KJeYqFZ8tIQ77sxW7CEAw6wNfCu8ZQg6P4BsKNn2hsdJUf
+AFYTO6zFWH/EMeFeIjNQdhkm1lCxNjeS8Jht5sS46rPSgICTm78kietHR0ZJZai2
+FSwjHueMVw6sTyxf6D8yFesYqytyIvYC98IbPt3UYHIPn6BJysGNF7lIWpSHTED2
+3OR6HQSyzuqSmA6EfQuD5ARbHzXFD/+BZyr6iZE/2BVIhYR3LeQiJ8kjhXt+hwU5
+zC8G05Dq/SAsLpxLz7IFIraeFj9rnEilVaf55HRw22aUG8tztlwhlYquzSywvRa/
+YhuDd+SyuEG+qpdp4s4daQaGkOyQ2mItKFDKQmiB3ulsPxK1qaLaztvTSk29/0mk
+CwNIRdvVeFu2X71dD9/aerJOI3/mkxYbbiRIt+p1gIatR7jI5H7oWIyKwpzRWY72
+F8BQjXcRW8JQKgohGbXWgboFe9mlLQlPvs9g9cyfHKrQLJaV/HPCVu/bSe2owgi6
+Y/RH7uPMNOT8pYdlRRpEdnv2ZOld3DVJ4Lw8mRA7jFz/4/F8o72KFDNYusfwTQVI
+WG+yc9EW6QtOaQEio6eExGhev1lSIMoEmczeATQk5Thnfwm9FimUEfon5uCfs6q7
+asY91pJFjm3GxFY7AJHWHuRlLQl+Ec9kk6H4teWrUxwIWsn4u7ldqDXHCbJmY8Km
+PfM4E46zGc5QpxghytwbmRcQTAwoH2AKQ7hmmAnpEvNKoYri7Z7FcS8T265hUg/U
+vQWwoKVt93ouOwNx5LAD/Nq0JR8MLB8UmJ1EKGSvXueSFnwKaXBGk3oFTcS+vhKc
+t4INa9qqaBk5ikZ7FaJ4YlxvCtEeXpY54nrMXiTc/bUpOSq60HplIsJmlVkYhC22
+ulJU9JTqBTs7I92VwTyNXFzKCPGxlFfs9qZzfX2OU7htQgP1sxKg+uj+Lt7DP4fO
+a2YwUz7Id2Ye6hBQ5mwsvSrDbISzxkIP28MV++kae+p1XdHgn0QZKctFIjHaqjCw
+ifFGQjy7oBwwRrpixCkYvdUiM9VoLQ8OvzxEH++lG8dsBt7JFdrlU+lznyHDitzW
+25VH5JKZfd09E7c4hbq0PkEtQM4nS2DWt/q2UGBR+Mgoxm6Fln4h1wRlOB92TNcH
+hIlJwmW2j+zJFeg4gbh+VxK8IrEa+qi4VcHq9pc6PmvzkB0y0I2vGdLMuwWX5bNi
+Zc6IJk677Y/ENdi6serEfrM513L3RKx41rdGjmkelkHrvAIAnMAk5iFlIJROuaLf
+yoHpGBVHr6yLhRXbaY42Jg1rWEL9BkLl+qBAsRlRQcf+hQ4Atoe9eMz9y0FI8dUI
+EKAs2MWlYkAsTeuaGzBAHNbQ/79He7NdZnUIPLh1vQgL2BLYEqSuEQvSFjQ+oxBj
+87uOP5p4mLqKgPl0SSDEH+xIrqCDCzQEpJPu1Oi8vlEnHA3M2KqOW90NpGhl4xwr
+MYXpRIjW81hs4C4YWQk0U9oVyykwY1LfZ9ekCpIoddoj2yeuYRru0g+D/PA1SeyT
+GmAkfovn4XW9+VkTHPuXUSJSE9i3dzDe/ULZBL7W2yQCdxLbBX35BNsibX0w59DB
+MKxRIDPhCE4F6xedvjCdGIqhNg+sB7CHO/e8vngq5n5Tgl79LnaJtPJuaQypPQEx
+BZHUaaRUYTMu578Fbtoi85CBcYYqyeKjaLAO9vQL880x4N/J1FQaiLtK9Ao6TmDk
+C0eI/Z6WTWFq1/DN3/LRZOiSxxEk2o0YcBQ9S4RF4i+1TJ/YkP9InVgwsrmSjPBP
+Z70fwvD9cPOAM8dwc3G5xOyAb3xdOoyporpRnfqmE5qsmx93Zb3ONtGaMW/iRAcr
+IKB1f/IGwbtEHohAPyvY81/gM/EiFAW8QICP38t76yvivFV6LfUsJRB4ruro+9Ae
+01KHtUzCOeWa9qVCRWxSKFab8LE+YFJK5nSFl7KMtUK8S8GtngtVTGwSIXeLabzd
+tYNOYkVy7vkYP6oeEUrst8tD4rMc3ODOstfQWEqqQYTrY1JG6SzrTMpm1CDDA+eB
+r/Yn47C2RjOwmzR2ST7wCcf52GqekpxJ/YoL5ZedLLjDdKM20HOiy/Mlw2PQ0bmd
+0ptRHZj5inPCMeIS6kYuybkbrLsTAyOVW/nYv88dT42NXECGKZH+l0SMZJmuwfJN
+QbJqRY++u7UH1s/nZF1HHqP6BSVrc7nl8Ub5MXLB+rRAXh9Le+DhNw9ak0k9A8GF
+YqjXEgb5hJUHkHxV7CFPPrHcpVGiPRRUk8FPhbsMoMyPHaU0BlaqMMttUEy8eNso
+aExxj+PmarOC6o8nR/CxQAEa0idTe3tKIv5yogdeutgEfjv4ze7eCsfF1DFU95Bz
+EoaqkzCCP7xce0zegiyLfVobLm3qFwJEaECzHwRhnE67hTZ95LfYDNb9czZp/5hK
+Xt+s8naGwk1intPfdDoZ7vomCu4VXAJbSEPw8ZCZ1q8ZeO/VolPg7e3Ps1xYXujE
+NfRDK8ru+v9+PmYRRNp8CfnP0EbpQuHLE6yfop9BmwKhJwgjVyahbY3X6+w2uFDO
+bYoIdd2wVpQvMOuTDOHd6IyKzq5Yu8WNtDrf5VQebAxYII+7Y72EWkGHtwKjRdFE
+bSFS/FBA8Me8L8E/1V39eqDrUUzfFf757tsp0BhSNnxCU6KHnEHr8dyCf6mrvBJn
+E7p3eXFlgoiC+AZT/h7obzOs+GrNeuRHzxP6e1lsB8O1kKtHjJiAVTPyoDR7+2rG
+YySeP54MLXYy4+XxYko0sAXs/yLGuvHYnW09w+yf48HYrGxIT+7fH0RfqtYEakxk
+4UP943zKJJHTHaKIJb260p3pH5Hmgs/eBpyrSVUhEPDWmu5Z7cVfxTbN/vhIZmyi
+E5MlOCyd/9Pyy/xGCxGvovKa3TuB/dqvPm4lM4oRcTctb+hpFOkymc/DlBeLJ5PR
+DKOP/7xbiJ7TkHrmvSRPtn7nXxCUqN25JgudoUGtYkrPkBBEfEMX6lTbIzNl0D73
+jQkMY866SOmeHgdRpcyBial5r/93b6s2fyGicW752WDAHkBL8O7qapdsJ4mAOg1v
+eU/vjH7bBSTTYCggWB9GAzQABoAorA/paiWcbfMrX6RTs6ZMFlLZNeYT4EaUKPZ4
+PF8ZEc27PpXYWknCKCs0JVx47rENqXqqqYxWcVymZ/kCALFUXM9aYS8FPuDZFdob
+77olhdAzrYFWp6ZBeuJydGMij9Kq1F6LB2/csp1bxcnTiqMItVpc2W8l+COKAo6g
+8gQZFPLJs6UT44DNTwwP7/B86WRPb4ddm/KdScRk91cxMj93QSPoPIlYoDdzfEK4
+cHfoDwrob5A4+0hqWlhQPyEabHOIPCtg3fUQb1q7M88WI12atotYLzYd9XNK3aeC
+oXObegHKotG3xSRRKbLiqetFBhKtF8cVtqraBWNKOSg4mp5SYZy87AwPHMFTu0mR
+HHGUNb811e/ngmIDQciFUxLDb5RboKz1cSA2/5ny+EZJcNmARr58IWOSwhDYQ4S6
+cJ6FSShFn+LFaufeACFRURphHJkDxOFp1uruiuSbYyfWlaFopOe334vPfnV0sb5e
+VGcwC70KYrKJWkc9LQfuztGfAPYKJrc641mZSJ/0IArtWzqnqKmPfPcamfZ55wdQ
+/7HPwg2M6igdAYCiD2XAOl/BMTfbY8LYUilFTccRGsThZYdBe3yNqJNSYnwT9jFn
+F2j9y85Iq75t8QfAu+lrSKp+zp+os4/zqV58I9mMTla54X6bCne70mtWkWD5H5YY
+7gvRxNAg3c0KmtCEtBQQ9kEHok9qG6a+AELo/3aJ2JJy9NC91o5/CxCJmyT4Av6D
+Vt2fcOQGnl4lPmI4sNDJazmX4rLv3uJ/ixuWQi4QFQVRyRuYYjGAOOBgvsy7k2W+
+yN2xgy5oY/pBTkDVMBG0QqDGBc8beuJGDsUPngWhCyv23DmVr/7rUeCicES0g/Hg
+Yd3H2DfXANZhRm//jszBNcUmGuAumoDTgvj/YnL7Z0gOY8QXkfHZxZoisz2gZn+k
+9sWPbFPkBVN7XbpbJ06StYPJGONuydu+zpQRZ+ryJj/IdcEZttOZcFz609A6ThCB
+20m34ifs514h02U6uvO1b80JiP/Et6dZZ0TmR/ocVVHQshWg7AUGikt0KX9X8kQn
+1YCG3ZApyBySp5T3F5E6cZsd6yGTZORfwg9CcZ8Z8VDTt5w6sRIQtMJvVAghu9dL
+ihQYIy5fh7gHJaqhd/bG7g==
+`pragma protect end_protected
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_eth_pad_inserter/mentor/altera_eth_pad_inserter.v b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_eth_pad_inserter/mentor/altera_eth_pad_inserter.v
new file mode 100644
index 0000000000..46f677d7cf
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_eth_pad_inserter/mentor/altera_eth_pad_inserter.v
@@ -0,0 +1,451 @@
+// Copyright (C) Altera Corporation. All rights reserved.
+// This simulation model contains highly confidential and
+// proprietary information of Altera and is being provided
+// in accordance with and subject to the protections of the
+// applicable Altera Program License Subscription Agreement
+// which governs its use and disclosure. Your use of Altera
+// Corporation's design tools, logic functions and other
+// software and tools, and its AMPP partner logic functions,
+// and any output files any of the foregoing (including device
+// programming or simulation files), and any associated
+// documentation or information are expressly subject to the
+// terms and conditions of the Altera Program License Subscription
+// Agreement, Altera MegaCore Function License Agreement, or other
+// applicable license agreement, including, without limitation,
+// that your use is for the sole purpose of simulating designs
+// for use exclusively in logic devices manufactured by Altera and sold
+// by Altera or its authorized distributors. Please refer to the
+// applicable agreement for further details. Altera products and
+// services are protected under numerous U.S. and foreign patents,
+// maskwork rights, copyrights and other intellectual property laws.
+// Altera assumes no responsibility or liability arising out of the
+// application or use of this simulation model.
+// ACDS 11.1sp2 linux32 Build 259 01/26/2012
+// encrypted_file_type : mentor_tagged
+`pragma protect begin_protected
+`pragma protect version = 1
+`pragma protect encrypt_agent = "Model Technology", encrypt_agent_info = "6.6c"
+`pragma protect author = "Altera"
+`pragma protect data_method = "aes128-cbc"
+`pragma protect key_keyowner = "MTI" , key_keyname = "MGC-DVT-MTI" , key_method = "rsa"
+`pragma protect key_block encoding = (enctype = "base64", line_length = 64, bytes = 128)
+sDjbDYwhA32aUqTngvMVZPxiNDXAmZAqsoveLGbqBDxsC39KOHFDPtGmuYhPp3nM
+XcJuKm/EJewBzaYHYyDGk/XPtqtmU/G8j2XhG35koA0Dp8swBzEqA07SBb8uJfsG
+OyY1tQrai394ByDcz/9fkYNhT2ZXjww7nuQsjrd+jo4=
+`pragma protect data_block encoding = (enctype = "base64", line_length = 64, bytes = 19888)
+FaGghVvMafBvSDqzrRedLPy0ZwYk2K3r6i6YD0et7HHNhK6Mc2IL/7iBl5kwzqE8
+4RyVp3K5n1Zm3L33neKo9tgpHaE6dqE6Jbj13mBwI37hGraGWkdes39luyRJW1wn
+m0RIP7//5cZJgzkIgi4U3vmugZVqjTA+naD85CqD4AXnt607ppOjaXUBJBHIO33J
+uoW/ewHqW+H1Uf/asaiqC6SCYIBDER34a6tCxsFVC17onSGZJ/5IY8iTP+xwH985
+eOrYegRXikJQbSzxRNtaZCPKpwVtCTaddGUJSe3G9erlXY4JSB8wVIx28AJOm5Ee
+4BUpFesTb/XYQ5poePysTsyj/z3TYbfgfZT1xxkh9qEZek3NlMF4TXw8MNxu0PlA
+PTZH1UnANBggI2EZzGGT9atn69IvARM587ce7NqD3xvrNSON6laGdcTFlGd1gb/V
+yIfE9IhEWwUzjjLg0T94dvqh3k3GsBHqP/61pohVZ1JG53F7g4yvzjs2hZOuvbn4
+KM/wURYNPGX367k7JfzU/UJMJ7519v8bBqxf+n6ZHuh4CHVV4ssxkMIG2VX5SU5Z
+s7lrgaU3jmokLtG1BFDS40pgNj7QBP5hl/z18YREBfSBaRzIB8btiMbmyDjloFE4
+YNo6mw5aTpAGaD5RY3ENV/72lWzGVSWDnJo7lisF45YGyhPUPV6EvHwH8TzbnieB
+fPYMnhqI4xEedJus0muyT+hnT/3AzeeJk+gPg+F+roTeg7PcTdzLxX/vpZQ96ytp
+4IRHrmOXKWb8y5MqdxQpcNiD0+40nCro//W1Vkxeu2hk3LgTu2+r0Qq3ZmnJIXEU
+oOEooi1uEsZLR7mWmdiOmqRwi4ZiDTxhOrOMS2r5Be+ib6h1T1r9i8dFhBOZN/ra
+1r5dz1l14IoWVQ4mJx6/blMR9T/Tu0MasLFNWQraPvvtnjrsNm7wgqpSl1nrZ3XN
+ndslzAfr06Ms2u9zJQfncqq/ZWwTWKYc5JchLhkGH3/cWLoqG3Pt4pr233OXH6+C
+eZtxJrUHTv2jozZwZG+p31K+xJwotvE1OZqe/Nz/Yj2yacnCFdHTKHv1dKiXj1Go
+4d4llDvdEb4y3rEoOnzuVxOp4e1IHFQbRG41TD/yyLeMwhyfNdkIWEx7cyYvdKSJ
+K+Bcq+rXCFrIjJfYrE31wJugqKOzlPs89NVjBqo2sYBqYVpGSyluw5rW4W0eFR+A
+wHQzISxkfZNszQuEY/YKg2+9mE85dlfJeqM+UkJO+ah5hEtmYSpyJJ0T5XU75wt6
+R1jwLBztn8A4WDb2JdclI+CT+cvMPBxSUXZZ52cyl32J0X1IDNyvQYqWVBVkIp33
+exX5OnRFN5gGm8N6pMZx44C/35svw0iOZIY/fzHDSAh5JUZyMavHk/W5/xieZPbG
+cNjsMeZk9FuNjGdHNVikECzsW2Y1PKN//Znnxwh3mN8lICEdjwrttxBHOe9CBsYT
+FvkBqwJcdeUuGGc8CMkVrasHNT8I2skBKrs/ZbmoLJ6n8MJ+JmTs1Ny3xhKpPhJk
+kQKI7HXynrR3ndgIbkjCVJGcfCyB89EBob/rqUW6MDyy7bYhzQngg1ERy5SEuD9c
+1nUz03pfyiDWlOZt5gWHxqkYs8TB3P/du4G3anvF8VS+25G7YaonsAaTJi7seyhw
+5Jv7t3GGLieelx2eMKtPM5Ln6zWEziFey6/tFyJXkzRNylS/AUbhylYIUSrmvfj9
+hWsP6Qr+jsdA4woBjh8XCLStQ2ufmTCf5p+oIP6vBgiwhmosYgTYXz4ndDILUCIo
+2M9o2VW0Tt6CROup0FsEMJGSHfah91oEfsWD8yqR5enzvMTnXtTmndwhMEdoj6oQ
+atloKGq5mmiWLC9BTs9SYOz3yIx8mTUdV6dUl10Q5jkiy+JMLWuRXkm9dIbpvv/j
+75MbuQgzmqYaqYwAmDo2nJELHFTRqDZKoZz1pExIIx130/DgqwH/YGS4clnUBkDi
+pHs6L8HUvNjL6+nVBope449Gj2aykYdbZJi4SbY7aF1pYhualYZyQS3Ru+0PmwF5
+YpsEOLuUzBkYMciNIoW3funJuf3LO3bozEih9FNTYnw3c6qXmY3pvuqmhtAG2kn3
+wGHLx7W1+afZZA+VSMo8AY3De4zvuO2e1SRtHljb/kfyrVcE/ojP6WUiLo/9BUs5
+qOI47G38+9/FAEbdDcgKQjx644WlnkJMN/fMvhUDgA7gB6eJwIhSOFC1agyW5fiY
+7JDShrvzwUstxYffxxHEbECKbi+2CAcrt+BsozKOzL7bYy6HYaJBmnDjPqN6zX51
+JP5KTWyijRmxW7c5syvIwsWRs5QqouxL9GmzNEGByg04Th9Pi+fEemvLkfQtijbb
+YMy2oQ32o7lTux3ZLgosZmN0cLUCgY9z3EFK0R5VeDt+XMZnK/+SCU+bDSfxZfMl
+VqcgDl/cgLKaqOctDayW47cyCQYUap2TcCh7wu8Fdzpv9fh1T39G4+lnYpeOAzqD
+LxwsAKn3Y3rIk9BMfPqdbG1LZmoM7mJoUQARqb0TX5Y2QdB7KnTS6oP+MywylezZ
+LLWlJhdJYRJ+ImVxjYVpKDdVOsDpgrTk0OGrRnSKT6aKTp1pMbC0rgC7lo1cUfVM
+ETYgpnkXCuqEth6d3DZn0H5zZOy81mk/ekrAPTlvjbL5FC1kTSVbiWdTokXYDKmU
+ipvd2pQB+WuOsGG7917O1zttgOb042C0v580+0/rgaUb+9uThozcAui4ipE/HS2l
+s+TCIIvUibEVYbuGNX+y9Exk8pLBXcIHPZmknp0eq+fD+5EtU8xHyYGgZhOTc0sa
+zGBvW7tl2cR0wt2zfVPqMD80T2ptvV0xR3RGcwYt3fnJ3e5OB33HonFSPmbEAIVY
+NcCHck+DlbDjBV/GbJm+eV7IFBKsvlLqMXm2oRJxsPg5p9lDnnRVo33rhzJQk9kN
+JQGfY9dI7A6Kp1C/LU6gSIaVtqeb3NoF7CfIUkfId3scxfijWGSoV8kKV43D1wKt
+rSW8KSOXW2pqejuVu5Gf92lB92k/au0jTdy1PP5IpmcJPWt9i5fh+986D/LgvTQy
+YYPpxXy/EY3xW/bJ+cVeghNf42lQUYosfCePHLjeqOX6/qECJJES43Ccb9LsrGQR
+D7o5C4ydMZVthyVPRLJ7Ob7XP1vzbWbul5lStzEZIkvXba02dGwUhmuPK0Q3rMJt
+/dzlcjp7hNmoWx9FPfVlrKvBhKI/RUQzQvRLnp+xUuFvoE3xMaa/P//WvJyMgfZh
+vOi2Wd02VxxPZ2xcPcqJFr234GgLBRFHMQPJL7bVDREkTAec32n21+QdrGLTixun
+Ga6Q6li+jupNLnz5W0TVFtuuWjAiWmJFeibZLaJTPJjWIiPaBurHpe4tUn33kPjU
+lVIOwzypuE5roAYsAIiSxal8oI4Er02lQ4c1Vjsn4izxB32j1QGRdskZMKJKzKyw
+qGQ2Oj7IZugjprLettPBEHU2TOM6f2E99E5n65pSNwcO/zLQRaBCUpn7uFHrzrO6
+kw1+f9aoGDoygGGGoj5iVs3DpetRQWAK8NtdhKBGtioxpJVvDoTwgGcBg7tB6dLp
+EjtWaqNPTOEqwisSQ0SQHBn7+1+Y5gZTgAh9Diqsz6QQhJUnuyIpaN35KHpGOdCF
+7opCqt6iX/b22nni311TuxvDjBn/1DIqWb/eq4A56VbdUHYHCOdGTrbbBGyho2FB
+X0saPu8f8xXbZN7fiieEdHC5uLo+SuaF577PAGd4dLw1Y57uyaEggjUaHKfYMhPB
+bJbPUJPexC8eECYT74oo6nVA/oRLYmDfrntQ/DBS5knhut9KoR6Od9LCEZImdlgt
+yCYMFTqkbR3uXiweXrudiWdFbhEniLPlrjVp1Lz86AxTIS3HSaH569yNTnJf+4xd
+spcWe9+vll9YD07MHWlWQhsmgp2kc7jtxWM9OEfwPwjjxkZotnRIhrhBugp21I5B
+P3HTHGnkneoVZwgBRAatZXTsQdS5arqHPKbduXt/rSp0AifZz+ibBb/rXESIgdJm
+BgvAtPC8SkID1LbaIYerX1uzlBlU3kfDtI2RiYPi2kF82eee0LtqcXb1OGTQHdmK
+Bt2DIAPpAEjvtUXM4YzX16rKwRJB4zX8XxfFYq2rG4VdMmZIWqYYAiBvbhJ66fic
+tdYXN1py/fPyNlaDxzjtP/LdJQCMoEWlILNUngT/I7N1HbAAQQ/G35rp7K+pS5BL
+f34V2J9dpwLaE6bL3eo8mHhtwP8MZJpVvi8q0QsQteAOyMIZQuLTpDjdS9ZPR2Xr
+d4zkkuiPX94k1vhKpKdEE+9Mc1+Ab94fsYBG+8uP+FIGe1Es6q3b0WlgbqpPUndm
+drpfATG5/hsr7zYQ4oSfdRdcdZc/5x9T8RjGfK4cuHCZvXE9uMnxj87YeNpmWfZe
+7HsQtRobQW5C7rsuiY9uH6VvncuRwTBxCdFXQjHSDStnjTAmRiN4L+6+SGfGnifu
+EWYCBPs5Be/nON9VnF4TAw9JZwMjAYsZs3sHEz9AGXtmV9TIIz+FQ+lqJlIxBVeU
+tj+p0XZ2Z+JQxQORsGyjjpJSsDFGFH/MuT1hUERozgwQ6S0xtT1AxDENZt4evJ39
+K6p7omKRjPvGK4YxtTTGgZ4XWwVUABPj8j4YBozi5bK4zzYrZlXX9L5+kYSpE01q
+VE9ota492L4VWl+kbX0s/E1nrO1Ts2zNzEzghsiFCVFJlhxfcqZPE/pozVZLfPfS
+X7a8z8rEVbMWSM8xRljmSKa335UqPzEBgJ0lsXjdiUr1t9AutPPu0KvqkvKDtIvN
+f4LQRBSTYhVL8r497Jl3B3Ez18Pa4WGc0eH3xKgxI6TVDypvqewLagF1f6k/hRZ7
+Wm50GIEM1GsVVZZSzDgXZZcHIrwpZMFLS+PosEbRjTKuJFgbM2cosdfdECSh3Cl2
+aMrnBWRUzHymjSLeQfKf6YeqnK4GbxXLEdFkl0094rHw/qFUpT3HfbnAePs2ylAZ
+H2mEJHyeZG7/TpJ3YQWKnHp+Y1Li7CqJeE0afvR4BwxqdfC0gV3lgUHBpUxKg7yx
+AQTlBNYkDO8AvXou+xUKr/quyQpAivkh+KWVO9fFsCQVwhoCE3halX2LBbzK05GU
+DSaC8fd5JCY8DHmm5JkKihjrA0N0NCTykh1xM45In16wxUc2u95QzFS2VhhoeEBI
+U+zOiPRIFxxn1lI+nouTVCc+AnlkD3nDlKGmYTEsjlJ/lHRE/lgiRnTmCI78jV5Q
+i3QdJv+f54FzLQ6RR2eor85oeyJfUl/BlHDJbb7GRyKnuvfIfLOaPrej52X+qXRt
+B+i6y0vQlhk+yKat/oovEcraAGdRbdcuyoJ0eo4PBuhQt8SqSlvtwWUZVwvjLYmX
++/UEwM8a6SuH1UQjA9hWDehe7VOzQmB2DnTgeVgFEWU7oPRXtu3KzCaL7OocFkai
+GZYSbWJV7HAPebwqxo17CdGzVkSFZ5ryVICYmtK2LudJFJd9LpanRL5o++yancYZ
+x+VMjHYXLWTV3Vh9YMtdyyt+I1UnQI+pO/ENHa2zBoOclqRSxLEVT3puEsUoDhdn
+Ba81mULkjli9xz9NvIWWqDWRhZxSf1SLo2oaVzxKCUneEFZuwd1dkYtNHP4kzZ3t
+P01UIT1fgnY8d62nb52I/UqjSvRGrsj21WKIzXnkXKZAXRwprYdObDCDRU7oPSxm
+IpdcJVpNhi33OCgbihC4TmWY6Pf8zYGxwNEqfa+pGcy6J7NVWnadG2VKpD5IzSGk
+pMHTfohcmAq8qNs8KdZWxqZ/hD9Aj4qsWZc+2FgmdBz+cNvMEuDo3iHyDunRHRCC
+f1qBtbRnz9ahmSsxQQEza8vWdehBugx8HH29n+fsscTDh+GCzvL11yynsttNG3Rq
+4+cW+7XcA9SkBlAlRhONhDIqzBx1+mn+1h3+UKM16u4x0Wz+1+WgOoj/XCWyB6zr
+OZ1dif7GzqXaFxKmcOUmMR4ZMzkH7t0wMcMTbDAhZZSvqul7IzR/qaBVkedehwyX
+cOw3k9iLx1yhPlpwI0cvqSdUDvTnruS1AJltfwGomWNFCFsAYaYdzd8kgXRnc9JA
+hTKr8B8JKZqJ9CfERq9B5oIPsStl1asFpJXoogOh63zLbDv4FOixT5yr4llwBTy2
+kpJPbKBv6fXDfhhvYAJfi8IAG7z+HzU1FnTjpZVm1nHz08vTTLaULYw8w9XOF6Jq
+ctlMtHQJJxbIXM1XmpPcwMale/Y0Pma9KzbVMpl7AB4m5sSDiv3Wk7kDXOlsoyc0
+n4t97YZpQ1uEME+w9XeDDFTlafKwErZHPUuIMzLO+4tQFoXRdAAm9o/eYdBg2Qo5
+Ltwhxz4i0QT4FWiqsIcA/zxND7S6pDKG9PKu4H4SsMXPfKXeF4my+G2SQpYLNIkg
+ceG0it+nW2KstqloEcH7V3CaKGslUOr14cgNEfGISjZrf7e1KqkazY1zdjMwxJM7
+TaFcprJoP/rksUSiKHjWY5y/OGT8YdnxsFx4knsuJ4tX8zhc+eeeFBbjrZG/EsWz
+PAJECNYsp7RSuzbch9uqv+ot5nm5BWn8lNBu7HOtfvzA7Zt8P8NEw25U97LeDJcx
+jTjt6zJEnPhYiKtbdY42fHDGtboCXfwS5OKUJYEf7L+2meDcZopHrGtDKaJ8hBKI
+PpFk5uuN0XVJHQ0Tmumk58mVXOglkyC2i7q+uyh772RYGE6I3j7+jF+FaVKWCq9f
+iywLPu6pHNsnoY7dpfBa15mnxMtoAwkGPdajyi7eqz5BziPKSiehZnSJUpsPPtxF
+pYSKIbqzfYqhFjYhgdMy3M8e3TTB0MFe7NHXBKaah+c0MiynNBFFDxNPsS3dhPGv
+rav6TIAMhDb1jFEUd0hIgyCJ5tu/XkqorW1bR1zmV3eiM+D9Fzb4FEgfOFnLhyqC
+uOnkGpzlleEVkTNbs3xERnwf1ftqmhoGabDcjy+MRYoJci2wiGtJdHSogsYnHzbk
+ICZGLVpSlDXqAn0UIP+f8QALswiHuBriY3Dt1lLSKl4Q68XeKi79GIskxNhe9xRg
+0IEW6fzX40+Pk0Ewqg2p1dgQuCTP3hceGRZuT3AzkRBU10gGdSVJDGlGV+f0xWb1
+abNGu32CEY+mPhDAdza5aBl/6n7nD2H0WXcgjGbK/PH0NTFM+dqSR1UTVJU7rdTd
+E5CdVffRc5U14e02jAg4e8BUI0lbSUNyyrQCjoJI7XPt80kcaaiquirQDkuCBObs
++ige/Z4vLqmGH8sseNcjCH3fLtzVZvxH26YQYsuvCLj5oqDuSG0RTxOciPWRcSrs
+fvtcCTX/5kdgDdBQnmc4UWCUXr4TV5M0c0XkIf8NoUQW5gsn5zFVCGikmeKM6HmB
+FJtau+eRitJ8Z0LXHFTrh76EZAnZkrxhzKrHqE/yM8s2qzVkdiEDCH/m4+CL8suq
+CuJRkB2qLGLx3KIdBV2r9iRDDQyY3qHRNMKj4ZZ+tsglM/UbgJ32bu55IXKihVd/
+2C0Mu/yYHapg0wSVvGtuG2MfCoT2XhtmCDkEwfOony4+/XZCSldCT7942215iIbJ
++Lk6RfAShpAH9PDkmzGeQGb+CKDb5qjZp/nCIrc2tw0HJ2LS/E/j/UxQegb/P+DK
+7iidGHB2pgh2iD7ry8dkXIYO4DZMOaECuJ4hSX7hJ3HjN66cBG7U0sBJ6Fp522gQ
+9tjLajs1s+KkXcu9u0Mml7QhGvxULzTdrZ/o14D0ADWOYdX+n5E/1nIDd5j3oGly
+OzHndPX8bU8exmjtQV4GK0qyoZU7k8fo9QHB+qTAUTrVG7ovYTDzqpJCZnlxterz
+LAjtS4KMmKATNiaO96c/HWNFvwKWtdQaoZ1VbrBVF9hNlcC5X4p+nnTeztn07Ico
+eOqc5yWD6sysp6exxmEDfIXFFx8Ye0z4gV1W3EssCr119tUK8hA17G7b+T9tOJ7Y
+zZHQzHJyHFz8h1jiwK2EUUqL6vOR4SY9xBjmGZ6GIB6TWuv4h61LQQVrfmgG/ftf
+kB5NfGsXFONGvuk4WnEz5h6C52Eso8NEA+dS+5t3JVEV/gnJbCRUTXLDKkNcxGwv
+ae/8+OaoQ4mAtel31wHJOnymTpZZzZnNonh4zEhF83RHIh53eC7VWI7OhmkeJJBZ
+B3DQ97gUiDRAI7GRM+E79J73Wk9qVaNG0ZH1AX85vfbeQRjoMJOowkVMF2ZWgUaE
+wwWUjk2WEAFXEREmJJ9fG+TzCTb51v6H+AXnqcvcN6ROR3Qfg4/ISwGGc6jX3ox2
+fAQri6SZ/weAUYyQ059OzX1TQ2jcaa35cgL+f9muS43UBaeWG9DBW0Fzw1zRgSI0
++zihvA2MfZ6Fa3fy0i8HqVdnTB5/KKoU3XudVvlIXwWMFV5v2y/QG7vmZZs4X59R
+tu0Ef94aZ7tv12WZLX5syMDlMz7Qr9GXst8Zf1F1c2CvDneqCrZmMODNXuZ+XL+p
+ZOpsEDqFlMnaCUY8efK1QIEtyr4r20QOFi7m3jffKU0iLxU+m1Y3WboXNVAQnYvP
+cOsN3wvq5fsTL7TyDVacFBwQX7etxKapQN8fZ+o+eKaIavoykA9F3ZDCFSwaHgf1
+mc8C8742t/7DtYwbhm2H8qykyy0PAIkn2na0XcvWQdi20vpqHVlAOR4ZXRvH7+1s
+nlECWXRqZGkN8DXbqQxJMo2kMarbJO0Bkdq7mWqqYO2nrVF99bfBR2iYp7btIwmQ
+mDj2bRK4JPvfFWnfKWPa6sN5MwK/VUTKVHY8s874k5lRiCbMIWLdwS2xvyc4r2iX
+6MHu0Ekr9eTSnLLKL74Ep3Dc8A4m9SHzRTxmlXgq4PsbFoAFOsA0QdeoXN9JZFVc
+nSio3V9UX/dUBUkOZB0j51dEuVvLvRwRmQnNbXtCwe7+qWcH5rlCAgaszl0CV3zU
+vYtgDZmcWRbWgYGs0G71esOzYWMGhOKr7GUXhK+y0QhciPmHw9q82F1bgZYVhlCx
+D5psutzVzY80djJeq6FklhCcwVshxIcywktJjnlyDji+0mHS4bhiL3Zlh/V7Ti0+
+hSYanKqGrVf58gG+lh6JQAr0+jVABJ7wmsEs74bFIZlTFPuMVQ6ET6NnP/iyHeap
+G3cbJL5ZAUPb/0e4VDu8cBEu7Rbzn6QrYU+hTwFRaM6DZFgkWAACTDdCAUPDCjHn
+/dSrngzt6Zh7VOUJMWphS66efflhHGoTi8anp7l+i8mRkElIYZ5ldCpqBv6y43m0
+4PH/UIigrhA+3zuOAnu2L4hsztpcyttwbj2kyGRCPCj1EbroxUiDbTnfztrf6X1Q
+0nuCV0+6Vj3KDp9Evmte/+hlhjkEjZ7NR4R3VhuXG+cpy0C8eWkrUSdMfn1zLk2w
+YZO0qmGzOAkBLIQYB/vprEoJdGbJZ/sryB5mYVW/2vj+rkmFWbQGpJjy62oGLZHZ
+O3twOXOSydMFKELEC/NAO0mu/chIdA6KA1bgN1LNdmmW3D1S1KWZDk3h1HjFsWJk
+dkLPgbThqk9WQQk7I5mrZqS+WcNdxMvxoSbCz+NUX9E2MEjGUj9v9ADRQNfr+8rD
+muoUf+v+TsU86UZD2n9zw3uZVUA1bM8qAm6N4f287cjh0ICCi5i2mqvYrvi/2Lva
+hiCohTwcbuqxJeImzFPZ7LZNdVWckVaccyWbFIBY9EKDa6HuryEtLtXV7cGT6HT5
+4YKb0ndmWq9ypCUw2Q/LJc07lN8UbQo7RSeIj5ZDzdhUMn9jB/q3g6ZWkSKPr7mw
+gyPafPe5aNfMyhMyx4w+yFnqnYEl5o1t6MDEPAfwjuKqajiINCp71sw/bwTscG9X
+usiqF8R2Rvd95p103wh6ZtKMredORwf4nEp/yNru8LxXigMM0lS5SDllkBg5TTel
+uXjVeDTvC+Lx4R1QMpouJnrOrVElUnpdrq/dXhCZPTRSBXU5o8IknK4vw7kB7/zC
+gZj3Uoelx6D1ys9SF/pTZTxj7fCX9hz2B6DMaaUTo9zPDARk0QdlhH1dkaCm+L/T
+BltOYE6ds5J9x3xCNDCEpVKcuLB5jc9LsfrUHqBvh4M1yO6ZD+slF8yMHeuvVxKB
+4CA7HoUp+hy0k28vyIvlN6HEBzXW/lZjymMXJWn6YINtnx+9VW21PZi67/lgOlS/
+o+5YJKEMO61L/qXYWV1h6O9D5KnF8TMz/3a1bNBnONgFOyk294giO7/Ao5kAtUF6
+1bGKXByHasfj5Zo6uNJ5hyFnEui3ficm5gLrUbOUsWsygcRbuTbkzE5NSN7DD3fw
+3HFg2NvUh29ovOOIK7P5A7YgaZKK1IXoXlY5o4ERgPK5Z9CJ93F1uIgjQ4ZWdvMK
+3LPK3c+zInCXXQnBmeNMH8zT4AKA91I/YpU4BknDgPfEo5sLgKBxyGccTFpU+fQq
+ClYNckGMSsQeUcRQQEdrn87L7w74YvRos4gTGwrknuPGn09Ebk7Q71FS/7a4k65K
+s5LLfeu7YLknmGF7A0OCiMph5PpOSLM1s1QwfNFplfNKB6AkHQfNLhNc1qObU9mE
+krM4yEkLzKRkcBO9s+a5+2Dou+qhFyhp3KdnqezrQ7btsZs/jWD1RKl9C8S2B+lB
+3Md7JMxLpDzdjaPUcvB9NkRU2EBG1eGyVAXWTdRaS5IqF0s62Qh4eyh/eWlpFGKa
+An6j86aXp+4lJ/3UzgNE7Q9dtdp6k7jVmdT+zP6AmU9qYOxK3JUP/FAOI+F3SM09
+euewas1mRwo43t6P0c0qMajlaXwUrqkLlpap0gUuJGgXGwUYD/0K2L4q8l0q3U2c
+EzdORr8edn+niWVF2UUzfuPd6uwOzEtXDDe01rG/luP4r9RXRlzy7quCe1oSnVJg
+dF94P+tA65FslM/SVWRzzlF9C9lHcWo+FtYZB0h6BVfXEnVMp5tSnYvwZ4fglvSU
+9q5O24IKJI0sePJULQF/+ol6ofqqxTESI+U7d8o7WM6McJ03MQeBUJh7K7mg/W+n
+18ooSypGvGscOIBD7ZNzLnl333W5t76eCADVIoSxwaJg74dccLj8h1S7OgHsjxEm
+mas2F7XggOoCtq5kg3uknVi2jiaWf95ddVgGQdQF4w7EFwRacY1rpqMKG8829feN
+/5vEgM0b0Uc5ycjfdah9zPJ1u2yapWNvh+e2Pp21cqDeOgyTV5PUjVrfp+QOhzpb
+tR02jhZzgNaEwI3SkZsW8HE5w2zDroN7oiMoSCgwpsMn37RVyqzFgkFwImnGUCYT
+xgk//r4DERQizoZ9pO85ictlrI5SzltD7hCueVn19HZwF5koYfBiXUuZRpT5W5Wn
+vAcx7Q/AHm7d5uladOkRixdJ3e0OSOIuTwRvflE1GqJCzXIIrE0yQaQbJXcEqvIy
+cwcX2Y+augagEHXh5V7NvDJtfNwpCVBJv8CmhSYWCcAQxSNrd8EhjQqHH9+4LZxk
+rJTYEokuuCBErioIck5fwwvVeSr8hsujjLkBOqVsvaC57ql7y4yE1pgNuisc6fDU
+G3EzPfGWS9+wVjt+S388Ms+pJlTVGOSEKJGyCnoiH6v5smpbGMl7iYGscDwALPEe
+UFysbZPtaUyPGCRi6xdHbYi15pT1wqq/vGvSH22ba9GSyAbkW1EO0w5MdQ0Lt3Gd
+BGMGQe5XZc7oXFGTyan9rc417y24mlhSaFlLPC07wQ0Yh3wqa0y3a1jWmFTA3kdt
+tnpQjSUdQA2BdLxtzGFfhLo3vg5/mqcKdL/68sLz3F7Mvhb71zK3m6bPGvd5jPRO
+PsbWpEGV96mM7X8uF3jvKHsAFulk8gh5AqrghNfoYRIIfMaw3pUI/XbMTMkT+2FX
+ULNBXNX3GIjVTelzmUmaSanlVJdDw3SFO+6misQjKSqxpk5Ux528cHcw879o7UNf
+Cv6L2N1BIjQW9+Qaf6OB/1TKmxz6MS+Qj6fDyuskKUqPsWuKprE/4STqyt4vVVr1
+VXyyhkYMiSJgA3xNngIIhqGwdPaxFmEIbr4WlFdompPJlcV2pqaXuUk6BO2j8pRm
+BRRS/MHUWFK+pqrVBdUfl1+PQMJrExVpswnlGc6DdGNo5vc7LtnGXtxYnwDqUrD5
+NrD22StwNXakoPuWtXKtu/27BtPxrJDsjhxBPizW2lYCgJzsO36k36XLGHh4Vr82
+utvlXAyIpwIeOlUmx15xv9fpugzV/5YbSQksTnWdOjwGMarm9pL1DWFytyVvu+W7
+U//HPJnpQYqS/v7fhSz3LQLS/P1omTMvXJQerxykC+GLwxh+XrnUUcZAYumHUM5s
+br6Nfg9PdLpMjAZfdc+t5tJJOj5Bm0AtJbnWDauWsZ0SjZWMU8nLKhkqIuZspTN/
+rOzewnTXSCRQS1L7vnmVInwKnETmcMpHrIlvdQZLjtIf4qB/GKOszjXTimnRuSUN
+sjtzMBRv7mq21tDuYldg0lH3NKM0NAovAI3RpNQDCqAXPkzpkhoE+LCEQ/lPyWRl
+NeuV+7qocGH4p/KdWLXkxC69sO+tF4sQeWmmhzq4+kbtNUkRx17cfPQOBLdfJTKc
+/D6P3vIadvj59Dj9bpV6rUzLC/27GqzuMUlIGswpwbezUvfY4f5d5QfmJivV9BBu
+MPGYyQfVkTzG7B1Y2s9P5HgGLQ8an9lza9Tkknqshelb1jNAzGuXW9ufOlDUkMZQ
+PPc4I5+91iPNJMfN6hAhKXOVIBAoKC8TVh278T3qXgRgt9O4Q+sKnQVS5oL1r+Dd
+7tFC74AQ52c9hI5XtqJ0FRreW5Ny+LH+l/0DN8t+aUZH2QzhZfJLq6rU3yIlISWp
+4IUFKc7E+Wj4v4p8wslrOaq0bijU+x6jAqfWUyCNXlUQ4YFVxrInWTlOSjKikWGV
+9StjN5hNyCd99iVUE73wGAjbED8FRFtZfPVW23ES353n0pJnhZrIrI9LpMPZJ/ez
+2TetuqtYykxMpVepAo9gsA0YFvfcJXiI+9xp4S6Qstw+3VZK+wsUv+x4X+FfzaqS
+dczDsLMybhBPvdMBtz1YUWs7AU3sR8vec0p2bfvFklBVLgzCxYYFHC7fFk0HXU4a
+kb+wKHZwWAeQR9s7waaB7cpEpgM8QpLFEb5mXEcXDxUl0AxBdKiof6W7uQ2DMnhx
+kZ4Gj/A1LJPlDo0RXSZeFkjWf28N6SzHz3wmfz0TByKG9oDWiMNr1A4g+0RP+lFn
+QV9YjapSX8TjzVK7capoNbFF1rYzx8FhvQWhM4J3QhzyKGMhdEpJQaVOI5pQiakJ
+qsWBkQ8x6VZBnpWV3aiXsYYlVdoIMqK0vXB21da68IQyxuQ5ofLW+apHq93mHipQ
+m2BNXq9Easj2W5zF/9X+F6/xSTGhWBCWNmtwV+GjVMpZnOKSQRSYmR1EVJorIS+h
+ZKZ+znIjItxbbNdxiPYtV9mWED+yLVAei0zSSP31o5MaS2BeR/JDPxOckOv0ZbUQ
+Az8hXvyMEVhTLMWg7IE4Wjs58e/1brI+B+Zh3P5YzoMw1XT7G3xcrvUMw+D9nOl9
+KRrXziUje/6pqC98CVs4WdvKqgXFGW9OgrqYxw8jPiAghDs9c+FkcDUHErPU+R8X
+geM2c8Ko5/K+hcqrtCIHYLp48iAAbeA8Lj5cUaYhyA60Mew3D/a4IJ/c6vqHiwOp
+Dyc4fStF2SOVrQ8Pmwb9gQ8zE4a8P+NK3DAooIS+yBfLf+dYg8bAbhNmEGfrJFSN
+FlImbbU0stqeJDbEGkqvdfs6Ne2jXepJdqgMUb4XsSiLGzwVn9hgB3/tKlfnMTfL
+JYB6uX7I2CeWrHLHI1eILLKz2BeecCnEQUYfhtb27TpdkVMNFEhjUkM9Y3hBOyqp
+DcluW3f6UKnrD8gmmhOQ0TO0KRP4BZetGEfpr8yzSNeOP/3yi1Mx2nSViQhwLSww
+pWsvBPXHt41P9SwXBr734PlWMTNcJ27jN0dMzRoXeV7ZyNwKkv5HXTuimXixWaBy
+GDIBFRjpSeNEWQVpDQYehAgKYSD6PQqqqGQLmVAYul0dTecwDPVsi3jaj2vD9EWp
+dnS4x4CwZiUxvtwEQ/ZXg4tnRLCwC6wcKaQ8bvjW0M/WqoF76f1YHja3Wu+Rhw7p
+7k/y0KfJpLpCIGnddjW9rUBnfRpn7F02p4m2M3DCSSoQDNDxyvXYC+x7GdWykgqA
+GANyzIOXwq+DZN1TTetPcg5uC3KdbAH2Pu50GAfgyu93+nMf1VNdG1LaS4EXMR+4
+MYd3ChCaOWBu4gDb1AQNJ0cnSQFSisNPqghW8g4Q6i46QJpWVS1A7ouS3uHapiYB
+XRD8T8kOaOj554dyv5lvrmiC7YYNpGWLKmYJTo3c8ZAivyHcAwvXzQCzmBJRoqMF
+Rtr0uSbOIt9ajDJepj+kqV4C9jkpFBOLnxZtfqVhxig+YSEOosDnsyU/StgHPXI4
+WGF2mbzAXqdUES97mf7niRKCr9Rub+C7SeoqiPzIYMoTiznXmhEwxjFUF0SPgYSL
+aldA7ZiKoXvdDpGV2d0ITHnM7GiqwO2EeQU97LBQShZLvrH7pVq3IpPHzjjtA1yI
+nCkdKE9W8wmGUZkhEiMmRVo5aAsh3jYhWfhQy/u02TYC9h3Zt/I8tBGTAfpkUSWe
+eCwzknVxOtoO7KAQM6TF9fOGH2zz8nT9bZr9GoPvlju/l9tF0i/+9SAp3oqeJ1LG
+SbTn3NfeHBFj21suJRwKlWT0gUJChw3w3YWs1JFU97BU7xNCegx06LzzErdSdKUg
+Ty/yYK1qFizPvzBVcJGowG9ePHGlZL471bE9n3NzBd5JrDNxR4zLW9rDKQ+xmw9K
+0VjpVSVtBZuxTorlKKZQxlAcMXEsVlIo555r1RpXeuRj6yhK+QTaYedlz3CYVXJh
+y3tG2ZuKS+qMfE2XqTWP3qZ9pjFcRHR99owLvXb7Xr4p9MaToI2gt6xkXQ6vmmxT
+Syf/3uKNX/cXxvxdAGYvHP1/XTlTB5Sb/uwf6W6ZPTf/ay5RAWLX7i3HFoyc/DIY
+bSxCt9FjXr+IMbkQerwDwrGWeHOE4q9KByX5xadKjR9ZvMmBu9/24cNVg3u5wDUl
+yhIykBQFVnrghJXOEMl+axcQ1cyM5O60zvP4iNFs2Sg0xWFCi8hIKxzjrGOmK6vF
+mYbFFPE9aKfd47KvPe6y2j2vNzkDaslgrH1Ex/dGQfqB3xiIxAuUy2lI0sRCTFuD
+HtC4MbaYM8Xc/jzDpjP++mePUO1gbEQx0wOmXYoeVzzTGm3TZMIa1Rme42r5nSTE
+37TKxMtiThxO7Go4c0yiMOXsopRyPHNCnwnWDx00fQZlsGS/+7bCF6zc299//ka9
+/A/xqM+3X+IjcfVr+JWR4ue6cGo2yOF/4/a3FPwXKC5OMMpeSrPCV5E8fOKH+iCf
+HXUVtwbbhI9oTbrCH/qhOGe898glz6ZH3dDGSfZq+WhtvjmjBeG+S0cb7XeFn5eo
+hqa7MeKxdIn/Co0ylBx4Ak8K2gARQXEHqVe1oZAx+4r2Oj+cmssTLn0mjz8WDng1
+B1rg7xjI5W6OYj7nCbYUt+fwfz0Ajgk6WALyntFnCEoB6JcFvfDAaggpIvlq0M57
+o3av6p50RXeNwF3UIFx+hLnjvvGs2xjrG1o8QY2lU7uMUY6trclyoSnQRzsGvI6M
++CAJceqd9npd7OAq3DHkyY0h8k6iQUgIR0FQ2K38/p2QpBjQspn/PDZXJL3rI6ez
+ubYwT6pUpszXwHY2CDLCmqEPxwM7XFXqkPN+wt4sK5V+OiuKdx4Gzw1HmL7UtImQ
+lUGRSnvhSqD0UzhHuK+2aL51x++SXFT4DGVwxSgSS5DqevSef6sHRRHWKOb7+aK0
+MQ3I+bdY01qvR+HObQDrgIWpNOgxXQmCfmw51rmNapSBdX+4E6BtP5qo44n/OiFI
+6Uwta+aW9thQTyBZdE9+wA71HCWs2GI4Id+xecMmN5lOukJptrf5tzDxtAwoHR1y
+88GLBTomqafRgycE28kE2Bvrb3k0AUFxPagbdNLE1A0qbyBCWzUzz2j46UPfVXDC
+Q4mevmXrhU1G3FZTDysjc4l060wjHN2WHZor8eUqZrcVKAyslVJ6za8Z5Q1TQZP+
+tJNGm/zmpBc8UHtfjl409Sf6I8RlEGeyVmnpqRU33nAGwowmFjON4RY6UF9gctJx
+faPL7HLBE5kIGsV4lbqgzKBhK7jMNMyBzzrVWc0gJ8PwVLFbCKaPyyk3e4TTgg0i
+wmj1rPjNUW/rkMJK0sHpORiM8i6UXZpePKS3RaalH0iyaxoROmgp24egk1B35F/q
+4RmcK/3P8djyWpdsfYh7VG43R9lIc0UdXD6fcQLeuFf2dUth/tyqUrIsrdujw3dO
+jT+WBB1E9IQMqnCfN35l9cOnnHL3T4qWs0/ltlHgsCC0KlTD3Hd1gemixIe1vAUe
+tbaz/ZijeBEjUmAf3geCLtXXJ9uwJ5LI1AFoNgHkXpkEyJ6MCvS6rn2cdmDa2OiY
+n0+ZEBSnzTl+dQeY5loT7N31qa0XifjbhdWKcXdojpjCM2mD6UMTuJ4kbt39WiFh
+DxeB8DH9RBYWAFLLCymM1F8sJ5QFBaQpwW2p1WsAYMbpPFf+J4N73Iiowc+0IcUN
+sZNUhYqItxuPpWujzZHnwhUY3UKi37e97WjDPlsWBOhgZilVUMnZ5hsUumWpVBCl
+DS2SsaQJ2655ELiW2SGCOkOhtsLo6msOz9KKArR2vTjnbwXCqQEzD5Osi2uKB0+2
+BYTAJtgSul1YG28lmhos3dqRLY457n14BukuNwweDLPEkEGufxJOtBaO2yT2SlKk
+TG9OLRMRyhFJ+IE9BJJLA+9449fBVBtg9PyU9yGh+/6+EvHm9bel8RCpgBM0EiSR
+EiIJfrBqJh3PzcjMkJ1yxxe3zK/9hPsskiBG9bZWOG/vV0PqlMWEowcGdrrKpLjf
+jZTBBdTvzucsuH/AsGXf3PLWH42flW6NW4swLjka/VGN0xWMieTsGgkaCn0SpZ5T
+ie2CjKBkrEh+S9jWlRMep4LKlnh8HU/hQxdQul087lJHbTttBlhiYE0i1jAB0xmL
+A6elPmH0uMkBiyFvsKoZooHgHGEJldBQadk32KQmlUuZBjyC4s+w0KDW3zqDDW62
+nH7kBQb8uzAStyS6bS+H3ORFTISGnonvsL8xF1lgQgsqlLdA8VMu3lWr9xxXScws
+js/gHq3TGoSo6Wu7lc92U0HWIm3xH4xT0BXWsk0b4lksgkpPznP0O6xXgj8ivT6f
+Xp0tL6DyX3MgJu/+jioraqDnPOjAGbVmEBkNXoGoewjA4B1M7Yp8h2PBCCA3VQ5w
+VaESplqDah3QbFrD9EBIWqYkv64WcKKy9H5ACexYU/loA0dHg77SF5ddqFVOJ22T
+qs5CSqURWv9EViHbDwsCIFlHBzg8PdqU/ThovhPuBgPCTVsZ7IO3F0GyZ0pmv8os
++BcGaITeouw5XeW+UAsiwrNVbxMlkhhO08GPqqqKIayK9Em2TsCTNXDNIompMLZo
+lKjsTF4MJCHAeGnzgQvmK1kioIFwE64w83LCI4sfQ97+dTX3uvgTPcKS1MllNQyY
+fYrlxzLkjcclvFE2pIVDnIgxSLTKdjwKCnQ9k0wTfUVwjLjjrnLWNVvjalR8jINh
+ULGvuzmpwzCHSyf6kwhhnCS1a1vodPACDA9nsr9cLHufKz/Dm0c4dCRoQbHi1BZd
+YQMCyHQTMe7TyeaE5wxdxllQRjThWslXGzbNNCd7FRnQM0SCjD8ZpbTLwRXxVGyG
+U9dL1DBdka+4UdK46Q4vRvmP2uREfAZDeJGxcUWlDn7dz7Nsqq+WrnviWoU8sk6z
+Ww0s/egXI5J2m9On8990709CZTvyiWnFWzuZP+XEHTY0jswXydAFR/ED1Dv22yiM
+A3Fvc8f3ZWEuzBzUaxOlojznaAufMWpubTQLXooMy1S0NySp5SkjkebGuuRsSAnX
+Nni068HnGLTyRkQ8qugXxzSafKwbPuhSULB2TJSjn06ohRUNL6/N38elcNQx+HOe
+mk3RmK54utjx8DVZiB6K5QFFDLIG6nVObocQ0o2/rC6riEheeOYHgdx7JKVb2kS3
+SzKdO2+lPnMdvYHcVMzYS3ahqTHCCE2ACsEQq+BbAsaZrS56AfZx/wuAtQdIelmT
+IW9p891CozmCoM47bjbJy3u14PgnQylD8cYPh18TWYEdTzbjfv8TDYA/NaH1CVsC
+WFWiR3oBTgRkC2Pn9/5r/6+hYuyLtWvaoo5862po7LxqAPKjgWure7xDU34ScB8D
+z6xOwlYVVKO9GVJCVyXHH//gCqyQyCSFdnowK18wXr4wHeYoJ/ZZpU/2T9LYOdpm
+hCHbaEL+pM1p8Mjpo+dNNFZJxRYu5iWKco9AtY/w9eubd1HfmJYEZWAQx+AiS5rI
+HI3IUQdIHVoRAjt57V01UUfMT81s7f42mMAQzPCyBtvZCQj4qGQwIWeL/pJKT7fo
+AuRTPxrcVw+8HxHua5ju/h7K0h344rK8okOkAFVeGcNtz4ucECW4RoDtndM9GXPh
+HTMkit0DKGFURp+VVjG10JunnxfctzDpEgzfft/gq37Yl0QNq75UnFdI3O2/XWno
+ePgxT8j+c8lwhNmf+C9MwpL4HM1gq2tWshAmNLoOBIP5tdq+BbA/RBntXZ43Q7IK
+FXIeRFfrPfhAi47mW+3/WLdcmBKuC9urpSlkVi7I4Ea7K+2xnuq5ku2Rg2wmyWWQ
+sgsn6m+dpuiXiWtueCnUAJindxxZtj7jQbgJIN3kMZI4yv4ADaSxSSFvrTOHem7Y
+kR+CSg6vuKig6XbrLudPDze/FlygZyXXVV35iuB+5+w9NzsZQX0RINGBsQ2qmhXg
+eUo33sDTZZYP/k4AyLfo8m2V6p0JUGu+z5i/yWvs1Mm7BA108YRQURBfPdAp2HI3
+aFyIOBU5umhIO35Bjj0KyI9dhi5GaavhJD9pX96cVLxQqszJvXPw3MIGhCGFTVK/
+3866wEmOTgBjG9CUN9oHAO1rIwfnVBJX1yuS1Q5AORB1C1WE1CWz9//Jtham+0iW
+AYtAq8HHQ56I5A54wvATG8qfecoyj2NubQ+lUPfFMLOs5gNS9DBmlwRx/QCv16pU
+JVnWUBHJZYuRfIAUwZFP1liGw0eWs8iaPjn7nPfnVgxGYlu1GjUSIZA8MUphCOaF
+G8QeiNqf2e3msquaxwV/g32lrz4lo6n4MzXUhmZLD4VsC1QZPiAIJfDhhZeFyl5O
+YyqtFi2H5OqfBTBxYrYA57UhYJ3XBeJGBDH902hw8ALPkKY5Gr8MRDknQ4kVsyKj
+ONqDsGCpUxetNbBQlEKHmLc78oXhd7nXG9+SWjtA793rR15EA5kkylRuejHj+oWf
+uMxmNCk8T2JeDpaKSl4uVVmNU2EoyYpPMWbFRO/Xi5wEr2jrYRXXTsQt7J7zHW8G
+XXncdwy38QKZAnTYZvu/Uu12sPzf4H6oIFuIpow9ixfcgCzEVdivTQZC5z/HWREc
+0V4UmAuBcfPdwQwbRpT85jsfeYwzKfJR2v7E/FAWFHk6OOk10ZPRRsWpl6UT8OFM
+U6sX4psWaMFCK06wdXq3nlJfvEyjNc6MvnUHRhsN6+wRUYQqOCAEwc9kKh53BJy7
+DbFBA0t7hbkvIvtBBZDmGbD1xyql1JxdX6jxwowrlBkXausUwqOM0n5ZhAByUFK2
+sw55lDBuUR4GacNc1G09nwTBEIbGcohu2YLTy6HguQCNvxBi6YIpxEsOskskkT+A
+LyyCB3El6mW1zA8f68ckhpjL8UWIYXEPepeXx4b+wgmLT+9N14pS9y9Ko6ALWUUp
+Ydhr2NF81MD4gZbgZdX1t1g9CDZOhzhK5kasr2WqYhMGEYHBmygWQt+uFaidfEN4
+OCAGlOOvIkGtP73XKEiDiwrJ1CxFCWLsFkSnq1nplIvALDPAeKnumYl9oYBvohmM
+vEFvih6glLJNsgs/nSWada3tmJsQRa535NFhcq3v8NdK3N6vS5Vk8QixzTtDLaJO
+f0wDPhHt3eQPqM0iU5OczB6jROutkgq/LITAexINSr+LkON3OKf0hv4ndTDGwBla
+tCgS26Nhi0AvvML8v/3TKdTY5kKksAleEdanvarA1x1P8WWPM3EspTioS8tgezf/
+khUsnIFOMKJZZ4CD+JVY0iGhXltOSudO7aGFEVgdPxjHSh9APrHAqsRjLWvcOEGK
+wiK0tXHg56RMZK4/Tgb+RlkKYMU5NIxIvDlJLnToLuE+6gy5ICKFXUpLCYJZ4WkY
+7iejiF9OjvaV5/V4lVYTwryHm4y0pgH7xHg+iAiCNpueY/h/FIKPh1LA//y9Rmnb
+Kk06s9cr52Bk0cuKhT9Ei9gNqbLvQ4DbtrggklTwdqpjDgQku9LKpu0VJJrQ/U9k
+9QJ7UR6YfDUt4Ys5ifAd8v/7lOnpoKSb3BnjHuVXK9O7/cGHJQxuWZn5ti5mBBKq
+xA9rDmUgY3dQvG7DG3VYEQJIllCllOhod329X6XBeYkYRjBO5kfMLAb426Fg62Dp
+w+zCBQLKFsD9lRkQU7QI1BEoMUi5W3wY/6n82O1ZP9HeljULP5rDjewaI8E5mtva
+Tbc3bR98dSdO5n/ATqieb7prF67N4OHSUcn/N5DGwgLpp+bXMVfilNnu2ADIOlg3
+7RmFKJYoxcur+ea/FfNQoxHwQAga5vm9vTUffoCUB0W64O3RaZjlRroPX8H3eD3H
+8I4OOjU3W0K8xKNmSw+1xuNoTjNGrLtUNI4W/RRrkbb4e5D/YpHMICn1Ec0iyLrQ
+uiH9jiH/ri79A3LY8cionhsly95heT6AViwtJb5gXJkMUv886v9iPptNVYHyvQTS
+IblCla314I4V8NXunDc6pIZBeHRCuypZ6Mduh+brRKwiDqA+826QomlObND+EtS8
+VH4OiPCAY9vS2C9T3bu6UjStU8vfDzkl0g01C3ihgFoyQ7cvhqCD78CV4/VQGhE9
+n+CLbFUiE/eg9Z96VyCNdDQ1aRQCduKoKCcueOrpPZ5+SHuHPPE1f+YnlKw6a+i6
+6QviNednAOIUZODtEPSnlh92Hh7fgbO8dt25xhUPslHIz/3eFVfAKRrvKm7diNCB
+Ijnw/Yv2dBLv74Ag/VOX/cFyF6a9ApucasLARuheKFlwCglU/MvE7OqG/AiYLueB
+FWnFMXBXPvKE8+ujhMjlnVVV+GR949iO/VOqSlgwrq7OPLBWFwX9ErrW3kCXV7dN
+06IzjH9XSpHza/K0sAXSLIRGHDDfyZHAlnD536q/NzYKwPnTIbMr4lFMT8nQotFP
+GF/Pk3ly2aFQhSODmp8I4HPWiXSgbRdYkBm2bwvzSHRZt/Ss2IXmcgDVbYGdYNxX
+x7Bo6sjpYKgBkUCb103bnA3GQ0JIxGsBcyf1l4m6Elx1nFUNNUYZ6LWdBazn/HF0
+0Mb9qpSgD3xoats17OdJdamDPpgzRkwElRAlG2Vw9fINBQd3qqILR5V9Lv1cPuyV
+kc3/N/2mfm0MbueGVo4P882aTflLXWvt6SenRMZ/A0MMfHlPefoPdeV6FG6LQIYi
+DKCOxsz120fUL8WbJNOPV65MM06R93X+uSXF9nHVJXa1rBHyc9ips6FoH/8TmKY5
+GF/UVt+qvw7BJGF1ZWOqyPmDM3JNo22N6nbHHbnEJ9JnRUqelPCqC+TkB7Lre6g5
+blK6ePHLOcRINPRsFzA1noSmd2d3h5B2WeNWPNHcFKq4sC9Vj9HVHlsR/h7b79ZN
+9vpjv+IWsQ527/8VI69afhLHrg+4mj0JsXCynUOd/i1wiwF9qZAH32DuLmoyqMzw
+iPSS3GhKcP3OqtM7QQfkgMu+PjVryOgcSasN4wM6XoiLWFdA+ZlgGWa9COoPle62
+j9uonilLWD7UHa1Qg+zlmbwTWF4pl0IybB0+06G5Hagh+Xe6VEO1iG3umywwPL6F
+Dms9/UF0TyYAMBFmC/PPU52dmur/hwmUTijVg71pqYh6gR3dLiGUaBXflCPwJAMX
+bTjULxXlVtLe1zSdEe+M29MPf3vvojVZA6QwT7j4Oxg7blGQrvPeoc9iuky8mvlw
+bN/1qBwxDHcVEgg5CpfJGMLyL1XoI1jnkUdz86FelbhUgD4G7LzmBF2/mg4HTt0a
+fiVpKsb7xJpPYUWzkhwuM04FCOqngz/sdmSG+MEz97O+S/4vkTQ2SsG7Fj4nXYfP
+kagTrrqOWUNlsJcDi8RsqDiQtKGANej/BXaHGcfuq8KjSl2K1qSJQNJbWcF8U+fV
+r6ZEqoe7AQoFGtJtj1jzXxCEiQg+sPe41KcZNWiOC+5XgwpP3I0WoMlV2pR1lcrR
+ESZBfdWc7f0VpAcv2P7iFnmbPHxTA/YPmTpJDnLKWhyuBV0mVFw5btTZkyDy7jvk
+3fXU9LIbVsaCgtLr8gBL6bDfCxLUzTvDxI1DOpILFjjzAdxDbSZfgrAKlMHnNM3q
+OT8Ow9azEeRsGTzKTdLsZnItROOI5jRV+RYpbsWxjMsx6CiK1/NomCzCfNgftFTs
+lOD5P7L1XMAjF9GIuP26cHLD+UT4WW7YwN89yGlvPl45MhQUTqTyq90efus2m3lE
+nnaIg3onjURapRGN5MDEaV2tXlMqQsD6X0DHku3brXjHBYf9rzL6Ip9HG/PRgg2s
+VP45dwtGBmBmA/wNHJTMhpyNRVVzGyIK7x6kYHlNOTQw6MvXR99IHiA2U/VxImeW
+9saO8EbUmp5TE2dhodozsXeMMtS4QU7Afh0Y9Tpapo32oakyIEVVs0wnyRKvQEDR
+UEMJZO5QWSYc+qy5EcAy5WI5DVlmqtqcDdf3yArT1rZDvKsgnYLJtZqLuyloP96M
+6/JlExv3VdZMhxutD0pLlFUZ6Q9vFPljtIxdSkmdiajVzYHiyhKSZ0K2AoIufu94
+4aNMnDAhN2Eu8cWainwxezxAw5MedF3CEjWyZx5yY8+avA/g7S0+g8FzufiMDyE1
+pfoOKSz8ETKkofH76M7OxllRTcXS2axgSRH7Qxnk81TGz+CxjtkbQofMY95nvvYy
+wKbk7EsJuW/Ev2eoweBrUNYfvoLvpU1VDX/omVha0My4raSNUN3//eSArKK9J7RQ
+BnUkAavwlBpv3bksy6wNjas5r6E8K5bx7lHXVVNOVPhLSoLRLSk3aVZCwth8uQPs
+Iw5tmRu2ganCzQFjmhIEpcOVliSXuvDYGCxdIZh5DAIHJQnoKwUlvHfhf7jZ1iDC
+gOKudBXwxtOaF/fh+wHWgviA/YSw6loF73hOtKRFhg+WpWK2OYze1M2+dvzcYDBJ
+tauMSf3CcQdB4EZWuoWRMve68TBvMktNzGsWihPWncvHwqjBT5BVGqNVvl+VdyGm
+qcXB2WU771qDf6qMnmF8TYA3fQVlrgdlG1rXwm5z3SWV/+n1W3i2pxlKReDNGvtm
+48W2ScBbw1tncwe/etLLYhxS5pVXOef1JMuHdCEyyjWQLnoh6jg7j6jZiXGd8zKd
+JLSJ9M8kTrpmAbdVqpQTwmAd5JKTkijuwpLWdaxT/6dSxhX9qwSzD2tIiJtEif+O
+NLn5eLoqmekcdmDnZZI6fdPZzhfyGtY+Lkts/0edA+N6LrNacvvPKhMKt9AmU90E
+TrRILqADEAiUR3R15Tf7QMvN4l0XOxo63zeNrBm52Z5S3oeznVY0H2NqdL7wN+1J
+WWhX/Rkv298PK11SWllLub9wNFLRYI+l26W+5Uw4zKtVpatyCPwvkxJNMkpp8rBQ
+W3Y3ZsaLu+J+aJycwzN8pumPh4d6HDogI8r+2j8c1awdn1xfxjbgPe2Z6zYLJfp/
+MzzCEVj7iiJRNR6LHcBKeMkZc5KwdLRfBrITu5YYYOB+bjmwc4mS58AtWWptDTst
+f9JAfG+Zxrg/l2l36Ig6S76vALFlKOBUnHtgyV15gfkUODZVgMfKoao2NA+G8rpB
+1m34x53rmhITkW5FW5RC/ah8H7pZw4T20bEqHVfFFbFquJHxjuE24MW3IwQfzO39
+ohNBp6lG2fvvqrcBA7j2PnnjKZpudz5sYWlIZmfjNQX8FO+ujDudfjtxJmkCEUzc
+Yjd8KR6ee5s0qWtYxfu7ZQMrGqix368RfMKeEd+SFGsXMQiFcv2lmFGuwF/QXdoX
+ByecCRDD2BpBoMtpZ54hZe4JSXjv5UtDZcLAD+jZLpvmXqnkXCHMQo3CB1Eb475i
+8aeWyAqgIjz7AsFj8pVLuQC2yfLkASd0CWzs6+AgStMbXuv0rBQoxsLr/S2K4gMx
+kwfyvM3ZMKt/6uMi8qMYf+mWIHs67ip6+CwxYVtxdRENjmLLUFSg6UFu+DaN9zdf
+EGrjK2/qhDBIKIBMTKkwKPz7L9RYiGF06lBrme73Wcv5pfRyOjAyA2B+L2IhtMOK
+I9W8aZk3wyUP8I+NCsBa8VSp98xAheWwqHJesfUPrEWm9G/ZlYlctdwrxkcnA2to
+it6q/HKR9xE6Tu9G6aV4nEUdMb87wnPDwge/JES7MtaS4Tc4XifuOnvpC4/Kxo/Y
+q32GM1lRNu9EpVDX61zroyA1reAb+nymvTd526BP3cww6QF49icz+fpoN0hBSY33
+dmhQky6IUG8tDXkmYSS2CCaybs2gINwEU45z+YVoOkdWINHQBBx8zUaY9M+x3+md
+m/bMmo0zlUSowvTrGtLN6DYjg5jvK0D6Y/lzxS3jcvvxY1eco9gAPuGudG2X+48q
+M1bp77P5mBknmVE9tK+oIRhOZwzzUHPjL9dN+wyxRKCpHyStcqe5TY+iHLBFdY9u
+sFZXsSxRmLSzJzPS/gYLa3Z93qXzECnwE9XvHqIRGDYg0eu4T0AqcueyHvi6tvVq
+fOW2napUWd4On5Y/MVAWacPkQeF1xqnrW+i27BoWL2Px/yQjqnpulV43A+32V1wt
+5O4Lhx1/GDRhxGhacb/LnWtpKhlbDMSml3PBQT/umFLZKdyVLU8+t8xBwb4rLdEg
+wHFeXLH5FP1j0/8b5xB8yUov9/DnxHj+KzVD94cUDHx/PKydV4XsiBudBcbkwgIp
+ITqlmnEw52TQ2cGtw6RVagC+AlY8H6LFamv+eA7HRbjN09V1NK0/4az9NhcIBvSD
+dYjXW8oydJg6hvEbE4UDwDHvcxrb4EyAqoHtnjwvijKG7cvNjIx1anyuyK3R8n3y
+2p5lEpeNyEVlaTHOMIwzAAFndLz3xOB5R8LHnsNdw/YA2AteAKrgKetdhqHO6VZc
+Jm8KLXJKg135bT/b1dukcO41s4i6NPr5uQvTxfKYZNJs8N4UpJNxgJ3/i9m0sY3S
+lWn0U/n+OyqE0moX7Rzrn0NDgiJIiktMA2fnMwHtXLsxNx9528fyEHm9bsqC/Qeu
+A7pI5eBDCgbegoqX8+gdZ5f/lIj/non5CJAulGCIQIJSiQbYcJy+5tZlKQorhcq9
+52s1Gtp1E014VS3Wpr6VotCy50C80zGnF5vCls0D7tPVT6GwwRVFvL/1ghQYOeKb
+UEoKznw3htN2ppIjc9soXrHtc7xU5zwIHuwDp9TamdueRPK0ScbGZIx+Qn7CXbJI
+M9wcropS+JNrv3fGm67WC1nnCraE237P1DX2d1MfQzfU5sytHrAur2FhYAIyG1H6
+j+65SlTkyDXTTnVKWUZlpZqxs0Viv82pUGfuHeYwopNHknXoTS6bZy5EBq9EQZay
+0VyNCxFLik2SBs8fnJUJN1ryezdHvYhyw9nCee0ZMivG0MSQO5wJYPpwR5hwJ6ua
+WMPryy/Ibw3Q4IJT2ROOyMY1c8YdkyYovRgXiFpbto3W+4VbXGMoOZ7rznBquIiN
+2buxUFDIneGSTaawhBiIM4szx416m1AJV6kKYuQMnianSbLXE+Ny3TL2qsFUw/Kr
+55X9DtLB5q2lVaceOwKc6pWJh6Zv1mBQaShLzyrRqIcEA5/HtKugShSPowvexfGw
+9JHlPAu1xn2WgMVsteRu0ZrjY19osdR0v4PVVdlVJeHow81px8aAZtPCgFZ+IxhO
+u3lAHTPdWpg3qmLLSx7u5DshNAbHbuekrN47v/fVNaS9hvnWFu5hT6PKCZ2jwEya
+vahKlCdlaaqGZLHIAG4jCYjcvM+J1AicrrjAkjBFP5ViqiQlW0KqDKiSMAk2TjEC
+uAtcjodKJaQtGDKTzIqYk44ecLQMo8vxhSu3u+nTLJ1sKyXgDMLdZ0etozttAVIz
+tbch7UqNjcnso4vYP7UK/2XJwohBF4TINGbAb/ofTt78h0yo4gucH76KWEvj7VUT
+mrHHL6U6t3KBpbtPaEmYqXClJHNmktcWzzkbHEfOmRdbOmyQ0ohFPFqKZU5tMGMb
+7emcRM/xn5p5/tX0tON+wOdAwbu5jOWzD55wFnNcrAzNXz0hnc2flqv2c1hICD3o
+0k7F0l0niyzbn/Zq228su0GPlo6NSUmEP1f1VLQXFMnDLMCSlH12seKAy4IP3NiC
+fBbGZq8BHO9jc+NMO6OnnWQ8BAN+YDPof4a7UbVyqlyGxKwu8cRIsuTc3Uu68URt
+pwpHJpTve99rlmgReVEe0/CQb5VqIhiLkekHuyC/rKy5OmFbq6ZFQNiHnluduSgB
+QVvJWUyBUrqFVEE2wODWDd6YaxEpM/C7eNCpzCytFXtrHglcGS604i1lHwos6Pbe
+viH7c1pvnnzNA81Zx/ZNnw==
+`pragma protect end_protected
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_eth_pause_beat_conversion/mentor/altera_eth_pause_beat_conversion.v b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_eth_pause_beat_conversion/mentor/altera_eth_pause_beat_conversion.v
new file mode 100644
index 0000000000..9e764c6d14
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_eth_pause_beat_conversion/mentor/altera_eth_pause_beat_conversion.v
@@ -0,0 +1,105 @@
+// Copyright (C) Altera Corporation. All rights reserved.
+// This simulation model contains highly confidential and
+// proprietary information of Altera and is being provided
+// in accordance with and subject to the protections of the
+// applicable Altera Program License Subscription Agreement
+// which governs its use and disclosure. Your use of Altera
+// Corporation's design tools, logic functions and other
+// software and tools, and its AMPP partner logic functions,
+// and any output files any of the foregoing (including device
+// programming or simulation files), and any associated
+// documentation or information are expressly subject to the
+// terms and conditions of the Altera Program License Subscription
+// Agreement, Altera MegaCore Function License Agreement, or other
+// applicable license agreement, including, without limitation,
+// that your use is for the sole purpose of simulating designs
+// for use exclusively in logic devices manufactured by Altera and sold
+// by Altera or its authorized distributors. Please refer to the
+// applicable agreement for further details. Altera products and
+// services are protected under numerous U.S. and foreign patents,
+// maskwork rights, copyrights and other intellectual property laws.
+// Altera assumes no responsibility or liability arising out of the
+// application or use of this simulation model.
+// ACDS 11.1sp2 linux32 Build 259 01/26/2012
+// encrypted_file_type : mentor_tagged
+`pragma protect begin_protected
+`pragma protect version = 1
+`pragma protect encrypt_agent = "Model Technology", encrypt_agent_info = "6.6c"
+`pragma protect author = "Altera"
+`pragma protect data_method = "aes128-cbc"
+`pragma protect key_keyowner = "MTI" , key_keyname = "MGC-DVT-MTI" , key_method = "rsa"
+`pragma protect key_block encoding = (enctype = "base64", line_length = 64, bytes = 128)
+U1nbHqu7Ur6vdLt+575MS8LorgsNNSOjhP4P3OhNKhLES0whuCfY/vYZjWFEvYGh
+kIEfERFqCJqzkjMsWka7giDXu0QjKiPJuEWfkKJvOrH0EPrZjL9PUK6DT47aA3Jp
+GDPu3GNTuZGT6nXcFOoW+QCTmM1xfg8joaGAVY/5RZQ=
+`pragma protect data_block encoding = (enctype = "base64", line_length = 64, bytes = 3312)
+CXfIBfq9XIJlLVp6aKzS9PZ1Cs2Yh+WtV9sphRLvlCbj+R62ftZE3nQT/G8/pYTP
+A/s9OLuLWvYHai9uKsmpV5sJ8pIhRTAch2o3ui9sywSwxBOJkpmBqA5+ZiIeQdGp
+qAdlK2sW1xp3T/jzcYdYPycl0iQobw1txdqJh1HQ4dwq0hO5HTJqwMt82whUU4oD
+FWei07+V1VrmhHNLEwkGmNSsozP08cHBfFEL49VKo12fjOwtPBvfU84h3hdnhmjN
+iTppg5bJO+JzQMaPSIniQoWijXbIfGmHi+BfBhrDmZ31OmU9xxNXx/wWuFBgGnxn
+Q/uA0m8OeVpApfHfSTD4eBsDEvi43uwvzqudNJlVg5LFOGJXj1QTP8aVWAFa9PUW
+yT5vkU+yhofplogo5d86+3pdle29cKMgdorC/puVjtiedVAp4Q5evv8gt4DSQ73R
+VbUECmo4jbW+J+mm5Bny/SrMxAUaD+2AxP2FWs+iZA+xJeN7c/thNSvgO/mJ1a2l
+iaySvrYGnbP1agRG+2DIKhAiXONzq664+vpPRQwl7/esWUMk7pGuKhsYhfcOvErS
+9qKZglgoQojK1qz3cgKgz53CoEB+bDCpftjthvIHlpJU+xMhI70zUODoan7BRW2Z
+YkrGQ42eTItQaqH1RIrSGAyKXq1QFZPbRiB7/vYYK5L8lBuiCYOaO0CyE87G0VlR
+5+sFu6MbOmPgowvTrOjYJFspkxgSNMKH8HcCuTpsQLU1eZ12DfygE5DFansvFeJT
+J0FS3Oov7tGWCZTh8KYhDeQlB2/vv1rAnrKO8UARcA6N4JuOS/LHednxZgN0iRyx
+oJWDlQngHQvGEG44Q3z+/auiTk1T7zLqCKNCUjQrpi6+SWvLe3yTBdSjd/GHJPgx
+qcwMTfArMYq7Bf7HVS7hyRu4KeH5iuR/K9RlPJOL3XyxVYSXtEIW+zrTnyBpGS6D
+j+YjbLnAYPTuFiHg9bWD740oUQOPVNw9x3osokKvt3931QJ0g2rTVtsFxJ8HK1Bt
+hV9YAszMDi1xjZo7LwP+H7FHD+mid2igC38OmMc7otyRrU5aTuFLU2JcafI6dzrQ
+6KQ04x97zYHRbHN6FMojBeZNiH0+BnXjN1GW5IMNVtZiNDeyuZrLFvkcp+pU3svH
+ARfmA3I3G7nPmTcCG+JaFUEqeOsXNVLVyniGwWmnIAoxbMXCCFgHsbvhcWGd7fpW
+B047TXKDBCHG8Bf0oDEbPlYDkNPe30NPO61UXzocZcERrZswmvUC3avxzGutAfPO
+38JW9ZwRjW1hG1qZZIM4ko+L5SxYsWwco+BJC3pNMc7P5+APJAto1XTVBJ3RJLHp
+ppl7VfEhHjGaMupVh6KJXBeHA2D4Mz2zP1dmUhC+VoNCxs7HhCUJnbI5wP7ZNq1+
+OlgkBgaKxTsoN97bAKXmaQ6tByCg61p7grm0KhjNi2Qsb+QEnRoTZ7t56Rj8+yK3
+d8mq9rLDwURT174e7hGflMbHHQf/VSQeV4T62Gav77WIBuXEAUBu2Z6AX4sBNiOm
+yUgDaQzpRRhhJ4sd5KbdSUEun1LtKd+nIUCzCrebDTccVfzNNt4PVls6Gm5Oicrh
+4Fkt0d3rcIgne10c1LuLjbFThJeYO3DGHOt++RUvONeiI9RplBpOC9TcQe1SWo2p
+H8lFo05a8isAvTGFPsMKPwfY7PTiRP+g6MOsLznM5hVm7hnz3k2sqB6XJGmwkIJ1
+s21iG4HNTkV8PPBUHIdS4KgEHbYtc4d6o57/1LUZtSrfg9kTquEbcf6ffbUKjYGl
+yGaO+FQGagJYA66I3PyOuhEWXLdsQWsHeb+4UmgKOjqEcJK0iUMB8ZLWtcJyPWku
+S7j1lU3c6fWks1+8GM7mG+LgT6AzZO9t5G6ZEmVxCLuctymLWYVsMxMD2CKi8QQy
+1D9hPX+0fFK0EcMo/q6M/nmj1oPnc1uxLN333UV7U7eln8QNtwj2/9LayiRg8JGt
+z8DRYdBFqLvpe8Cn4N1WI8M38YnvAFSI1LnVZK9IJAn4ZJ+3vInXppez3wB1E0w1
+2SO1RblABbCulTekjbn/kHfEaAbkzCyZrKIQPkezUwtAFujkpYk61/9s9V2CIR5f
+2crV7YAPd7rKUvljnXPwRKC2lCpKvHQeC+8e6fhvt/oiQozAA5++SH7hhrKqMsr1
+FSf0HCVggPyIPjxgUuRDBR/MIxpsuLsmfCMWA3fIl9eDmUAHSkttM5ZWGckpH561
+4fNXv/p7l2ke40zINDdq9hWE05qmG4wSW12fXz15+8AlMHFmT7OC3Cq7sDJSioCc
+wPHyYijdP+S7t4Hi0uuS8SyiwLHGsVvyo/lou0KuIt6TJQ6i/+2JNXE2kDqgM8px
+SOIVBo038MEVCsKiuNB4GOlhH9Yyu9pddh6WjqQXPH1OuVnK4hz9n54n0oV0gZdL
+gf0BWStVv+iBtMRtZ97cwLgmUj8U/4Z3s8IvwWTRAyUFs8vav39uz+o8Qs0LOUph
+682VoaxWdBVnEFMcHcV7E6J4A4d1fQRuZfd5JXdGgTi8zQIvjhQjGygAhXkHVTAi
+pSVW05IyZ3KMIwRkQbJdwoAyqCF3CKdnUgb4K79yBd1dZiIrI4gfkF5pyON+cDe/
+Q86FH0pwBvqtL8P6QwL7ThhLvD9ooTvDgEdNAMpaqCYlY5Q0T04AVkk2DvMIKW1C
+CqCYR1f0VNpFAy4Hsot992lhX93vfDqYRNjwZ1I9SocfzczXv1vPmRt7ItxHZk8o
+90xOCtJY2q0c24BDMi89GbgR8V6TA0jHOm551JPStZsNwHbuPaPD2xCESigJ0Di/
+BxRcPBQLbu+uIJTJA900h4kP1c3s+W2M9wHqsF8P8xWqVStFoSRuHaWT8YZGxSxY
+NQyAAqIdK75miO1Cj4I2JTsHANPeWO9+YCoH1bry+0vDRQbHoarOa0rEDcerr6gJ
+hT7uwUfF8T7w71VCBBSgZ7rmf/jJmC3yDk57RmKlf7Gia0vH8ZCqw8lilWpMpVQ+
+mn5UGd+5uIahUT0ZlzB5hy7F1m2KDMSuaLJbddMfwz51pAdTHrisnWeUPoNruW78
+jSdZb0z9XCOO9D7oDCppY73Z/CX63eykxaYC0WrZZx6iYiQj4/VwSyjOYLZuci6L
+sstp0gXgys+Ft+yeS8hi2Q6KBH+UymIMGv294av0jPTiR1/fpTLo9wWPCdrH9BEW
+XiWrZ1r9N5+9j+O2W29D7hXwUdVtNdvkOdngZXWN2c3qLwnfhakdK6yPirUcQNVT
+vjed44KDGZC6B88VR20xJVPZ0jeZ1jC9wGl2VXQ6XPkkV2s2UGH95+l3KTBkYepD
+ZZdEgjBKRB9ZpKEjJw1/FGlHdvkqpGwfq2eZp0sILSYiCO9ex7KrJKQ54jg9qQng
+CHwTRU9YabjPEEYZ3CxsaR4XpgPyxIhDvuViI94M13k56E8lMozrUXRuAjtPBeSN
+UTZpZmWmnYWXWmW2q9q9oPT3wbEl89woKX6rZg95gJDhvdfiR3/JDC7IQqn+Ox6+
+pa/4yngae2w5ab10xFGsCDjpedTz5NS5xEW5htTyD79RGJQpTVDClK3hJX/zwOCI
+Pfv9WOVDuWUmM5FvBDEwix2DmuKLXkc0jGx8el6x7+g6ETuzX9BbVa5A9EzvBSNt
+2bhXcsh1q8ao01TWLIS5PYWvRFjBlGBJN6ySQK6ZRB5mqX9EPJQBEQWBY5LJr+Ds
+Powx5D3GLj3glBSuKg4HMRQfHfF45boKsNa9EB/Ec95kYpvzhzbOxoCHWxe05R11
+Al1lReR09V6NwzYH7+bXWfW+ASIWNCoexkpcUXwaG8P9HdugKY0LNAixL+5Ke/BX
+amQHPuApw8/3pm6jeJnxZQAJZD8lF/1clvI00M3KhGjmutYFhe5bBtlNdlvsTaNF
+nmkKH7vVcn74XWSDrhM9/7UTnFB0NEceYCZswUAO4UR/GTmDF5RFHFl4xXyD9XZU
+KApoCCgdEQ4Q50lu8zoFgFhF35q3MXvK8Qu+OcA6DA5raxWsHyGmeCOyJWw+pC70
+c6l8ztRitnlTcovJB+zmkpItOdwBguRX4y7Dy3imIGCEJnvIytu2ea97i1GbHGiR
+i0CJToDv4km0Y57PNTA3LdMJSaIBz9CEfy1TIl9UITRovKt454ABsG4PtnBHUsVk
+dUQCP/NQPStt7gcYabPBvFBRdPlikeuPZn68Lj1bWIBEPpkJZ7UGHUEBDiXBTTQy
+a0m8dIEu8EefshKcoCvKsF7mU7jmQk9JJ/vTwWioZQBDG6Q3OwyyyPQWVq0ZCtqY
+l+tttz6/ernbaufHKB0a3D+az1Pa20rxnnHjA7exdJ+TDa/Liet59Sw8UcdU/WnI
+DYTn7W0xHYsJs1OoiTvxIvNaqDo9rhoqZx15j7/i756o45ZyWxaTbnRfjREkErdB
+`pragma protect end_protected
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_eth_pause_ctrl_gen/mentor/altera_eth_pause_controller.v b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_eth_pause_ctrl_gen/mentor/altera_eth_pause_controller.v
new file mode 100644
index 0000000000..b26f6af93c
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_eth_pause_ctrl_gen/mentor/altera_eth_pause_controller.v
@@ -0,0 +1,288 @@
+// Copyright (C) Altera Corporation. All rights reserved.
+// This simulation model contains highly confidential and
+// proprietary information of Altera and is being provided
+// in accordance with and subject to the protections of the
+// applicable Altera Program License Subscription Agreement
+// which governs its use and disclosure. Your use of Altera
+// Corporation's design tools, logic functions and other
+// software and tools, and its AMPP partner logic functions,
+// and any output files any of the foregoing (including device
+// programming or simulation files), and any associated
+// documentation or information are expressly subject to the
+// terms and conditions of the Altera Program License Subscription
+// Agreement, Altera MegaCore Function License Agreement, or other
+// applicable license agreement, including, without limitation,
+// that your use is for the sole purpose of simulating designs
+// for use exclusively in logic devices manufactured by Altera and sold
+// by Altera or its authorized distributors. Please refer to the
+// applicable agreement for further details. Altera products and
+// services are protected under numerous U.S. and foreign patents,
+// maskwork rights, copyrights and other intellectual property laws.
+// Altera assumes no responsibility or liability arising out of the
+// application or use of this simulation model.
+// ACDS 11.1sp2 linux32 Build 259 01/26/2012
+// encrypted_file_type : mentor_tagged
+`pragma protect begin_protected
+`pragma protect version = 1
+`pragma protect encrypt_agent = "Model Technology", encrypt_agent_info = "6.6c"
+`pragma protect author = "Altera"
+`pragma protect data_method = "aes128-cbc"
+`pragma protect key_keyowner = "MTI" , key_keyname = "MGC-DVT-MTI" , key_method = "rsa"
+`pragma protect key_block encoding = (enctype = "base64", line_length = 64, bytes = 128)
+oTwvnX7QvBeO5Z7JIzGt+fIDNvUDDdhhfizPmUpyvlDeC200ITtJ9njjB2y3s/c6
+QeLKxk3MbaBywykxDe0KG9Hv7/yMmliKw4Nb0wMXvFo8aQYOHUBoDE71ghsCuKCa
+KUXvopHo9YFy/IURU6cxbvVmHbMnI7tks8cN70Tf/Nk=
+`pragma protect data_block encoding = (enctype = "base64", line_length = 64, bytes = 12080)
+GDup6Chyw+mYE4UA9+Vqz3/lPq6v4DCblGHPtTZ1jibPbF/0DF8qTIox2MtJd5dq
+bIxfnQJT+pk54Jvocq0o+/kKR7kmwuKsAbYzll4a/0Z2sS3rnFXxCfHCgq9DrqAz
+clqqCTlhEq22ugDPgamEODMnPowafaab9E1W/7Q+brr62b0BPYmkIF3UFS9XoPJv
+SBIWFdNzouoYnNfH22PXNDusr06VxwdvgR+itlpsOisEKaBoSJHyGkd1tljh8MRs
+MvCRrevPElQO1/etdh28PGHuTuqx+SQfIMM+9HJV8uBtgWHud6+3MC2C8Akyr33j
+UlkliLVioWcfECzqTQBg48DjkAFwlquCqflLIt8RPqMJu1odPM/S0bHylnIN+L7y
+ZahOqJVGmRCAjOfeFEmPa3TuKojVUyVejfHz8S13rdeFw2BOsincAu3dN6Fy4lOR
+0wYwrXf/FtrdnMggvKm+67pzuWcixO79+Q2F4Y4eKoSo1M4lsfRKPU8EONvg+nsd
+OAaDCE9Ph9iBhwJPfwuO1XbFBqF67Y3AHASVYLoWuI4n1Ge2XizY+/nYo2HuCPXI
+NIllAI7vwBLo7GtmdcnixcdAJ/5igKzhlLI8XJPa64FUqk4aD/6sV/wdy5lllXzc
+amIHNNypBRFHslx6GcoNNntp5zfGHvazLHEf6UQUn3sugSV0vOaGsjVOPFJ/XMZv
+DU6uqBIHHe+67tQEU8zrga2q+it8RASp9sGgytboB62kd8Z5MMtJWkkBhUxcDlCH
+Wy7QhnMxStlSnQ9RAelOgZI335egOxqV++eMHENFGIy6ABkXZ1wB5cSK9m+uSMo5
+3pkqvsHd6o+wFFWpJAt0t5vfbPkgHv87byJtrM8mOper9Wgz8sO+ebbKJXX+5yHf
+aJTxkSNmizcaRoGlNUPdXHxhC4qzPa7Oyj08/B/zQpqWEAsRfV0bVhX5U9SIkZ2l
+4tWjvB0/ZQfw8ZgpZ6N7TOtAA4vi2u59Uqi8XBqtaE9xbNn8uaY4Bs64hI0V1Fwh
+oTGnT0GfvhUZmNuQIJaTuz2pvPvrvoK1jRcM0CE+lFEci2Udd6OAx7FQYqreELAM
+K32rmzb+UyHbdPgw9mOaUKdLap67FOROi2yE+RBD5puRZyVCpig/7kl0759oWvw/
+w/8ArmnGQdvEHnV9ggkO0C3vb4sscFCwed8y3ELf9V3vXjIU6J+CoFXPvt6/e4pi
+yFAzyDvR+zcaBXMPHBZDDqQtL3ukYA7UPNixUDa5CW57uP2TA/33VuQkKAD5wDey
+5zhR4WRAxQD8PrzHu4CbVZIQoaFkKDxljyf9eS4ON96QmKayWoItvYE71YqmGgKy
+T60ajsc+iAqL43w7mhxTjF9hYCKVuyEdNhnsiN7e8A94u/9d0tedQAplciFk+pex
+6VVZAJRvy041vjRMDsTorcf0PLe2jJ7eQSfXAvbmwC9vyjs3pMoW4VOMcYoeWveW
+vGEgmulfu9akm87XczYhscku3a86JJf5cAXgdWU3NEaUZVJoyn64FO6kg4M2NYw7
+ECsYuaKoVaSWHQdu7iQxCN5IeSVXRqIowQz7vdr0AHdg2YH6chkQlNFzp0W+NcoK
+mlO+0AjlVZ5loCDp9mzhrSVVy+Npzd3q+fHSEuzWAivrGYi6KywjfHeF7whoD3wF
+hVnKmbqUK9nZxKyYmD/586OCvSh0glbl303l7P5UaM7IzlArp+7Qk0lfVmZWD1i3
+rmUgFwnAchlq17jfLeNQ4X3/rXAzlQoVGG30k84DtTpLo0SvU1uq1rfGoQ2Wx6De
+KB1MLvZT3Vls8499mEm7EBOviLp+kHxBafQIgF3BP1ic3R1GNjLS5bHcg/KJs6Nl
+Yu6KTZX9DJkrCBbYhpQ4oJVhJ11WWncUzuZydZkUpO4lhnS+FgUr5Ae2vAy2yzUT
+X5CuqTLlTUgNf/GDWPPBdHQCITif9rjojKhpu1vtOJUtrz3r1pnQKaKqUq7Yv+Ky
+jOqVIZd56wN8jvEuficlPgt2kIJcIfdiT1Oyy3qqT79+XyIyBscHGvDUglSFmq5E
+Tk9zlYtXETOp+hUZ+OGlIp2wRcLvbmzNoad259C6/ziEAImGKH6ImYrYVET95a60
+9CDPi0pqubVX6+wqu3gTsRTrUxn37CB8Un29m0siY91lWyHmFKOha3uUMH1W8HTc
+VfKmjHcd4WvjLfEedfpN4a/D2OJJ4zx3knA7iIf/ImQtFPvCv1+XTw54yI+9NGdV
+VAUHymVhQNFd1kRznMEkfgD18QTrNSN+dxVguEDhLLa6h/QKOGL4xYQR1Fhjj8MS
+bqeicsCpWYBN3TS+R39CXYjNfwKuoOVeGnZN0V5hh/A4rHo0ymXCdWdQkXDuDF8i
+74oej64HZED183ntNAT3bCLhbY2D8Ibr+smaPCacUddokWplDdDXl2BLz8MTxogU
+gAfngJhlwwD/930OROungtdVV00Xn0Hhorr27W9mBIf7faWTL8XGQs6WHCvcSqHj
+2FouUbcpqWPcu7CNJmaTEjV5O/+ygPcbHJt/ZOptiP+QwhrQ9z1h7iHL+7/rrnW8
+iK6oj7efQTvfWWMif7FQetMsH4HS/SwT78cKJlveJhwfkEjYk6ufBofMckis2fku
+y3yzwzsCqfzYKpPqn7RIjJIIgmgEoDWhyzIZKO0k1mtPxhcfy05B+AVHRzz4FqxE
+NJnRIrQQKvjdScT3kpcBhS25XfUKs6y5JPv5BUxQNdxa0RbmkXGd4mJqGznpPkfq
+Rcwv81+mYailGo9FrUQaNGYr+MrILqresX82mqZ/884YtxAurO+UAPe6HsPbw8lm
+B6CMyR74EP/oQ7gZtoiMjjOYFVuvnfJ5QFpIRB+v7nTpQ+JjHTJSlc6b54Q1IQ3i
+zIIcnCNravHPW2+w9V9YkqwlVry8IJIAxfrVoycsLJMxjsmDNGR18kOTmdZcBJmA
+/nMD/Q2mdeKPa6HZDgUwfRijUWT4Es1/Ge/ZatJJNCnnrcPinY113kv3G3F7svqn
+5xJ8od7PF2isIhREI/eKwR8+nrf7Qgw1J0dlsJYFibF26TEUybZCB60uK5MfTz75
+h5qAsk9GLtl+lzq85E8ZRZo2M+nAYqUII1jd4muViy0LrxvbKSAGx1StPmfbtawF
+RUBkCL36h8VN9pj/un0rcvS3wchTHMgXaFmp3brIFxejMG0mx1dz8Qg05CW9YXa/
+zuKXa4SdV2NmZG7aGsyx29NyKmjSlJ7GWFGj10nXuNCpos0TAOnorPQYmSGz5c4P
+12WDHuq3g6Lt5qovqyozYBpnl9zdQkFQGxjhU3PUzV9CmOUJsWe2ZYbloahnm1OX
+Q/s9cRNQyBxDwsYQiQ9TOWn/A2Vva+JmkuU8o7hgX9UkFri4zJyJ5W2bjV2dVAo6
+fLG5KtXCu7LXRNBEBVwiS2A7ZDifhyaRdBx7hZxAAXrpwkg/uAWH/65tvqE+cFw+
+FDOp5dlkQumft+iK0uimgP7Yl5cTqS+QepbDGB3t1tDT6o7PCNqPQz6j2h0vQapY
++rEAIdQsPkIYl4Jn9Td7g0gcErYXM5gNm3KqRyjB9dMfEAB+VDdwy27hNmjYXUxx
+9nkiEFZT1VXsEQECHPHfthaxIAeJpzHcTQ8Bz9C/aU0CY3TwqEtEx3TX3smdlADd
+a2/5kRpwa/gbS/PFVirecxIuo83nQGqvsjpjy5fNlp5M6xAf5K5XE1WKqE2cA+wN
+sYG6jUfnUAICVhuJHPfpko3foJij2LyJjpa1mGd+F0DAPUbofC8VYFbPhcSisFLV
+XuSmMTLQHnvCOb44rqpRzrPY/BhaQjl6cW+39r1UXnspM4kcXnYjMOzQv+/Rr/GX
+7rfBlTrrLCnylDvOOKuc1tkqSrRuZ4/IKKZWrxMPooY9ZAMaBdIFldMdkAMqV8Sz
+/ry32jc9vztMJ0TYW7CifwgblLal+RiWfvYt9XOu0Q2+eLuT9u4i0Q9Eg6xTiPXf
+IWdxCg2rGXePP/d1f3g72wRxpwS5LdTliCf7YypFfgsIZLD2nPlLcbS235NdomUr
+FPkMAZBRgwiwnNdz5HflKgHo9YewUytzbSqtajHcn1T89l4kmljKK6fMbMDw03EU
+5LezFQnxarlK+Es+LvtKktj2txZ6KLnEJHGQTu+WNJki4GMj7FzGEJG+46JjJpxK
+HO/o157iiimc1UnOUleLcDR/omWMQdcy6RGJPMCzmylBs6kV61M0XVS7LgA/ffq5
+5qmgXQXRZbj5mypD5+0uprzBf0MQGrnqkf/FziFKhKiz7TrPbanQPIk+EIh6BdD4
+aIHPih//fBbMHgDN7JUAdsXV6Q5yXrKW5eU30wjBWDnfAJtqgZJHe0cBXk9v4YQr
+0u8D6mn0XoumUOQFhG0YXuBdemlqdQrH8DBPhLb6vtZSUkxdS23fXLujoGwYM0gH
+jPNDEg7tyt8rAtjCX/x61AnhE5ukg/nFflmKxBgsbkp461vqNa3jAQRr36JxDPDt
+i+foAzOjxZmuAd39NTMZtX7o28iEh+TaQtgS8jDKtH5uJiDeOfTSFcy0qOWo8KpX
+Lm5KiQK2StC03x5gm8Z+dblD0H9OIju8aIUuStPnZQOxJyLLs22aEiDv0d77+SY0
+tQvu/yvGjGr4QUuop5CCuhnhX9mJLvDri3F/NlQPuQ6HLRduAmZqv5C4KMEcaHJc
+iUjy8ZKhBFAp3qoJTJ52hmv/t0CLjA616VF8SMn5Ou5jgFBRBhhnUlZam0r/Evcg
+0PQMe8ThcC7JOO2o7fvw/dZ9xS745b0fAiEX5UT0kcLN28ByfeUKN67C+oZTnxDT
+tNFtvIh4DNOUcUu0iX8MrkpdItxN5l2i/DZCDF8nMR9/ji/3bqV7nsT1XqQ7FdcI
+emvKQhaxS9gRH7XtEEjTYwM9ioFc5sH+zZrilvh8SyckVOLsrPJCtZhm3pBEL3b/
+1n8W5L13mvRE5Hm94A8dhWyJv/G1objEx6/AuyFOYKojcT9witZ3gikI0x5ycWME
+8y/ZyDPceLKvzclLihEIn57Np1ANxcHliNJembavAwsfo3q7iEs46qI/d2szEQ/X
+lNoPC6O2oVA79Be0G4GicUz3VTxTiaf1CM0EVMkl72TJM5nfwHfcELN6A+wmxBwE
+8bGYYtVzi5rTLSU394lKlPEZUYJTSb476sybWfyVcA+YzY3HvWH22YXb2AulPzrO
+hjWob0ENISn23fqjXDam/LgjHTeaQShvO9zJmdJXo/HNW6/CkfHvCNB/+OtA2NcZ
+8iJ8ljmtBBn7381QDFy12nMBmE30wOFNOnC+EJqsMtvtybesVGKXzj/QsCgS0Nmz
+gQ/VnpekOwA+tBZlVVcXOdxNHfq0eokvDZ6FBel9e5VxPSJ2Ah89W1rJoJAUPJ4S
+Nu2PpiaC3mNYCvXHN0mne4p/a0gCCmk5F8F2/slfFvk9IBqb6U0kdBdsXETBPipJ
+K9/p9v6OUNKxnrYf7ZjANoaoWyYzz/BME4sXlw4CUgZQyZh9ER4x1dTuhOcTgGE8
+Xqn5nRVIoqJDiSpC0raWY8Za6cepEERbEiC7z03RRyDV89DFxk4GlPjIt0lfI2oC
+Hu7stHdpCXJMdopO5Ho+GmPjNhrJOOWQsn9JezYoJ8z54t/SYW1d7Xj8OthsUUY6
+2U7DGpFUbd8tCgDJg+TDBiejcfX3dNhe9ud50ZWHYqtqqM76saZlKa3G0D0GbEmK
+WOwnrRjw7XPCfa6w882iwxxhblyjKAQ1mx0giiIjXQvu2MG6SYLTw/Bh1VjJEBB7
+/My3kLh//8fPHOjefLBLs1Elb2L/a8z5QqGglPb/HyCrJHGC/OgdGpEdL0ZcEiKU
+5iTwcgRirWiJxKRsaHZ125avS7PRGv+rlUpJOdAfeB0r27+MNW/f9gOut5A05zxw
+/rRdgowngL3YzFROL1/xGOr+aA9mNXcnnbTU1oBCmjoGhdubYMrcWla52NBf0tOK
+MscZcDY5YxlImBpVWtH2H1XDEY4FtXCkB5dyPN+m79kL1Gee1mlfHwXdWjK10pP+
+9XOPwFhDFzRO3z2eejrrTgKd9J51CdCJonempbICqQ0xsc1LhVOUidfP9qFDpwrH
+WkOWqt4wvAorVuDaO1ThewUkn/Y0//bz+I+TlrwTTHA/Etpv56EptZsbymhuj3eO
+TUnvy5cA5kfMMBAGLqGEjmKHMVbrHcd4dm6TxXBvK1KNXC6IZsIBAzO0O4cbuz+b
+KaOWYgRQfxzrKr3u7yiso2MXAQosSNt0VxskE3pcHY3ZJHnHUjbboUmPt501/eIj
+8YFiAgmBPxzPlQNk+rv8jKtgN/GUScLKE5BiHuUHiWjrIMgqriqeEOvCoTLfoPmw
+3x6+795h3DyU2XX8GW0brTWAMyb+pEqZkQPhV4Xlq/3czePMJ5CMaNiNhDtID/BG
+HL+6OTMk5yzmDHXcDZhZEob/IUMU9QRNI0PDH9WUnTOFMa4tRvZdc75g2/jXT9eb
+WJ8B87bMYqX4Ou2h/xI79jMk1lLCUjxsNCxND5NoT9wO4v0a7Rb+9X337xjh/8MY
+bo1ejPOtNqIe9AHMcqOGRNp1Li1jfSsoKDvT5VECe2RTGq31lwRtmGKGhHlfR+y1
++ydgpOZBZbt+JtCLkguNddFx6Ou+LQ7Uw3NAj80845OFemr4diAG5ayryswKqGYB
++3kJwz6oKu9A0RI7PxezP1UXKaQQJFsvsTGFv75iDfCECKQ7fQPn1HK7wWTz6VLi
+0vLZOOEY4slOluSBzsTVJzZVWq+9dACYJyDdF3EnfU/F1gHvoGcDglv00k7HrWuN
+GMT55PpYe5cFMUeyxTtzyCt0MwRbMMEwXZjgu+LWOqsqcPV1Jp+2HZXr/AKSIX2j
+yKaIT9n1NQ3f2VPSUO+fA0kh0RAQkKZt+ffj71r3G/NSyt4d+He0MbWK1udcq/tC
+eiSz1glVr+T5sSywDBl5CjcHGW4vEVaVZAZyq9kitr8q15VF+y9LyXiExqxfN4g3
+WAnpi0umMLHby78ZQZ8PIZoRUpU/mXOG26pW5LkMbFQ40CqOxqvdmHwRBqA0Us7l
+DA0WO/VT9Lox5ztA7fBZZCyRegrV8bqzmhS6vAMzhnsPsq0MlnY0AQT8TV7FlMKz
+3PVl1dn9i6POaBjNtC4yrS+3rySiPy5zY9TI4acCG2krEpRZfokNKq0ddtFR2VYV
+Nkkq5G1ndE8UD3jOc7F1EuFEnBPF5o1dGkobMDfYmwT41Yjy/C572Kj2WrldIoih
+bWQCN0021hyv+8NHj0mGeusMHfUmHXGpfyPDEMYoFQoad8iWiIPcjWJb/RX6i10u
+1r0csNGpDGsXOcKNRo7cyUAI+TyPm78VvJPyswosvA1PLfnHXrxbDXjv7jr9zz2J
+WPQCBUgwy1b1X7Y5vWtXZjyMs2q2Tem0pPqtAijkZbCOoGm8yEE7eIb1fwVVj0bo
+Biul6nAWedUz1YdaX8MGIWNNfQW0jDYziaHp1mvY3oxJF8huPcI3pWF9DeXGZ1gr
+juP8yFlnAVySIzK51zVRtXICiqWqZlUYEqx70Ai5YGvHWON4KAyyD0fHh8gB1+5h
+FIAqRehdpMk/RyqSXP701uMh3WmqAXo8mML4YfEddufmnxk1/9h+39EvneLoP8dO
+qYFghlrcewJxcTaiOBub6zqv1xqtVrue+U4fgqafnBM8GmnndW6KHn75CWLssOMN
+pKOigMfkvdk++qLr/DAK6W47stodWkFk2AWBN3z9Ijz14YMhImBOMFTGljRLFX4K
+UuV9WDUB70DEBeBy8Qh9r4OgNz2sU1f+/lOLjHi3kGFRpoToD/iuzPTNKQcrBHYz
+0Ea5KJQlKnzJ4VtJZ8nOCo8ppUQJdeU9D/zgewJGMC7PoVl/noqWDTfI5o3CMUbd
+3bFHvsRDqj0yQ0gsU6fwyu+lBNTqoxiVYAawMMJx8hFJDKcYf1wC7WNQKhc9Cqlg
+Z3DVuMmYqSJqcW9OUF2aOHGRqQE5jnKyF0XgQ9Q5Y7TY60QhkAFjWhepqmX+w05c
+NDYiNBFMr4AoJ7gPecyjLoClrWaLq1H7Klpwe+nIeer/9jmmFdvsOfmSPneD3GKW
+NPcT1tycrOA9u+6HSsr1OwDZiaM5wBcWmpYl7yf+XsEcAipup/HL9YuDAiulmz38
+Rm/D1fizsjbiNFS/dymlXNgpyhoxRvkHNXMGOJHh1pTpzEsPMk9A0QUzj46p/WMz
+jhTmmqXp7Wkz86bQ4tMz4BYAkk6Oh4zyBKhoKxXT0bQ6f7vGfm7+pz9Zj8r99XOU
+2mvm3ZP0iL4HXPRGFWuPY79ksukxN3HgnqDm/IgW4W13aBk1YQYf3KeNUcIynHGw
+iAxS/Aq9k3dkD9RoS0BNNQtyC51HodypsyldoKluJ7dcGTTEL0VYylAAfrolNroj
+NWnh0rOj/0xtVJw72aOeZogwiMiJeg0Axr4kcj8konhmOPE8odX/7BQbO44V4owd
+ScSKGdcEJKcn0b42yTGGg4o8vhuCbwmpCP5uk/o2PMwiAGCHppVTUTX5cN1HfR2V
+LdleM0Z2gzG4/2LtnqNkkTkHLbmFpsHTn923JK5NKI414DX5hXAiz46Wcatl8o4F
+c0CxnfxrWevNxKVT4JUZBb5bjHvpaST/483e7Quz+JgCrgMFDUAD9ZCkTQer+2KD
+5wyR/Q28p5EkQhLr/T2seo2jCmpei4irs0v2kODBJMRUoS0O7vcxGRbrZZdPY0NR
+R1H7PUE7sSIUxffXRSJELQmLZFpFf1xnwOXWWLGo6irE16Be+fco0jJ1PjtsEUOq
+yZJ+OZBjwzZQ1KDqj3rIPsUd0xy7FvNlTm52HrZUIzB2ZDcucxYzpdiLf/wPP6m9
+FLTdfVQFlZn731L2mDvD37brZkklnP30FqDyJZ+doX+UggHc4W7D2qoUwQ9Evt4i
+OKtpuG27k1Bl/XanCkqxeFssLzYPqkctRoIUBUf+cn3yLepm01OUbYC0pClI40th
+LAwoLqxoqe5voPtTQp+JVTdDQDWKh6oky03tBr2lM2ly3atcWviKLv3y9nACpebQ
+arUliXtbCxOOCgfz3yCP2jvfsOHZq/lNxyzHNg08/WzR/BQUTTzhyIAvsxTPND43
+ttGN32DwvZPN7CgKJkEPVuCqwigroYVJx7aMSNhtOYyxzyzu5b9FAK83Nwqur/TL
+cbP5N5L0NZqw/+MZUySpSShK/X3FWx8GkuwoDVvwASmeuzvpmrjWaiW0CPavMy0e
+uS7WwQ1JDqox+uVex1yZYWbo+R+Fx6LvlRvLNh+N7VRYAaFZEplyvrXt/OaygtM3
+rBZSY6sI29gvCTPavpJN5SpGizsCkY24jPEcK5QeEHw1vtslS8HlUEuiJ03vVf7t
+RpLcKbWAjJGUrkfF+iTfj/sxAhaRE9Yxi9eYWyeWg77Hl732CfOyjp8bUCcn26SF
+rs1N6gtXIOHEHEWWA6VD8zIQEUljRsVSyiaStbUj+UTdIgsgnuZBVJv4QEAB5+qU
+JwqFGyKQyzOFY+nI9WlFn1cacr/ayl2Gc4JO/q1p4Nzauq7GT7SntcMBSnBO8Sss
+nHItji0yaFVMLYtgVAdS+1RJFFisZ58eBzwp1EZ0mGqmLYoS2JsPqIc4T9/RbRVh
+IPl/KBjV2Xkj53g258jbQA2ZDwbaH0+zdF+Vwp4URXhy5R/Jrq9aBJUp0UtLQQAn
+wwXKcner/LlUWOjcj02FAOFGyutkOeeCrddAdxGcg3BmC16zCmlQ3ORp3UWwEfZU
+RwYa3t88CJIkrysW6ugR0UpDNh+NoKkVQJWaY1I523gEElfb/6G5C1tbREUPFzup
+ayXQYvcTUDs1+5RXrZcIcTB9pdNJTayTSHlemlu3xtsY72HiwA9B3ds2KMaLN4Eo
+hn0HqZbACkFL63dyEzzBr7NLNteUHadlwnJZD8Xt8/hNR7LGB/sK/DFGOs3+yZqd
+y+0tqnzL8/wzE3Z86t+VbtJkRFdoPm/Ir96rQkwA4qS+1XcoeiZR97YPFy8SDVAa
+wdY0LZXD1ipwEdscinfXBbfr5Sm9GMNjaReQhhv7vsfVN3Pi4lwkYL0zo+/RkOal
+Ds1DOwp7kUGmecFh0N42XFMqzxmhLqOExm8blT3KBNj4mqpF/8GNIBRUePTsBZAX
+SR5AeA/nNcQWF/oyel0mxlVvY7wu7voxpMLq1aorWN9MlntQzoX9nIFK4/jurOvW
+wohCusWPi5U9xHRU/epUn3l/2ZPROYVjjVlvoqRO2lhIHSx72wvNB8sjIVMoEBCM
+Iyo5GIDDZZX1tery8UXu2CLtE2gTxHQkp8kqn50zwHYtxV26W1icIU/NZ/b3/b9n
+k5n4nMy48FlW4Tai4MU8NvbzPSVyfuWs8Rr24gdT6Q+zTc3HcLXvEMD+6prcTsjw
++uCJ2ELv4FM/C+1fsU8JYBdSk78S2twf3w4cZlN90DS2U5CXYSQ+Fs+GS1rJ0Ie7
+/wAl6zASrnuDrYW6gWfoWqs3pm/rdOI68SJnzdWHX3TYP6dFrqitUjp3DvZnWCSc
+Scec1cZ2QkpnKc82/wjbdXamLsWjSEqQNevVYk+pa+kVNtE7DHUvDkGmmHuLKO6m
+PabviZqRUEBTBwdoOFPlqbhg4SAoG84gO1faVFbKVFYJPmBdZenmRlOGiRiff0jy
+htQeSKPzIq9YkE9mbvOjtFSrEYzMB5BiU6Ps17XZF4GBW7AT6U09eOy2M9gkwQ85
+Qnu75FcjAMQJQgZwqFNoNymYtTI6ZaU1VjCCw1/idySL/l+N3XHNd+nEDLwHirf1
+lgJIOafZEdlkpkaUcLftfnlCJUZNN/mK7WvnamAc0tjIiaVgUrAeW+tvrEoNl5FS
+0h0zH3IPBmfSGER6HLbXSOm5w0H4oQCHjfgS8/LJl/IfG0b0PJzjQJ39QjRPgc6u
+PY+gwGiM1axs4Kzaou8mV6AkOLS/wHxvQdDppWDLX2CR2hsOLBCCKJbwB7y/QoXO
+kdYSFqn3iFFEZ3HQs3FU3kQtg4RbDKuYrn64wzOrj4/86WRq5JYcf8PeGx/tYVxz
+aZwsOCqKJwKcVCDmi73/Ux3WwvgMUIjC/YmZwgbxAiWLA9omXu13CukS0TRlNFgO
+nDbbAuk4poItZxvn3v2YG6Su4HmBNTM5khTxcwQ2srbaCCl9WujNDviw4y6ZQpcH
+GzF3thxkrKnaf6zRoYYmyfLREHG6mVCkqGvJV+O4sN/a6NE2x2rzIvdXFPxgOH2L
+zMk8EgPSut6PMr4oOx5NJqn+f7u6NSDraOThzZowqQSU4OYru+au3Viwk+Lnhzg2
+P8APgkmuZN862sRGqFCJwZGBnnD2AXqsHin14qzkqjNkd1CFlYRx+jnY0+rXlQ5q
+KwSagj3tRkg4m/AeuOiZIvsKAK8xlDknNMgg+/SOWEADSVX5rbmSjoBYRutY87NJ
+tEfl9CSCDbW17KVBPDyfrV+b9LY9sRZ5tX296ObCNlJ1OGM/epeVabsrXs+SzdKL
+BfNOaUOa1esSjlr50mD4rca6ix6k3MIlH1QRsirKpojeEy02BPKz2PA/SMlaLWZR
+nCTcAm3jJNZQpukY2o6JXdfqKhlWruqgfhnxxj3tTtWyEFJbLQBk614RtugLHB4+
+msmXA+gvoJPB6Cp3KL+QcDNMGXIUnwheH8shPcAaLgpKZoCruovr6pV5qwkGvQg/
+9aovyQsAq1ewJ29pJd8QyAHSowZTnrkiggSpRmiIwiGzWOL97xkkE+c84olsGLn5
+xWSDHMU613SQfaEL8KIIkj0i7ng/ZXPATY0ImhSHo4kctQzh4kj1HiodWFUBKGkK
+joSmW7SRe2Prfu+X2aQlk3N33EjiWKhVMhtm2kRldiCEC10lMzvW9kZbhCjyx5Ou
+U7xFhxVH/0e0uWeg1D2+kmZ5mRoSkL0TYBSAsiPamlMCVn9rtaCcrTYXdi1k+AWy
+QM6bAGWy5xf8Tpx7O6M0dfEBkVWFd2hcZdimTq8GxC+BJJGbYbDtx106b1wCeIna
+u0AxR0u9law4zT9aGB/6U99CsKRrvyMODuBmtbTMoK6y2AlNTbNgHDRjo2V1NbrU
+2MrCnr8jzWJj/Am5w9bpHv2+Tnv01mAa6UJA+fqBJQoHyI6Pb8eq+kRI0GurBcT9
+TTof0jQlKxw67JrzHWXzeK7YGHqVdSSXF4UdUF3KByHzbU6VdKC6fx0KwPd4pAa1
+eevQYCu7JgrYBBJT97Kpjpj8bDHeR8KDq6D4z/gSVY8jdvVptDoNEj1aXDnVE5qq
+ke20CrPTZ6unP7jONK6Q9hHKSL8dzdXiAkSqf4x1xfktRASjOyoJpk8oT73XZ75p
+1qp459kr5n/bQd35GNQ5T+oaUMIX+EJndDYgJCgdfcJobZsLaPKPNAeyR69yngUt
+ey5wowYfId3djCUK9J3tykR+1JV9FUk+R/kxM4EqhvvvgT2Pg5KMeKkE2PomJopu
+3gUlIUU/Ue3A9OnLjYexujSRe9fcCBG+DfPZNpWBIphS52HbR2hlv0MP9y2hwB4a
+ZJY8AU2F3rpLmRgoHZAt2C+mBTNUm0kcjolmF4I76AHHPvB+sWVypMgTqu7MZv36
+4jzb/qYBpkm1Pz2z8ScSNhO7N0LfLjyLB0V1xLNq0pCpmUD/gahqOM5YOezw5TSq
+dQBj016mZlMmixiR2dRYJ+OYnaUJjqoPBjaqcccAfbn/X+7Cx1gdYRyKHnSst5be
+hpUOHb2QlDDvTm1VMeEJAtdczFihfAswIbNVqAfPgob8ZmK1Xql4oCUHSmVdjMBM
+veufb8evsZ/vz6G3dXhlb3vJgcK9BLe8xYoA7xbjfK5E9wFQtVjhD4STOFeOycSl
+oZxTzaMv+62itPwH2/TPaMTl81TfcJ39OPr07Z+F+RVcx8iel0xZgWPDlE9Hgr2m
+rTSHAoFfiPoYRQT1D1MSB5+v6oeD3gmziUgkjl8mHfPLPW0uUDnAGFTnhzGj2B1h
+Vg3Fc3wuJa5BQEYHruz6ZnyJirNWmxpe3xJVL61Ey+6rFCZTBmRsYLF8DyrVCdDZ
+q43tfOBsYUOBQo6pvFXAQxIcmuxhT+fnLwvcrBmnlz0i6LljLlr/edbpnzRaMFb+
+E4xZibxXJgNB8cvQDOJQy5F/aC5if75bA8bnjHqwcglVfxsgRqqRogWdxrHzQ+Pg
+P4MhLYrGm5OhXlVNNy8KqIbVIA0jRgZqwFPeEww+m2esSjbrPuabF+7gebTQX6zk
+4JmE5mM4Gzy2AxPHUMakdzbEyCFaG1Ogmqw4gVvjjVxbou4XZFU/aDFd3Ej8X5x4
+92hYddcP2r4kM8kbSTSbDwabA1eMrvon9WVqph6xaFk3z2Wi7HenjE1dXUDwPhlu
+Oj436WZ+u6dG6A3GKkSFa0A00dKSKtbGkYY4azExp+puM85+jWEqEH4jABkfGh7L
+16F18u0WN6/zWW9EeCHYugSKjiVLNCjUq9waI/m6earWDqPREz06KzzNHgsO3cXG
+dIGkbP5aZGy0n8kHa3l7dX8KOX7Qrzd+E/9eMh/NvqtX7ehK3UIrznlJI4V5M17a
+TYOUt677i7nlPd/QEd/WVh/kbolsstJ90ehXQpLIyZyuh0HCXvmTKEVxtdZv0LPH
+l3QxDya+uo1Yr2oJUkyQ1LaF69MAr2N8JmmMiK8/VOt3qxIEAebw26JgxJsLoO1A
+rkrwEj/sMfU5RadDNwhPv0mlez5iYG0YhY8LTGd2sCohxsc8FuuY96msg2R5dydN
+M731EWHL/W0gcd4qoYRDs/0yIyiZuOmLhj4ViUty5Ms8ti8FJgw1OCzx8sEOCOIt
+d9VIpuV6Q/H9zuqgUDBAa0dh7HwZBdAAiRy8iFfIQnUGXGkgzbVdATzi/H+h5cQC
+IRVvWZgstL7qGWnlHmiaXHp9QkxaMlAmIQAO/k+cgRqqH8HxBt6NpLw0e5AfTgx9
+6BKNr45jBMBx1X0hcfBlOu0hnx0U6vwXLsWZeX+FNiGkZtfplduwXyllkRXn/dmj
+X4gtN/B+jJ0xVNBD9ixXUKJK+7CLdrClrIb/J+qQIKa7qk9/ZhIPKczVd+kRMFYu
+fCyWIZlG8b3ApVnIQmX4AyqFGodRRxksisihkD6ghKXsSf+dfazol5CjJVhoYWcU
+i0lzenqcOILQkXU5QspaA0bKh7xq3as92Kin9gtcekooDwCLbqNviikr0cmHNgEQ
+vyg8jXnrGAcGhkuMk0gY2UIwmOz61UyvAel9+3HwezrFHJMI+lH9VRKNADgOA4RA
+Cuduraa8rmASJ9/6pl5g873FWrr2X7I08SlItXjBikLJRaY6cW9+3+87PHTk8DvY
+HPzKA+q+952KkFVLJ1SyNUm7erB50DC6/NJoOZrmFMirVNhssZNJmVW6RTA9FgIo
+XVNWqD2JMGGvz0N9rnbRjjZzs5GDwrGpxvbZmea+kPiV56MsJWdLnhC6/Z5b2hJZ
+G2L2Myad5VPMfyKrocmzf+BY7Altnk4CZIm4VK/CCO6nosQuvjf2+I1xrZjAwUFo
+MCfmJt9fZ7sC817NQdD1Wen6Is5WWDjDJeVyW7r3vt076krby3zJcVaUNEOqhMYG
+YuNOfqjvwqHr0mUx+AjXjcXvSzZ7a+zf5B1Dg8WXbrv7R41baOjVWqF2v/mHrdj/
+0qD/huJq/mg6CPxEvzz1deFxJYU82YeXyfF8IvDxeeDeYfyvQ4b8O8mUHt00wK0g
+KJKD5WHDy3NJJYAirjychYAWW1Ezh8L9a+Pgk2GT/Bv9Fq3nF5pdmCVDRZ/7zkwN
+6yiK8shGT0dztPSLdWh45gs0BO4vJMiKnMJqBxC6kh4YvMCtPvbhSjJ1r8T+QGCs
+PKfbY7FsCbO32rOkpwVasXeC+PpTaV02e3IpV5dFwoa1m9T81jgxtJPLy23DOxCS
+KQZL47DUY5xgjEgyjrmOPo3LV/STFRdcuYvKKwZ0PWH2692Dweb9feohlT/0adsY
+0wvkC1W27yHCjhueD9MjvWbW/8xEWTH4pFzfjmCPow9oz4RLeA05mSHCfbV1eZay
+i+3SdaPmcDuJa9dwTnQ9wk5EbpD1muS+nU2ddAamLAbra4bsuQ2Q0gChsikWJp7X
+V3kV/G2KKTYN0585cqomqiigHuV0xpSxjFtqhQaZpq+BnoNzrmFJriK8Lq9IZz2L
+MSSLW6nG9b9YaoWJxLkjSIQWThIDLLEcDRK/rd0UUjkSj5o/UBjK9F238fbPLVg6
+iNN80Etqw8zs480E406mxLUs3BOFuW76ixmQbvlfbuu2bgpZ1ijBPm5xOGVSD2R7
+0hJRXtnU5JBTDgGWtJk1tX3/Xx089qJvMNLsfr+nMmcVe8rYwwPK5MHJi218IACl
+mPrjwqEQxvCCyoibIT++4YpQ4o39USs8wDmFr0AjtqJemA9mVXC0C6qczl3hLLxQ
++o46zGaR07b5XMHwIeQdRHTwECSZgswZzUgZThk+Rfn2+Y+PLqIv3P4HNcmbycYI
+2EPeC/iuLaHrFQ+zBFldnJA1bTTF/+WHHp4AP+6a4ikhCW78nFCG499Ik1myn/wO
+O79IAM3mI49gc5bvtxuv6rjR+z0yfIK8O7Yl4UvB8Ba3aVJfp7IchuSuiHe3LsJW
+Ti5yDRc6jSlPoIO+9n44fKJc3sbK+3jz+QB1OBFFOgcpJXEA8eS2nD5QJt1v8RYG
+jJNxU/0B4g7kOf0xT2XaESKicB7qAv7ef4zMcWFyAn9x8ILhUFGQhroSFMwCwqx9
+kaC9oNf+YGegv7Y/ytTp2uv9cF27WS2BX4jcO1+ljiuH6GbyWC2eKTi/6BrOPdIj
+tjrCKjiL7kV9+iozbzgiX3g7zjNlzOkdHy+BvtgYUYTzMfDXXWxMQntH+ZQlNr8w
+urZHVZ6d2vclvdHVCdh1e7L3OpW9tPsV6rrSwxr6MOKiB4LHAHbHCYrPLupwx/zj
+tf7GmL8Sdjo8kxq6yvXX1cgTwoJNJjnEQ1NwX6QOkp/CyS8jxFPwltyWoSGEjf7y
+EeKPYfEWbe45hNVUe6714DTK0LCw6GFWVEo+ATKecsYYlhnvW8CoB16oIRb04+3g
+keJ2KpiI67EuMKOC+KDzcJqvIuk10/b1G3IgIlyZjHu3ZyjC8U5IVLPvIbm3PVpi
+tcEni6xMmbc1/fS9O9DpGeX/mIT0pNk2b7iIirXWroY=
+`pragma protect end_protected
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_eth_pause_ctrl_gen/mentor/altera_eth_pause_ctrl_gen.v b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_eth_pause_ctrl_gen/mentor/altera_eth_pause_ctrl_gen.v
new file mode 100644
index 0000000000..eae73421be
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_eth_pause_ctrl_gen/mentor/altera_eth_pause_ctrl_gen.v
@@ -0,0 +1,169 @@
+// Copyright (C) Altera Corporation. All rights reserved.
+// This simulation model contains highly confidential and
+// proprietary information of Altera and is being provided
+// in accordance with and subject to the protections of the
+// applicable Altera Program License Subscription Agreement
+// which governs its use and disclosure. Your use of Altera
+// Corporation's design tools, logic functions and other
+// software and tools, and its AMPP partner logic functions,
+// and any output files any of the foregoing (including device
+// programming or simulation files), and any associated
+// documentation or information are expressly subject to the
+// terms and conditions of the Altera Program License Subscription
+// Agreement, Altera MegaCore Function License Agreement, or other
+// applicable license agreement, including, without limitation,
+// that your use is for the sole purpose of simulating designs
+// for use exclusively in logic devices manufactured by Altera and sold
+// by Altera or its authorized distributors. Please refer to the
+// applicable agreement for further details. Altera products and
+// services are protected under numerous U.S. and foreign patents,
+// maskwork rights, copyrights and other intellectual property laws.
+// Altera assumes no responsibility or liability arising out of the
+// application or use of this simulation model.
+// ACDS 11.1sp2 linux32 Build 259 01/26/2012
+// encrypted_file_type : mentor_tagged
+`pragma protect begin_protected
+`pragma protect version = 1
+`pragma protect encrypt_agent = "Model Technology", encrypt_agent_info = "6.6c"
+`pragma protect author = "Altera"
+`pragma protect data_method = "aes128-cbc"
+`pragma protect key_keyowner = "MTI" , key_keyname = "MGC-DVT-MTI" , key_method = "rsa"
+`pragma protect key_block encoding = (enctype = "base64", line_length = 64, bytes = 128)
+btlM5UfG2icH0bO8gEWQTB8yl7mZANFDmOCW2jP1NWv7h6oKg3R77CIRct4fYo1/
+pTDM+201rfUjYRNFuWjhbip2WwAfgpxkDQdfGej0Ql9rVYX0H7iF/mVFeFcouVKx
+pFRDLQIOhc83mFnIyXDxc2LNdA7buh8dkkp6FBmE8n0=
+`pragma protect data_block encoding = (enctype = "base64", line_length = 64, bytes = 6368)
+hzT27sbtmIDo9KDlKoDDYuiGNaSdUdHSfk5XqEPGc1+Ib8EJKeb5epR1OmtVdhpv
+toEKYr6UqtbrUQ8j+jpKsCkJx6xmcl4b1I+bCpNuZa3oHjvbID34kqF/VcwHOLjm
+AzVXIouuSDFWgXX3A7TUAU2CIpUa5wMW29RghFYE3TW6WoVmbmjkYE6ga9HsCcIO
+oFSxxYqvmDQCaZI9ncndo7RTg/8aZ47oavcw5oPskDiK6kytfuV84dgqwY3BLuRt
++dWJ6zXZjEoYqeWVVFoYNdnDJdQvDaEsFOJXNJJmEMMM8U27Gj5ogFJv6TVh0DcH
+vwzLewbPWrWaVytQojIKxnMWZu4Lcdhgi3RS9L4xwjKM1QYOCZZ16wBhNHcfoXgy
+icnVXlsP9OHeydxOr5slvTFOuan6y01NNIKUxQh9ZLZspLBskYprqfHZRD/JVSHN
+b7f1gkW2PSxqE9pniNN8/WbiPMxMzbCpxPWDX6HMWHqE0SkMdVpkd3gWOKSn54a6
+LmrHz4746i9Vkt1tU5oZMMNIuYxIffrc4gOOyZgopH0Sw+Ax+VdKOML/jOzoG8nd
+5aFHfM+dGzSVK/3NVJo0FjHw1Pez3ovqaBZW8k5bnxD+7Wl5lEZVrMjTE93/07rt
+O2Z6a7sm+aUwhHVIxTKVkqmbOjInwKgIRzp1LTYEVNJhe8ZAUSMiKqolZOyjgQUx
+AvdoO1mDT+C3o1tzKrpQErMU4HADDyMtW+L5tMJziXf1IGbVkGxRddx3zvvq0ksd
+w8zuELJx0AaWTtA4Wg8KKr/0jW7DOy00ZxuGq2afNDdr+QxSPgfiViiArdin8/4Z
+yfL4Qt1iDh4h91rGCxhMoSDMHVQPoPtIjxuSAH3t/dxd3bSe4cXWdHnyG033AbxA
+t32Wxs6ZrRNDuIEjRuYUsg4M0FO+cIdOxVfa/0Cuj/E2k8EGztRfzYGUbKAhPV09
+ek2YBrw6ziZnOqQ0S0tJtPJqeIX3SmQUvaGDiHujzELyjU+QmHECAMvz+A1DX684
+Trs5tKW6fw6yS4WGTwJEy1vMz4mGrMgswp+S1aIorpuGkux47LSzxBJvOwnbMG3G
+I4Vp9jZXGIR/6jjocShBu/nayNuRD0kh2+6Rs6fJGNC+nl0wU4WLN6TAAixXXqoe
+FQhYh5oazWj8uM0J9rbh1hrCQTJ3Y/C98fR0uQ9g+7bIDy4WjkbJNN4Hi1Kvmbvm
+h0+NWnwG7pelySjLr/aoWDYLMKR5HCLsOk0NpzAa7gFvYldcNnRT2opO0056utu9
+YVJU89teXYACGyZQoRQAgaKKlfLCoevlck/JYmrA05lVu1hpcRrUHajzzV7gkq7T
+811M0avx6CZjPZgtjn7OBDVyPY0ZrHrJhF+4Yhk8OypG2R8QbIqZ8PVDGtoqOa3J
+jBH/dIHfi2TYYjsEMJOitZkvEswadvEYce9w1b7PCAEHgr5jX9UWUVxUvYIh2S2m
+14KG/ch2WcL6cUFed/+9UovYc89+pMgzU8847hRuEGs6CxUUvtJJItKP8FkQJ1aL
+4TvznzGVWf94pKLPXeo1auJ67vgMj2hugLGryC3YMyTtQ5lJReSKfsJJlTMZr10J
++gaXDLpXnUaK6ECew/CF9PZ65dtRyurKgSHPHNEd2YcmVv6CvfbJ/yhFAMTLO7cW
+kNncO4KrXtYtnLu4kXc8c2XDIwduFFlL2qk6QXcy/PcR2o088reFZHIvpF4rQ2TQ
+je123n7XM82Td0MkcrRa2VEpBsBnLeDmNDD4VUx+jR7EOVk51xfCKSMGfo8cl2wz
+HZGFeD4PwRc3jv/0WoDBZkJAma0rxRoFWZDfj8mdYmULJk9qTK+BQxh26i/uY7Lw
+QgNd2Rfy5S2cDdTVjBqMzJhtHS07DGKKQp7dVp3bXedC6QQLaXjzVfS9a+PVFlf4
+vVSE0ptGkpIU/ze0Zrm531aSJBtAAF/B/gfp/DjeItrZ5sZIPVZidX7h8DGMpT5H
+/3f+OUasTZTwn1jv+YPUN1ofM4Bnw2MwdE1pHXjQVAhJzdZlGtsY8TSaLv4gvGD1
+vMNQs8Kf+ndN8mPsDOzUPc9QipFTgHBv7U3S1DeuM0e/Iiq8aCjBblLkMpWD020m
+S7jqdGZhFe2FYJ0HDqisbWQHtbBZn32waUFYdQ4bk2yqAywmGffan4xsYJKnQLyk
+oS2KhDSKW0qSdBm+MYJ/5FuHLoKXtGpRu0YZwzuq2m8boOomrXX8uime4Xxf6I4d
+wxbOVGGBBvyLGrOi3MpAN2B5H15gZaz9i73Sgtn1ux9XWkkGggMZEXzoZDkQMDpv
+Qltrtc9zKRDCoATa5vaGqN+SqxpjJSqw7xzUYPlZQI9B/AgiYJ7vbCD0U3QkGCa/
+3F4ZFTnX/yfY6QPyTbRKibTohS2Y0qiaSZMBqJONQp2WQIPJ1utd/5NyqB/5cU6k
+UQBaaQNNAeQaCQD07CGc+lXW51jNTtFYdSPK4IVCtQaTowDYcxICe3RVCzB7G+w5
+MXfWmiNHxoSHSNBp81VSzvU2tTk8VmNDhU3iDuX8E9Lb5HtiQliTC90QO2Wsybru
+o/PdL9USA9e+pi3y0B+K3eqRs75lx7KHqKDIxZ+m4OUZ+2HC8NdYs2L77aKfZ6wz
+SKzlUmCGK/HK9RzqMxRNNGgvP+rUbEoRo7vrPcEixn8/k/kTjvVNP0tY04iYpz3E
+OIIB0/j5AJn+ZrEavEKgf8zDVBZUbrix15iZ4jLMhmaiyP3c+fKUcIOE+SJn0jSP
+iKTYa3svwPbFRdJTJMLGywB+3i9RmtipWqNO4iAqy4uCiX9IWUUdWXptEtvyZHHX
+BYB6GtJd445sq5O8pT4m/vHUSe1TjRu+9i1aLInBX8jmI4j0xp0M3+t8987zEPw4
+Yp3T3I/h/+1ZDBgGq9nqEmR8WvF0UP2l7n8GUANsz5m89pS8Pj7npxmStdaNCf4h
+vq/hKcKgmFns07yCj/+eERcoYuG1RQ8ybSeVkJMok8AEqWdMygf9tDf2DXT/PNBd
+ytJyFD/j1lk4ZetSMs5gb0NK0TlFF0CqvdLmsCgFq1oriWGFGCumyosnm3tDDZDm
+m2EohPE59Z540MtslidhElHCQ7rWkCCLkXFtUmAgzGZiZwbwagQF3t+6K2cevSym
+ITcsyT0ROEb0tuSoTkGZpgkLXNzmXahutssg6cH5l10vyVtx2UlMfmq5SQGlDXKH
+zopz/QVrmvjdF2uNW3MXUtYkBQPhqsi7wNoNq0DuZZ5ny10N2coF9aVS4PGmvwC8
+FgJoHDBNTVMjslJd5ezWqObrwhwlzCcV59Cs5POSemu0QDCsqXVHuVnv7Iz7gZ6D
+elE5nkwGKWuZAm6AcReZLyD7/mT0s4no5e1Z40LEeF5TXppjz9+Y+GgYI4P3+vyy
+AKftcvsJtJF5CLS975zrHn225cxfRzldvTV2I8fcKJJR8lECC2xMyXwUDICq9yPO
+/S6ajz34J8j6/bGAUJGqFNyPfW1YcZndXjvhXqAxvHt79O7t4fhgc3sjzapR3agu
+43ojJMRHzTKyGtEywnqUBGYLiJ41KX9WHcFaIrG75mIxGLt/SqA7p2MXlc3XePId
+OtwxN6RlimmSBifJb1APrAaJwBw06QLMOmXmf90KFZqR/2saFFKGqnCB/Z5k1V2l
+xkLnO9HP0dqcBggAtDfvYB4wc9aoSGEIVSkI2kDBNh2PBWE86Mzi998Ai7kvKM1n
+iCnbXW5YjhHPiF/Y2JCPRrnES3SfZkq/Tn4itfAdZ6ZUZHfxtFCXHjykr7ErS1xa
+9GHFFxWUfc9ZJVUFuU1CIKCCJpecSp30gKIasZD44iy2Q2SV1mypD8M6mj8KeZKq
+DFjBIRW1qk4xZgKNVjp8ogVZB2RTOdjvoIn0KHVQft4vZaVbowGq0cGma6nqzKxQ
+Xf3NKrcHCkE9P4dNbp2c57WCvcRQYXFhLyrQnovB2La97gYvpzS8PxvtgbWDLHWH
+sTPz7eEoyMiC2tjpJHdfeIaY+yN9tcTj9K21rMFB7BPwEy5Ubf6HOpOSWLeRrBQn
+0EMkbiCx8izMHGIg++H7gPy3fUTVZ074mi9vIrI0fVLu8FGl0aGGw2nMm4l+B4QC
+Q+LHLqHYJEq/suD57Kn/qbVPJUwhHO63PUP0bj3b2+u0Ob4C+ogbbO107V2TsIPN
+SBU4huyi+gz/ZHkbxnJxBQp13EcIYSCq07mdZWA/fW5MvC5+W+slRlOOWt76HChW
+KfZkhbv9fLJkjPAJ3FDE0KxQJ0r1ldxx/Qf/D64UkrN1xDJWAZLD02DkVjjTsSoY
+8rZguiYBPoeQu6QqOF6zpWQUopcbDJPelPX6YCQP+Dy6osfPDHcidJuHFkoH2yI4
+MPw2wdjRf6fYkenyeTbf8fIVcGkLQfLgMnrvjTm2czXpv5oEFKHg8kan9j+tZr6M
+9KXorUB5UNZwUveTEbTqrdhsIkAEkVkYksgHf9cbjEUTyxLljmX0gLcRZKRB7YXi
+mcWSMHavSKPEPulu4i0MrJvpmYwlumqgGC9jDI39PwzzFEwIPUVnaxyMeKkhvHJF
+riSK+oX8Uau8c8rzl0rsNqvsoHhqxc8MUjuGgduy1JEWwLeFFYgTDAVb7WtMxxel
+228YOViSVd+AdNdXOq0IKSsasGQU2Gx8P6LmL+5VO0HgoUjucFVo/ZKgFomZUMUV
+PFdTNBJhJRDWFwYh/A2ruq8KTKLgUu70lUSPjXmV1YUTPvAiVH+Z/xVbBJ5dTODr
+gT7pTvft80iyB20G0XRKwViiSy5PJJkvpMSOFN5e7QUeVzNzAuoDa9PsFMqKV/Q0
+3BkSfXyAv9qAkQT42armf6DLlybR5ssioxts3ZlnxhTwzL/tHwYkC5J1W6Y9AOvJ
+FDpyH2cwNVC0kK1egizVzY88vzwE9CA5V12FACvmDEwRcSIBuREEvrQzxQpot1Ya
+cMEJzbZZx/KSrt5H3iel3je6mZUN993YGpFF4KyQ5rQCCrYM56vrmb3RlasewLE9
+C9zxN3ZUwo0K6QDJg0fA/KopU3/M9Ik+vpZn+zuu2EgQcpna8Fm7QKE38ciJnrEO
+ZK1OSAcx2ecr7jwwxe4DL+G6dRGMyBwcV9nC0y0C/IGJZAeP5xt4H10Acw0VUJls
+vla/SzopdBsUSb5g5WR0iKwTbf/TMZShyxQxznWUmhCx2eeBSv2cP0vUCe6YSbxN
+70WUSMm1BNd09R/2PptQIf69c72fHSC9wOLr660jBHSkSYg9lzCUybCCt3AGxItA
+Tqa77Mi03w49wHoHKdPywLW+oUYMTMeFMTbO2yT/FscURINqQ0x4RidoGkXk4hqX
++b+P1870aAw87lvfXLY0YznlQPdSLWDmoKtIdDWNq90zO94cTnP8tAEbvs6WDyyh
+rT22TtFLiH4Scq6Z41D7dKlBzHuDGIcXvk0j5Znztdj5gRK9dX8Lbu0hAinFsg0K
+T3dBFvLQy3kSvnudgmvaNPJ1p08CGIDvL/hS7qe0KMXu35YyEokXvCLpECKrkZaJ
+rCY/iX9GL4OrW0PPd8K+LA5HMyMCHhsTQ4HfDtq6J6EO44z2GNcrAs6nazZE7Xa/
+9reoLiAoxAosa3f9vXxzGaKASQhMxjGjhCQ5CTssKLtOXU+fFQ547KwAyT3YtorG
+Xv6uwPSCHbdOrf3C1T6EGdej/E9U5ChqDIolbSFTqiWo551li7FDme5QMnkFJdYb
+z8iugydq11XnPYBQMFbdF2OPrn5KpgJFHacJ7k7KXwkxUDif9kQ1HOIbJovYsgoP
+99K2uDRRN9LR3z0852GPTuzoR3EtiAQF3OzxvFeloHqFFeLtnG5B1zoq/gzbLd/2
+HDtC8MxUC4qwZztkrZj58Ch2RUB0CmfN/0ZHh6LaxXLJYPu3lZ3OmXSIRpx4Hyu+
+7CPVFAW3m8kpCRpIab68ZIe2+u48PwLZ1lzHCKBYuY+XXhBwS8qZGw1R15LjU6t2
+Ltjr0icjPOdDfGY/S1rpMuyy76tHvH9A/TiXW3B+yzAk/moyigOz2dj5r27LIqqj
+lK+vCdvsn4dsI75w4u4hdtlauBK346t1O+Wd+RgRxh+wG4XIzbgl8tWoIEyJcj+P
+qV4bSrU4XdJ3hz1zUULetS7GhntHUvOlFTwI9BSS3zUXipn8usK8Dtzna/NJrhJc
+19w8YZ8UWnmSvROVagiBnejEE9mG8wcChCqw3Hlzf3/Y+aYxshs6YnPy+rkXcS8i
+ETOEOxaNkFX8MjzNIuQOp29wjfSIZsRJVMwcXv95ZwH2A50ySYnAMOq2buOl0yMW
+LEiVM2D+SGUp2tWZ4+j+3OT5OUvTmERoohNLeXZoAnuraek2EoFIGcophxJM353O
+RzBoBY1twMCXeZ0gxAnNl5tBpvryUAEPQnPrhXpRf7vUNVtxvqq+POt4aKX89Nsb
+bsIkYv0/5jvRWxZsUOQOGJ+0QzAJEfa4vRiMVkVgpJ441g8akPOBqLR9149U+oA5
+HngD+cE3cKkEnn8g8C/8fVU5qEN5FimbCMlsI8zA/Cn2bmE0gB4SdB3oZ59Mpaa8
+XSb/Hod3Ke1+bAs0b+JCLQw1Rt3Zm7qsG/ACOLwibJntf1YWRyZG/jkdocLfTksw
+b2pXYrob3eyhMPYmMZX3t8BPARRTYHKAy2EQUrZhOjZmuOZYj+gSUDRIpTUmzqaX
+brtWxR7jEo9kNYzm8nb0TC6Z3eSvMoz6KQqXY1dLSXj6zAMWFBOA5IggjH1T14xW
+MlK6JgfnY3/aeVUeIqxzq0r1PgEsP3wjtHFpgRSGCA1ZjRRal5RxhqVVEM8GbfMO
+AhGulj1R/oUWv/Ct0U4rCLi7rUCxb+yLjcLXn3AdWyreDULs0eHl4Kq2FO7RA709
+Kfq1O7RnXJGbu+QaoprIH/QcobJhoDF8TiYXrRNexzjqJ0Ft/9GpDVFkTd9NJZL8
+pHztr2f0WL9omWdvCLgwKAaBBgt3CWlLLGPWgPVuMYnFqLxb5kqTxWuAJULPeR7N
+wb5BbfMY5Pxn6ZHVjQi7cHKwtrTri1q/SDlsn70pOAUZITlf27cA16ZOr09ZHGXJ
+FMIUz/aCT+HHCPov6TCTIefN2s+dm52eYLwOao4+TR93DRbTvijzum75r3yPgheo
+0WwwaFRbnTybfxEerBjAGaD581q/MBfKJx4ls112aBMdVwagkirWS6iaXwTdjuP9
+Kawa+gQsgOkyYjdNMdcU6taHnc4JMJEAaYI88g5UL6xCD0RC65i7jIFm8uh7F5zH
+b+P8aTpKKMNFXEKA+UT8NjAavyz2EjfuRxTwAZo0PolY0VyQro30IDNdDYqRw8BA
+CPvyZXX+aEXbSll8GFVVzlf7YVQcEkd0JofC7AO7Qx+wyt3O8o/dSQsu18QxBCcC
+0XBP5XX16LNZ2jAe7MGRzi9Lt8w3O3pOQMBPhg8irB+o72gyV4abA16zeh/Du1Ib
+wk0QimDs6Kysfzl8poHQzV5DwBrYjglOkT8lHAPpODAhPjoI67W8E5ftetbnHwyP
+FZDGe1Szn3tG20Ia+SsHkPBF86qznEaaB1og6PMhurY58Zm35oHYvjD3Yw/lCpRM
+M8a4UUPGew3mpuks9w2apZELGRmawM7A0NPgjR/xboDYgCuZg4Hq9vBrep0LCi/N
+2n8iqH2IIo51X/DOWoEMG2teyq/3yUptzuciMRSwJPGEVM5xE8vK+CNOpnwKLtDw
+BO6RGgojRndXNS61BzSxTx3uXZolFHCVBKkduZZTx8CnvZwYxNHUYcfw3gWzvfhr
+qqqkxowGRV8xEb17z2KX8mZFZHigMx8/nYFNb7lgfq1BEb15L5Sa+4B40YzJRdL+
+KgzLgVkEWA6nK7S2LsnQU7LzYcsbu0i8rPLmTDVJPp+i1kUIZc2AkcKP/Yqf96Wi
+pQNvacA8CQaut+6FuTjxFiupJf5nSkI9NwsmEgYRdxa9BaCmxrLsxAmFl9kPrdeN
+YTtLp8Ah27aO8hfBcaX+Pz5UTDREeLHhV1Tmk/v4GNtZRzjc9CwJ3peSTnmo6u90
+XtVsNzv1rcpmNa05pI271fsUsrwE+uyhZGF3mgHe9scwPY66uIOPfMh/SGZ3QwVa
+mypaiYuxWjQilX9F6JExwErQQ1sPk0OT4V8e2peSro+7IiL/YF0OrFSClkPYMIjc
+JNWmE6y/gBOzjuSBULnHgxVl3F4D9pUV1s/Txc57TzudYmEAX15Ma5IjCoN1kFlw
+nawk3dKIUZfezRwFDg7v1RRCOebl0s4hRwrvqO4lhPWQirh5x4ce9VZ4b2Vm8BJ9
+ltG9rtr4nM6H362dgqEAulpk8XuAlKr+NU+LRbot0oJba6KYa+hg2p7467jNjgGy
+KGvrV8DGAe19uq9JBL9OlfuBZA9OVoWatL8DIzmD04Pe4HPyf3aYqmkiNBYYksnQ
+Q2OYPnfPSlJtEkWI5XS7DxS5GjBHyG5TpOgwcEvJ37iWxf+P2T222i5+wxRdoBiq
+tmAAS2zASr43GjgdvC/naP0GNQEBHlEDwqYQBqxK92c=
+`pragma protect end_protected
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_eth_pause_ctrl_gen/mentor/altera_eth_pause_gen.v b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_eth_pause_ctrl_gen/mentor/altera_eth_pause_gen.v
new file mode 100644
index 0000000000..94b0bc86d8
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_eth_pause_ctrl_gen/mentor/altera_eth_pause_gen.v
@@ -0,0 +1,222 @@
+// Copyright (C) Altera Corporation. All rights reserved.
+// This simulation model contains highly confidential and
+// proprietary information of Altera and is being provided
+// in accordance with and subject to the protections of the
+// applicable Altera Program License Subscription Agreement
+// which governs its use and disclosure. Your use of Altera
+// Corporation's design tools, logic functions and other
+// software and tools, and its AMPP partner logic functions,
+// and any output files any of the foregoing (including device
+// programming or simulation files), and any associated
+// documentation or information are expressly subject to the
+// terms and conditions of the Altera Program License Subscription
+// Agreement, Altera MegaCore Function License Agreement, or other
+// applicable license agreement, including, without limitation,
+// that your use is for the sole purpose of simulating designs
+// for use exclusively in logic devices manufactured by Altera and sold
+// by Altera or its authorized distributors. Please refer to the
+// applicable agreement for further details. Altera products and
+// services are protected under numerous U.S. and foreign patents,
+// maskwork rights, copyrights and other intellectual property laws.
+// Altera assumes no responsibility or liability arising out of the
+// application or use of this simulation model.
+// ACDS 11.1sp2 linux32 Build 259 01/26/2012
+// encrypted_file_type : mentor_tagged
+`pragma protect begin_protected
+`pragma protect version = 1
+`pragma protect encrypt_agent = "Model Technology", encrypt_agent_info = "6.6c"
+`pragma protect author = "Altera"
+`pragma protect data_method = "aes128-cbc"
+`pragma protect key_keyowner = "MTI" , key_keyname = "MGC-DVT-MTI" , key_method = "rsa"
+`pragma protect key_block encoding = (enctype = "base64", line_length = 64, bytes = 128)
+qED7XV1pUYtjsSmhqg82fFyODUUGff/MO5UrAk0avnInTF5V6iu8ZCtrMKR018kF
+CyOb5KVKz4MqcQiUSMzOZexwUS/WFIh7XhgQ1e07q45Ueul6quskTUivxV+TV7fO
+IeUrrqMAToIb5A1SWCiYKSqHftR5F+nRedQxHNFM5Fk=
+`pragma protect data_block encoding = (enctype = "base64", line_length = 64, bytes = 8912)
+BE4A+jDF0K5XjJO4wwj0ik4gxlKW2yIoygUOPissUN6WgDcJ6eNNm2hrP7S7VeYn
+t7GRA/E/sQ8Mm2xpy0dVfIaHLvxolhN2n3mhTDXbkVL+rUHDT+JUYvmLQrJLfiCP
+oV6B2Acyv54B8Jpv0IfNe9nJXAV/m6moaEKZ7577zimTb+cqp+Fw/7BtvGWhMCN1
+c8JxpRDpHFD3TtSyRPkLCKTTwhKnKCrP992Yitwl/Uhh6lm2Uk0ThqeMTo08mtTD
+ROT1ReU8HC/4Wkqv3sTUekW4aQcIYHbWyhoTUeeMxMDtEmfqA0kKHZ/jneB/oOfu
+dVYKZL/Tx9qNM2W1GCEB5QhRqnfYiUelwzyw1INnc7T4MoFfi0m4JS0mQ1erbg5L
+liaJ6picvvzfZKARDeja71in3lYSD7pSuzliYRJmLb8NRTtq2NWWT6IMZMkX033R
+lKawszbZ9WPHqZDRpcRxYW+MXx7QZ3oFh2mf2UfNy9Qxo8h1jMRECMig6R6uC5i4
+Xp39QElpWskh1Br4Ql6Q/G8KR52IAkCXGJxWBSUfcx6VzjkcVeUuotXewRsI2p6K
+XM5DaGbFMSlggtIeXupW4VECvdhhshacq9AYPIzjxUbWRpooRSJUVYEEbMAAuoby
+SIpAGLbTdiXH1xB3VUJFbo5+oNGFeQPHIsa3mDNroyehPrArjOZkG2vHDfrOOm5S
+OvcSTiTkXV93+xg41ussqDjFxp+8njS/4oL0AbZdfia6Bk9nBfKb9IXv2T2VUMs6
+l++IDdeUI2VK2ANMDtcPzLHhHvE3hVjLBzAFMGTsWV1TzkBC12kcRxcyOHpc2B2R
+3FrKiKOX1inH3Vunzi8DJx6lQErjbnw2vvu99NRKQ9BBmStMkK2r2Z1OPnIrTBss
+24Z9i07fo3cMnhgvgBm9EfEnTu/2PmkzIgWUNG0YGxTTWw0QK7nFCx4nqFCZ9D+6
+r/XPv19XTi+1mkX3crqheWo1WO2wjsI2DPM0hq2u2Obqyn6Itz/AkRhSLir/OorR
+YnYtd8sY/OGzEZri34CPfAiv7btccFiDhD3IZuKeM/5xzG0f23ZOLiecqrnOaX/V
+gv2wZm6/x1Un3BgFnt0vhdq2phgDUusvrJm4xgxEXhHysv/uJejZiRJiOP5g406U
+DGn5E3PZC8tNKFwAeBrQ3oalY3MZP5pnR4TrUIyeraGyVIa8MzCwGfAJN40hFZuK
+7htCOdTTCOVhyyrr5RLnTf5tKbqFgJ3altH62pyX4ybxdK66stZ/iV9AxASq0EVK
+7FTWUWQsVyb9d25DYrfCGS2WYOShKiM8qEe5DkXXJaAEkMVg1Fe1YqvrJs07RD12
+iznNYwfEyuMXmZ3+SiRyoUPp2kkNInJoSvuKMGq9GsbJEWWcjYCYp8CNu1BZvYQo
+1Q2cUkozzhQzrQfu6TqEwcnb2cB7nYWlV0jNcmZFGtPDC2d7eZCximsuSy5Gxq0X
+l60kLjy3fjQ20fNQTPcsoAhKeQFElEkkI92Drf94hD3DWF5wN/7jzCAPyWpKa87F
+Tvst/bOylgld9/YC0acvccqNQKemGwSgDl6ERVJaYUES+/P/SPkhes/gRUU0SoFe
+1Hp+MfIUW60jbcMS+V176AazascCeylIO5/GJsl+MIqwD46yG/uzTKqjJMV4QraY
+77L/SgCwYJ9Y0mug3KGAkziWfHAuXz10zrHjYRZscpLcfCW9vPt3wdfBwpOArIq8
+ivKMG32Oo4RZQDbebsS1G/upxoAOHYkbOzaiADvzuYmC9f8Q1Pba00KtbWzd3ISA
+fTF1IlLEotYPzH/tKoTUhBZEeum1o+ZF3ZgbLsyJ+0A+ys6Z4mypVWCEDObAN5Oh
+J9qDNDfHFF7BcBpnkeCeTjfCy/E/jXHqYTTEibTN1ag2w5aFqyRrMNXACQaMfimT
+eDNLQ1cHbxz42cubm892SUes8wDMCoFv8qBXdXBvoxGGmn7vSADLUu1EESCSPxhB
+iC8Jql9Djo5D+/1ClsaCHAPNiLraXamTSe1kDZDGcuW1PoW9v0Lgt0U38OkblAK/
+KUdbWC7ge3vUHgGdORq5ZvZ3GsCBDomEas0jGJ/cyDCshsBOlkN5rrPxb4z59v3I
+ryLBSwchtdT7zugkVr8QHoUO0cglPZ5obRoURFLlyNkAyTDdG6yfhKLmbrq4Lb1A
+Bv3Ik6gewpgJYXeX6ICzLTuXMp3LkcbZIXbvCrpvOI3cMiwLRO1DMhBgTXjoP4Aw
+aLHg4BWzgz5wHLifilzJGHfwdT5RRrj46cedXxqDjvqnm3aHncnQt7EuT6mJlyNQ
+bOXTnAVUpS9xk5B08ti73+rjN1QZiOTVoV+O59hGIcZZu03KLLN1WrK7roh1XNrm
+6C/qzrhn+PESTTv++lD1wV2NZVoYCb61X5UyESNufgiXHjwLfhvdlWqU8GjfS/XV
+EM/1uvAhJWCEJptDuN67xL4DywzIBVPKxcHcqw1s9QmYKncJkyIlnHRQnz5cGqMx
+Mo+KpZBItSgB0domfQqoN8dtANr1uq7vV9eSL0FKJ0YDOWxgO6wKUUg4jFEud0H0
+rFafsVDvgNcN8thpoyKWwor+guj2mmw5f78fLL4u4bfgo1jf9IH8N8YzoRCBIXYc
+a5VYrPIBgG4x6S3mIYiFnxyctLYc0fri5a/S5B8M7EtNG/EzzNFxo9RhmGq61/he
+S/jERAGgH7ZbpC+v/JT07rlCIUe8dK0qL8YcCwN9qBB5xnf3/Pez27b4tlI1RvQ8
+NUfWn4azWa0+Q33A7xiB+wCZTZ2XOwL5kJ2lk+nyLj6n0Pp++ovjEuxiaeP8QhJR
+2iPdhKk+HsVoQSltjkeqBsPJ6vY+yQ2Pc+rvMMEI+CPZ7LCtOCHVknxAt7GBss+K
+QD816ou7uYLpmeT4n1peMOUXvz3L+ar3kktYion0KhAiP9IkP6TGJZ1vg/wwcGrp
+QNnspHILILPajpumIUDwiciCn4v27iE1UpQkcFJsEl2EnvTJTiwSJ9noAvOXwMkl
+YfT4Qj6wYxOY7mrZcmMYwEyj1UeUJy38wabani5Te9NfE9OEnMeog/8o5WWbkWIq
+80Aea1oT0rwfMgDm/SeiE06PnDxB5GilFQkNGl0EGQUZWvoLKR7gXsRVh3rf6k5F
+b4mnaxbECPy4Ib/ktnQXGi5gnuUDvkTbSJzMniS45RoesmJHNRPEsbobvggMZujz
+2bv8/KhvjK8CBd35IVVpXSm2HdR7W5Ltg1ytI6a/2dPpJCK0jqP0Bl1x2zXRVWwk
+uPG/y43H8T5GM0sDgQHnDdx/yVRoDuA1P4axNcHjZ8+FgzgUTB52/gbeaOQO3mkC
+jhwoPWw2TxqPBf4ljsQEwU+cL8MfTne/lo9feJUNkP1XliAhl3A4z70exOxNlOe8
+U3U8Gev9qgdbZZlMdfUWsZPCUotk9zOhsKABwFFw82WriTaQRnWlNSM6j4XnluFn
+ivnMsTaDXilvxblC7lm82GyXUa6MuitINcRqVl4s4xYEmyeF2QOWkQFbmAqntB67
++MIfxj2cAaZXdNdi/52kDBYzjOBTVdg1MdwBHuX3TKgmyW1mvKmQvzjU1Nh1hKZP
+CBQtfqTU+8vSE2PGNQN/E0sq99KXCcT2BxEWPgZj8fhVotEc2oB+oCWPLBCf9TD1
+nKaXfPkJDLwVUbJYS6I2/UnVQ27E/B/iKv+946P+6TLL8RYRMXWxK+6IsG3A5ACw
+JmNGNTln0gGPLORsyNJx2A/Pf7M4UIrDnyyC8XHMG4LV6fQ+htnRQqiGNTiGePYo
+cGvQmRDcdf/uyWgnqldwQlWS53vMtRBuH5sWoQqEs9K3/zNJ8xdjSFJez2HB7xnW
+s5/nbrYY3XjHYoyzMbt/8nwhC4LLO7fkr4W5FZn4pbUXDAfIB+DG0jEEzudaydsH
+cnkI1IxqpdL8lUBU8Knsqco09lH9QkZNkIi1ECdTar2QCroIHNFZdVlX7Nk+0G16
+nNiI3uR0a/hT9hGV0+XYQocgG8IjpuD/SL+/gJdfRI7Dq6/ecwYKuOlXjvsjUzBB
+kasHJ0SlVvKXvD5M72Mwn9kdZhF5iMhkNwn3t7epVmKs5qvr8fKWIFLZ6K2mzVgE
+r248LkIrRdg7nvrhEWtRYA0uCiyDk0zzQHdm83xBdE3thy8AJ6PUXDCCJ/0KtPil
+KjkThl3PIXxHDt5/xutu2y7skzsfrc9UAoQ3xfuaxgAuZkLH4lxAkI/eNDn2Fn3v
+szghS1JK6md4JWEk3LvA0+74qGjiKuI10QMkMKSBofe3xzBDGzonhTZC3PY6AZ6v
+fvzu/FUu+BMbPGBIy/qkupghfYi0Rdn6F8TacQl6keSp6uKdsOvlLZg1aGVt+Sgw
+s2Y41pA/OAkth1tFA0DQ+QclaqSoaXegsvjnxZ/qhRWiXfMyChmX09XuQ/Yti+Jw
+0LDPqFAjOXOfI/SbrkhZVZHDuipipxwHdM3/8vatT/L0sEc9NO7KRFNaxq6xLOmd
+aSrKraaugxpp9Z33F2be0ojjoIlkeXlY4KYHObHW1OP1QUWCglvtLSEak21aw+fd
+UjBu5yA06UCvsjcLbygBkwjzfqQymvNEAwlpUQ/4ABCcVF0lCwEGZcQnwLwjC0bp
+mdWSxg/KzxHqQkmFy/ZroWaXE/mKe2qZKoiGiGatdkSNvCLPQIBwveVeqrZf/l6+
+8w4mWxidb5V468vIE978wDQF3mfxvDUbywuT0HoQIMJ1xlLWioGG7BouZ+DI+wST
+4VAxmiyAJNXI3mXP3XFYUd+J7NptUAXo4eECNtMFL9tJpMd9DXd3MjBIB8WyWn97
+N3ai6HH2CxTq14wWCJQQEkUE1Whxt9DmzdJrDBfX4GH3h+h4FF3WsTcuGqSHourI
+WwvlVoo34iLdum5qICx8w2ad38dQa9pJP5TiC7X9l0r9GjoiePKDsEFayj0NQgfh
+2kQXFO43Nb/OKQGArULLIZpaXCjM1qJ4wRdPKDcST9EulDIBhbCSDLGbilkzLfbq
+cNpFKaw0+YbS8JVfpFfUMFGFOycq6KssJpfdHjGh83QgTA77sHsY6Lupb9BQCSnt
+wxzD9czGo2o6p8eN4RCXXaazxA1WveUkiRyIbl4E0Z07U4YnGPgda1tmar0/213Q
+J+0LEkHc6ef3RGjWgf6MJaPbidxV2BLhy/CUkEWT+T4FVKFUQHTRTZQ+jeFAGYe7
+HYmxqKLt1K5YDBlz5shfRtPJnUoE8pD59llPOfNyi1v7tWffx9BI7NaerFTbRSJC
+zi+5/HHuAy4DoaHyFYgouHzf6rF8v3bK8tDaLxDQYxzMJbzMZyauMLnLUTkexZJu
+2JoksfOgoAlkP+Qx4jztQa8oIo1KaCtNMFWcucbY7JEG3+Pi5qqRbDkp2FWhUkow
+hupYOdXFZqB7M4Fa68HKn/qEzRlPUo6jCDTAdrraLCQq+nHdNR527kqxfJLpHFOA
+JDF+TbLX72ydS6IvVIkZEQlYLa0nwhGgRhR2Do4IAdYF3M0CFuXNs+nTrDM4Q2rP
+ubSq5wD3bff7NGOejTcP9bu63CWxD8mUCX9yGeacrjSUpMKgBlaGvifgnC7sa35f
+TeytnskdneZvYU+s/AcZmWoleu8YEY0JMipP4SoIHydCo+UxfMQHvsjitrT7unQb
+KiczAD0dyogKIHTZhW95pjedAUWaXSmioF23xveFz0Z0iSh3Buz8/E9Oe76OsAr8
+HaB7h27NoAREghMY1yymTNYZO9utruodnDpjh2pdWwHeXrhRJ37RMt8d8Ko94A+7
+fJ5m5J9B0Kr69ucAyPPgHqpmMvV3CNhAKN0n130eKBrQI6God/W1mq5dHe/5m1oj
+aktr64qguphzgeZEEt1/93ToXOqnSM84e/RFRb2ydAXryFsKLYtd898AXtjQsIX2
+IoXL0R0i7ibVmufyozhMJMMPyhPR+Hu7AntG22cYLXfFlmXzN42/YBxpAFn15zSP
+I7dnooDSecB944jyMGR5b/ZrL953MD0FGWqakwwAeZ/NwhL9SR9r+xjrSqzwsaHu
+YfuqLtsI9x/I1JST6IrBF2V/d+tkbweHa8prjnl6yim9ytMa8UCRNKcz8OwYd89p
+M/MZfIxRL91GH8ayNqmcDcEuPOzwhOozfdLQjrmAx5PepQbeFoldhJhcJ7cBmBtC
+TnVRbCuMBvGahh5scrRb5r5RvoLAvNIrfuAS7wYR3mK8CFrh4QpV8tsq6m/dp7Xb
+bWsszOrhCQ4pz5IFKF+1lHPLB7Tn6AL0tcksQjxA/CMN6YJTomEuvPx7KixvQG6Y
+NRxXVkgFVhYkxqbgUaR0SJVUG4xGcj/ctNMMHfS3AxiXHB3tnVHvrIdL68qN9b3A
+mjYw+q3RX5+PnXvNQdJi3Y3zfO72b2w2KgvTAXQUYijgADWftwsnAjztwnN5WZ5B
+2ntyOMeia+6CSoeJHhQRiX6hvtHm+oKuDtG2K0KDXyP1FXQySNuwNwTKPqUXKLcx
+GuWspIlbaURqLXCg2fKFgbEz56pumt7G4A6ngcC2SQnGorZUEC+jAE7qi/qL0gmz
+vvNv+iou35y5KYVy6dSnYKku0JVpZVrIM+ntILc/Z5sDpSXiQFWQmmWAaUy9FZoM
+3y5ZROrEK0hUcEyKLElVSp2Ji1jVfa9YLDnLfzHNG7/IggySbg/RkDVwIKVc3459
+KFns41gdXhwMX9bUlqBuYHRdYhPdE0IZr2ydnUEep/U/zWSDR/AvLZpDFy7lmZBk
+GZPiNRQiTWvcznyVr3ycKou1bItTC86rR9fbgXArdo4It/HfHdTkU1XUYUU1xBGz
+XyTOHCABd7tOQ954lcKftOdZyoktylwJ+p+efTZBsMyJNlT3Z7rBIONyjjdsTi9i
+SQAS161Zx3uIu5YTlbqJpUqe1AjRw0mEkjiY65xGWLjazFmoSouNH7LJUriRwr12
+Ut1h5MoslGX0qMNSXcONMymOKnHpi4PF+CixeTjLpyVQLc1TGcc2WbI2bAqPpgso
+7ZLQVSG84iaFF+RqG1V4oFVcxZQiAC4pX7WnUM4F6ywMtVGhf00cEuEfC2O+nF/1
+yboKQjtX8YGDQ/oPTKWr/TrDRpvd/20BrHGBNZU4AYA7iJDH8Y5dprpEZf1JufXp
+yKpI3vdnRpFgfujgePUqv7i6VzZQkrxrEVWwzX4QSAlgqP07jZXipH5NZqcn5rTC
+z/PI9rp/JlbEgoAENa8ODqM4/pizAaqT4pS+gVOL7vUC/lt5gv2z02OBZixmt0U5
+rj/r8sVtpvQM5rVP+U9FWmJcGuVZxKs6QElVlv1rObD6XGpcM/ZxzDySzzGrwIR3
+Sc9K7zWHu3bqSHKPBWnCkVfSqs3lb2qNLdDU9OJTYKJipDnA1WGNV6/ABmJxYS2D
+XM1xztjTUrHYPQiJ1T0rNWhgIcknap/q3HnuEq+dYfCRQSm7wRLdI5VmrocDu7FI
++xQ6YnY6dFb92WluId9CYWJQoFWsaL0mX9bt6yjabFktkopBxDRY1YnIVJYKoEX3
+2f8+hDwPhwVweIf8ruENkeENcxiSkchte4mO0kP7Iv9RR0veofy/GbRVfxwEYP/A
+XSyhXcMieanpLG4MItpYe6j1mITGr6FeDYf4zlGv+nZSZmX6K82iKPcx1Ze647dR
+9s1c1lzPjNpmqMQOFta+QXorE9d/luKTM/Aikv4tHgoEu9ribZCNNDOmIxCdycqS
+PkJpM60oKvphkceAXMEVHzU9S12qwRQkQnOZJweAJ7Qqg6lsDi2wCAdGejNcHMwQ
+coV6DLXebcfhAOxzMAfXdnGTfnLsD8s2ubmQyxn1X/0cr7pGBNMMTt8ZjclenmBm
+WBNp2deVb5chBAEsT0Z8d3AtD/ErBzZPgRJZ73dnUgBXtF5/qyA7LXiOuIPuHqBw
+PQSVZEe41gMqQOphE5HPG8N6Avrq7qbuq1IiY2WCUOw7x9ePgrLQHITCxLld+Mdo
+MYGzbTeYxacoaGDdNK14I9tTTCjX25AnHhx6FCwvhueBuIdaEF1iaxGE6U2hSEFK
+c/aEFUU2ljHcy97tayxuWYYdYRzSTYp7/LcHTeljl7Ahlv5dW41th1ZTfXEEt9uk
+IfQCpBl5zcO7u6DCnNS77mTdcgWM+oQnK1DxJMy1csNJPBWTKpwQMeO5HyYayTJx
+m6LwW8bflg2SmmcnYGI/qIA/pT651o5HVXNaWRftGKG4MyMZcrOpsZ+ORHSZQPjB
+gaNEIdhydEnwZdSNxLgBorK1fcecuJH1JE9T1W3UqJ+JsPxoA/FmP7Ej/10SOLcl
+IjL/8TtkcKkVPIp5nIybHlGvHo3AlQ43KQ/DhV/FXoFa00ugAUEm+wQRlu7s5X7V
+ctj0PCPXiss68EQDZCq2kRYghiKd7+1T75yG+nlDUVBjHNxV0g2cYCDIOCP3PM2j
+cRSZGtAlTp+UVNLFpQMNJDtzxLPKDENEem6lRGSWJzp2bMl6NwRyfnu9t6S7T8j+
++G15LpwVNx9cE3g2wLy9H9b5IS8m5WmfjI8wepg12dHHA7MhWytECZG+Px9yzP9M
+x5G+Nif+YVK7EEitnTF6VusRkwDrDnTUjG9iEpJbskVBffts7+Q9pff/GDnGsp5V
+qaPByBY1XVHGoTKVmR6fXJ8uGPj4EjBA3q8BGMcQAr9tXuYuohiGCLXsjeUy4Ji1
+jb2ns2jcCuT4er++1aGKYEPITA9+cxlEi20/vzD1EA9Sg0lOcvaIEJqt0L7gZxpF
+4BrxubXJvuN1zLNDVA/Kxz0QbhAHzRYz/CqA6zd2gbSd7S/FFxwatNHLmB5HBKZv
+gQ4jGg3F6BE0kEYTLR3ZIpOlEbNl3A43GdmSAYE8h22BnRj2RKt2WOS/BML/u0o3
+KpUgQzRCJZsXrdLHRO3z69d8hkmQDjCZ3EuvHlqLphmGSyh2/NXkYOPzPM4AGg1C
+91aXQdCKhi9nx20sOG6ujXwpXXEx2aNCJFsyBACsjimpPriXrDlT0qPBSE9JZ4Nr
+vpWqTmpVVjog/pXcr8f+uMIWQKM7X8aaWGJzE189PSEuIytLwU890epftPFgHai9
+k/ZzNWU6jKH97mbNzKO6Ha/cNx/Qi/gXGDhLe3IYvuKlhvFpn9Ht3bTYTJFRrqWL
+g1CdgNUqX+Hi3NjXKslwYRo+ruLQQaGTaGtZ8gYct3oLZsXhpOJvPvjJoDUhtYTx
+3V0kIJq2woqFj2zj+tpLbbYlAyXUl5UF0h3eSOX87TBoHtQ/OOWIfZ/NRn5RsIFN
+4oOKsbSDXDy74SH98MBXPEdQG8dqa4O/XOj8HB/JZwAhqpvYf8fCT90mWGaEjKxD
+o/3pLj4wAU+1ZQnzjGRHFvKXYoZmYx38zcQA8lGTYQ5Y24v8nb/psaRbQwxLlUu+
+iMvVFKumbvP8s3rv+TVFjS7PLp8iWDoYjn2Yo7pNs6yRG6pjd71QP13QBLWh2fh4
+HLyn23cgqKTLxfU3s4mvMyXTzatcv1XoiQwUSxqb8mMtpoWL6EmoGz1UAM8BFloW
+qGEDZVu8gJIYdeiNZ9IQROIrHcTcqNf/3DhIsqwilNdOPavgOasbkr2n+cQqcEeF
+v3U4crUrKE3vly6s1Sy1ZL2+eskGRgSk/OtR66spAev5MDni36a0zh1+EwwSXODa
++iO46kam1vMMr3mx8tYmk0YwyVSI1UvcLRomfcHSlOIgBGvjKUfPJcxgmT09VqOZ
+EkE3kkgmLLPalVYZKvK1qmy9NJzOvsB/K/kQEFeQZwSIHewbwFg8PHX01OkGkUSN
+kmKJJPUQREZROLmwgFxQSHLox2vL8klYPYS7E5qMlRt2OF5OJKMV5S77D1D78rsK
+HWe21japZqfOnA70F9Qhi2H0N/+XmNc4laG4yyqNNXU3YXdYw22PbXKwkxcK9ApV
+K3eDXT9yNBQD1FcRbx2rnKhon6nBtM+KYux5HbMoeC4MWVvAZl6N+s3oCCCPxwF3
+8sBPXwEsyDG6i6xob/XQF8O7dQzF8f0rcVQ+r878vbieEcc6YMwY0iGz/uLnpdVn
+BLvzZjcQ9ZjEEdPdGWEavwIYsEKRWN0XgvzY/VW251WSycY7krjeCg/gxsMmXrqx
+GZ4hyby2RhVQJVkmI4XCt1n7xRQn+RvLT3DUqkrXgW5u2hfkxKE4g74gX6EsV1s2
+ATZzNdVFJp8VcjR5561USrZgRbFyb8LtgCG0qVdndsmOB26F/U6GX9v47f4SGTn2
+LNDlh5+KMr9J62LoFjItMdrne3+AuorgnO5hRXXlnavIPtBswGXwg71OQNeJehDl
+hlN2D2aE2w2Q8KwE9/XEvswMhESgWiKmkzOk6DR8j70jP6F8s9oAKixbOQ/ZBhpX
+gTD85buM+KsD5Ou9/SUidKONYPJ9RKGRBsqr4LE9xEyDYkKb2b5tLVCu2W8VBgSi
+89Uu5xQCo4deaDhhUSeldywwCvWTRcHKgBxt3cGLPUJVdACE1jL+03baM5wn/A7h
+vmzkQthvskr5XcAmG6ayY8Ah2ym0CkTpHQQ2DsgBHC4JAodnd36T2k2ANittXEo0
+5svkfn0e3HUiSP1tFW6uewWkxlAjST+QMrOHNdQYnQYD+aB88RE4ppKhsstf6HoI
+xrshsR8CWWJV9w1MLuBe8a3Pgc6xuYCPBZWIxd3Fre7mJH18OZBJr0paAKus4Phs
+4x58d1SRfGq01Ii3DCPUr2o34Mx0aQGqtuATzj4emdJCnUzlx81x4oIcnhfSzV//
+Fajj6smTp0ZonGN4GOKZXsPSjgfmpQFG/TZm9jU34rCOUVs09cB2t9p6aJuCVE7q
+C7ecMlwL5CmLAu8bFlGSoFZgtoXL+9Rb1JcpznrBceXbT7QSVdr0ppB8SPP60t63
+mLOVZqcui2Ys88vnt4WJJODxZ9pjgcBYXHcOQRVxSChFHBPkjE2Ji5BQeJQS77iZ
+cFD763T03N7qiL6+nDfuWNtNGOtthSm/+q2xPXIL15eLqzS2Lke67LZepurOzDKp
+WebltYVdj6j3UWJiPhfwYvBYrrSAg1h5u+uHmM74XagEW7qT8Qu7AaUQI9WIwqTe
+AATyYJFZboeg31YYlcqh3iu6DRxqAZcgnL7/wKI1a/IvmqCqHd1pdBE4FwcbqtTo
+TOGrMdnkMHc5qxzTYEN5FDLaCfLYVBs0MHjnrNopzPSOrogRo2NcYOVWpMG3pPM+
+LjjsEBErGXgsM4q8mfOmNNtaEJn2EyWVx11j9Jkwy8kOntuDUlKZPsf0Sr5ruuA7
+thKoQA6NzZp9cWiTcteJz2nd367wMKAYAEL/ecG7D/YyREeKBSZ/1ajF/diJpcQp
+sh2Z8u7rngHARUPsTncTvx3sHdRPy3KGCM/Gt/kNuxoLWbKCYI4Bjw6G2ziR7PMw
+iPXBtEb7I6rcylIOm0G0llc2FqFZYbL5zkHzmwE9kODNuF77NY/6Zs4+6EqqdwFY
+0FTYSC+I/LyAqc+ofo862WvqPSgzw6Qc101oTcnLlcQtqWshj4WAACZr/58kueKc
+qaPpefShIKSZmLidh8INN8/G4UAkJISiAUjUS15D04R19ES6DvETQiwk5RTLYcLG
+hW5awbI+VJz1htSqYGiK1nM0tX+MbQWbN4x2ugtOunG9cmDN6GWYhXgIuuba609U
+4evre14vfKlacATvcUsa4WxzpnUkrs8D7/LxUdpZpuF98HBaYL933h0LQEdwj7EK
+9Rwa8+/XItO4IiRNlhwkfkku6k4ntcDin8En398TN1FD4TYTs2y8XUlmm+lkO6q6
+LewvXkna0IusfuUFw5Er8E23kW5eTGlDA3ZWZh3OPRtP9qBNUHtgRLXkLrE6yz/t
+hJvihfH3CzHYdgJzo3Mjdd9YpnJLtUEuqq2wBAd2VcJDQfdVgyJrsvMlO1FO3Mdq
+qSt/sDSb9DBLqoLVPAQZBguZfhSOvHDYDalOY6Ri2/A=
+`pragma protect end_protected
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_eth_pkt_backpressure_control/mentor/altera_eth_pkt_backpressure_control.v b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_eth_pkt_backpressure_control/mentor/altera_eth_pkt_backpressure_control.v
new file mode 100644
index 0000000000..da2dc35cba
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_eth_pkt_backpressure_control/mentor/altera_eth_pkt_backpressure_control.v
@@ -0,0 +1,328 @@
+// Copyright (C) Altera Corporation. All rights reserved.
+// This simulation model contains highly confidential and
+// proprietary information of Altera and is being provided
+// in accordance with and subject to the protections of the
+// applicable Altera Program License Subscription Agreement
+// which governs its use and disclosure. Your use of Altera
+// Corporation's design tools, logic functions and other
+// software and tools, and its AMPP partner logic functions,
+// and any output files any of the foregoing (including device
+// programming or simulation files), and any associated
+// documentation or information are expressly subject to the
+// terms and conditions of the Altera Program License Subscription
+// Agreement, Altera MegaCore Function License Agreement, or other
+// applicable license agreement, including, without limitation,
+// that your use is for the sole purpose of simulating designs
+// for use exclusively in logic devices manufactured by Altera and sold
+// by Altera or its authorized distributors. Please refer to the
+// applicable agreement for further details. Altera products and
+// services are protected under numerous U.S. and foreign patents,
+// maskwork rights, copyrights and other intellectual property laws.
+// Altera assumes no responsibility or liability arising out of the
+// application or use of this simulation model.
+// ACDS 11.1sp2 linux32 Build 259 01/26/2012
+// encrypted_file_type : mentor_tagged
+`pragma protect begin_protected
+`pragma protect version = 1
+`pragma protect encrypt_agent = "Model Technology", encrypt_agent_info = "6.6c"
+`pragma protect author = "Altera"
+`pragma protect data_method = "aes128-cbc"
+`pragma protect key_keyowner = "MTI" , key_keyname = "MGC-DVT-MTI" , key_method = "rsa"
+`pragma protect key_block encoding = (enctype = "base64", line_length = 64, bytes = 128)
+B6AJeO3MhBXNuBYktIB8/xDgtHNG+gIeAKSAhRr/72BoJy9HmFeMoRAVN6TIcgcH
+QFHrB0rUCJ+vbmpGkKuNzqXrQsvLfwFZTTw9ddgoWZFpgQcaZnTKt5Qy04tRVZik
+/yuVeHeTBXzKc/hKDtJRt5uY3wyXl2Js8kF6k8CRUfc=
+`pragma protect data_block encoding = (enctype = "base64", line_length = 64, bytes = 13984)
+Mx4MkCIbZBkHyhpurqwTh4UyPg5hF3QrCchC2/gnQZWiSlNdeGAhcXh3b9M3W0mx
+3Mtcrad+sqiGTnUNsu/sa8FUcl+W+vVA6dIof1+7was2qcdMC8zK7j+Q5rzIL8pZ
+tzQviur1uZqR8Y5/+1jFWZkXQc6woabJOkbivdFLuUgHPughWHep/UibN0l7tR7F
+LRx106nbdaUGz0/1yFcDXoiuQYM6kxH7+M0gaurXEZQrGnU2fMmYtXkikGwHF5Vq
+ldDffFk+DkbEeCm0QykVk/BxMpCEz4AjEfjzvrRR4mkYn0fWD+lF3u1DYvfKoyCp
+PSKZ7uGx1yt2mmL2uU7ZKZ1lSh4S7WEE/mOeT6hSaPqQY31SVakOoKbZt0Omwhuw
+jD+B1YH7pJ2iido5eBRc5tijKrzUHJLcCW4P08fEEorb5HYDtuDpYziuF2pseEae
+z+W8xD+hYV/X5w1pz9e1kAWpycP+AJEmWkIjoApBlE1NY9pGApUucLFEOGqCYOep
+CvEPbi85oCels9jyMgD7J+KhoB3I1BLtLEorVHe2xXFYbCMFEWlnEcRrdJ7EG7oR
+IvsTI1wtPD1msnjg6aWhLkM+9YuLqdGHUFMUe7iMwEpZiRLx0GfNzfvF6QjmTMZb
+leutzG3UlSl9n5Abc5HXSY3ZcBdjP4uhshuAmmsZTzMQXY1Y5W6hcMP+olzS7cgk
+MqycuWpMNDnxupWwobxhEI7nQ7adMdUoFRuA6Lj4NfqSzAa7ct2MIulWo/zBISCv
+O6K7K65WOnzqYju374ay7vTeASAEQd2G7XsF7CE5uepZQLTLzd3kYUjkUFNoCiWE
+T9i6DmusoFZoXwiCkYfQxJoxZfe2nTHrwtVnRO7Vhwb1cJnxLLGGrDVn4Qdgy7p7
++RiQNui3eJk3Tzs8NiWy+wHlnCouBwXKV2qOWWL0oeGVmXe9MHq7tWjSDgkMU8S7
+YpUW/eqvgufjw/QksS45vb1b6YCI1s3JdzTFDt5fCPMESPTsmM8IlShuJX1lzqBA
+VfDVahbsE1j2D2UOsU+OCuWpa7DS6+9o5SPmhCnnXQNdkYvL2hUyJibC+agwbcuD
+jWvqLtQKtcIhcJwFvTb96wp8XGyrbyPyo3VB9nAbGgzrC0RK8VOUrQu2umrXeFbP
+cRrDoG+sviUZupKiXHKE4rTUaBqW0huKt+CWYFcWTiB6x70wcR+TIM8AFo5NvMqp
+svXiged9UW7Bwt9DFXsnDvjv3rKgrK8tmmUJzGi9MAjFgjMFAKgQt012dN+Sg6Ob
+3hX6MCRB3PVo2BN0A7UEdSK10Vsrq9FpwckWs+H1KAW2DC27K81DW3Uyqtid2QPa
+Mp+hiuuIETKS9XkpJHYQ0CnGUadIifRa36V/OE/HEIzhS6vuPwcQ3af98p5XpUT7
+a8uP8nvG6hbRkf+obShrByjLNvmCBGKE+Wq7YxRg/mvw6eIA3zjCY1OeERQ0GY/+
+dmLkZMb1HJfhusJ7x9kFYmD5LdtilO5GpdPWpvXr/CK6Glk7pcCag0VQE4jjqHpc
+i0QmuXH/d1bxTEpu8u8DAwQid9FGQ/qDnvW3x5bmtbBt7QeZ6b/aWd3tdVluMvWO
+VNaPxvgIGwHm6Qt3RTO4+7wEttxV2R5IGXZdysbusZZErY6ZTxvHC4n4OZX/kMGv
+ebyJ621pdnD75+1MVUvOuOFZYkhPD+EHdAUMIcrgSzMb1tGQs9Ih52ntklICExAx
+jhoWl+RwaUPEI33tprKGHKrcnyKw7A5yk3e1Yj913nu1yoABHMqQjcH+zXQ84sfq
+hhZoT9WRbF1f4Wb7dicxbmydxZvdIv9rAmgP8vUeSQaCeG9C7n9WEStNr5XVXEgj
+CBz5xv5H5u2rtpcutSwTgdOG4Pcz0K/3dXUMgEAYPKjJ53kTsImfGUqaQeFIM1DZ
+6f/lpQu5Ulx6TVzEq7vOJwhPlCdlVu0gbLSbLbo8pS5dBJ8hTxa8pf4cglx3Ve0l
+1IW1WwFmRz4qRJUJIN5bHfraFbIpZtb3OZVnCUFosM13hnLp8DIenk2UrNPVFfo0
+OI2eGtVZtzyDgc7DrzLhPpLXX/qbW4XRLpgcwBxkp2bs9kaoMaTSJFAffc7vMTr/
+kwkixHT0bmbrgJNGDwpQQx3AdjNl0s3hP4H+SYbki7t3G1k4/ZrLUPMeoCJ8OCoP
+3BzL9I9l+I1F7dTB2tYOaPC2zwzc5sLDA0RXFjaOswCTgQ4/G7RQBD/Wkuu3cnOk
+QOzSm53Iw7fVTdkDshSlekWiTEJ8P1KEitvTGKOFM+GhEF/TpBVYsCCTTyKXpc6E
+/RDuiQNV/vV2PB8wLRTuuYxQ96tmjF+eZjSL7VbU6+HWOM+3jrYUWN73J1FuZk6M
+wAhRmzQ0eS8w47sxbWdJRZrmFmv+yopS3Oo3jg3TGkauWlHohNACBG2MTOLIJvV4
+JANmofbmgyQ9sJdmsVrAXIGFS+jAeybGoXCZLHWH+np3xxN1XHubp6H9hfxdSwEp
+g01uz/4TB3T6bmNclhsijSX3joC48hswIRBwUFu7KPDXcDn94OXkjS9aEcWDNhke
+62W8ctQ01MB6RV65sqwcLTEclTe1W2i4MD50gsC4dt9CqdqgOrZ2olxoeEv1SLgz
+r9Hc/Tn4s8NJnaNSDwGZtsbJw6c2El/qta/tWduzFr4n+p9h4JAdbRgf1iLBTuEn
+ZsIS/UapqzwxyI/MS6QCKqE0r679Qc0bUhT3TJ1hW9YSBNz9miEu5QgYsSQluTME
+A1HFxcbA4HluMpjSyc1al5XBKkEqcRy2AyarqLNkNvzKsxe3jC4Oqt2/WSskombF
+5M1sSlOC2S7lpnqxeRgF/D9JSGQf0QuIgm3AAfbudi2jWMSvrMfGFSZ1Bu5gwAy6
+c+W8d65eh4LxRK3x4Q9Ph7+x3iKy3K1XLf8ygdOZTm24EB9bzQMd5pHbtt/oDp49
+kdcG9LTO8XGDHpUw/A8ChlZYDOwt7+mlKH5wjA38erSVv8Ws5OsaNfyB1JRVSJZG
+r4jj+l62rlNOohuqjrexoWt6XVqp0vwVEQZJ262NJzvKNSiiBMYdqXl61H33N0SU
+zL8/04avTOfMoMLokinZYMi4/zanNg3XS12GWk1xfKoW+u1jN5WfNVeD+2Qv/eO9
+NVhZK3XhUa69+/6eqmr1nZ+mMNygG+MrpFxis7BYtiNILIpgtSynH5hPGl/onxr2
+760YbR7HAqacf3YTFka4cOl98E9F4FUTN8UKmFHH7Ju/JqxfRLrV7Wg0SAUnbjet
+jPb3bY8fVnQlbyIupFoIdYvCxZw1AuL7aSgbDUx33QChfxOE7nDjaXdEG5eDTs8I
+t9QzwVA1MULsRW1GXda2kH6Nz/xf/F6Zhag0182frc3i9k1W0a01sCvXe7dkszhd
+W2HzYJL5Kd1wpP4Ie/ZviVwTFmhYd8c3n0YFH/DhfTo8+xBGB33HZrJt/4iKlYeZ
+ANDEfhS+A3zdRKG6FGnZs2Q8Wv1CwT92PXSFqJrKhRT9ZfK4ByFeSzyYYGHRHh3Y
+LwiPqJ4vfJ28JF3y4TcIXpbHBFXz72aIcEBHQejRd58QcprX7QgIUzRKbcHpV6oN
+dLtuXbVZduwLLw9zJjfvQu1D/ovMBuNZclAaCMPyfqtBHUwaza/PoGkKCTviWGfF
+lkPrcFkbGBqM+EcCzcxP3Je60LVNVv1GdMu5jgK2jRhb4NSFdK3zkw/CGgTJ2jmF
+yekKYJgiY86wvDRc4Ieroee9w8D8ucbt2zlrislZHg5N5EarGRK6qcORCy9WumS5
+MLgxei0ZdVT15hA1v4H3SBngGKKn6LlaYHGkq7WG13apg81KDwpd5/tRvMiwIf5J
+Bn93qshSfWhd1u8uQ5VnLxg4RGgikzSZWO+tyloeuekgegDk9DTDlyyZ7MP72qJz
+aLKdQ4X/1enaoB1QXAgILcB8uUQwZShiU88q5Xoe0V0p1Kqwyz4Gspmx7U2ZUjOd
+5O4yT1I6XFkv6Eil+ChMOQBnfT6OhtvAB+8HnCzO9TT3n9zWdjLEWPu/lEFiX4zA
+r2KpY/t842naygFoSV/TKgnG+dWZs9AP5e0q4l3QkOrPYil/oIe8RYDnXReauCD0
+OgZj761viMA4kFLgcnFVL905JH4jCBM0c961wVRKCTkbb0ncuIfqfCifXzPLi6bD
+hM/1TqSr4NKTh4LzEVX42AA6LFfBcwx6GD+KHYsfIuVEGhFM0n2C8Pj7oE2UfPGh
+cxV4GhBlP7ASO836ffjZW8bb3f3HbXnY2DZViNmp0hElF3699rIDqst214dEtIVv
+YrvC1asDPRIK7sXkPROCDkzzrl4XaINlg8mtY4Ciwo0u0F8g2O2peh50FUZtghdJ
+ppc4lcVZo+J02m9OgfRZc/eRdvMRBikPb0NA5NOEQpBcxCbVV4Bjh+LBCEFjkYd6
+SvatmpEtKirIFtckAxo6cxc2eHEko+T9KIJvvn+ruhgGuit4lPT50p4GSBPmTKX+
+ns4psfkZ3PZCezL7Evk+WmtY584CA1UJ1jXOod6A3fh/r7MwebwcJKwIPvXZJl6y
+uEt5FMqTtO/YkHAXZpMNJnjU1PAMQKbkl+2CDJSn6fmDTACh9iiuSimcKRPWhp4Z
+3MYzFibRi+AIQy6y+Gat6NgiPOebVq2wGwhOVVcN2Wz5jLnIJ+s0YBucMUhv0c3g
+HHjIJyWDvrrUf8XlHtVz8W5sB28BZCTRnDk/HwWy/8VQbUocd75ETEBdKv6eb/va
+Nqr7fZ6/ut8sGH4baVH8r/jAwDMA2OexxpPK/J46o3EgxYWL52vHj+XUMIirh+Yx
+BOqkvT+hZtKDTCfnlcwuFsno7g5u/D4YYUiFGfLO4xIbZ0zaDVBYAdHvbJdy9OPi
+YSH17WDB6mA2Euweq3tXO/C1hDNEL8EXTD2QujKnqLEijfhBN9by+AasoVPjijxB
+Fd66NmTLTP5Cq9QvyyYjD6OZSPammVySQK4Deeba0W8G3xCdE5AFBgrWNh4pibuY
+YTflHwCOSVZPaSqCI/7ml0wiWoeh5+qTfFkcjVuP/Ck+ipp+0Ip0ItJ5DJ7yF08F
++RGpP9vhbLuR32Wp0jbKZxzCJXN0fvZc/m1l2+QBkSx5kAZjEPUuQDRpg0xhVbN6
+JpKeEWFbGFuH4tte6+QkicdxL/VoEnEnxrtVflwvAxYq55kD7sLOyeaG0FHyf2xZ
+ncTeVtiCTuv++2lRTXhL5kHundiPAPiwPn8a8+iBJZ5Dk72ocp6z0EfkItAqPJDP
+zLHa8o1VSAY3TeMWzQ1YOGE7hPYb18j2Cmc3Mnppzf8UzilAM/YRrPbdB0udMsOV
+ovEKdO6idBvxgEveRz6AQPZu2LWhJ/B5tnAoi/axd/FIcrkqE0AeHtRh4jjAykWW
+PsC20nlUxRQ5CcQVfDD8W1sIDpXC0MGHkrP3ouX9t66oD7ngiKs11s4KFcs5P5Ym
+MyFZXE/c+25g4FUI5miVbbtNV95/1sQkz246wO6HhxgDvkHJBKHukwPppz3p3nVq
+ssYNVLpgrUX/1W2CUD8iJsXxayjx3XBrKZSR1ngziPs3Jw1ZEO8BY5C17VSEAos9
+rFWKMA1ekRvKd0+dv3WvJdOE3eQXkj6iPc0M9ACMk7Z5YQsnt2vtPWn9sW4dz3a7
+zZ1Mg8lndO7DNofNNoRXr6V/7tMdZwHrKLmV29jNZ+ucqnNDywIN4fWdb79N0rk1
+XatEaUuBadk1sswSc8ukkm1sm8xyPBQD5xDw8Cj6Z/itmpa7C2dADOWVEOP22JRh
+hQn46SCz9w0fxG0C4uFqtzXamRMBwlCD7HHg2M6llO9Rr+efKPLRaGWO66mC4SVB
+nuFBby7+cMoi+DKpFPlNWbTd/nILQdSvBH12d//r+xFsk+B8JMkI/+DxDjA2+wbN
+qfZr9nlHV7RcR5nyRsD7fU6Ftm/pjy7eT+yqKeSD0ym8azGdSRNdrAZ3PvsDynEA
+8rXLiVRzpVtLVl44WBBPpmGPHS/iYIUDxgzVzcJRErolVZt01z4myRvgMue61vik
+dtAyEh8omQy5hoSp2W6pzWtGUShWyoMrTyach/XoztsJhkaB19flEQqKSmHK88yZ
+SRz0O2CBvnRKeX9gWD18j6DEz2k4h5Uz+lx1eN4XgaU6vlQE01OpOKHsYS7RSbGt
+XXQla779mPku3avc64618zjVe2g/B2spo7Gsn2NKgDauUDWXePT8MfDH3OsgYJng
+sM+1PO+Db6LluUbySOoJmAAlmoFDMXKtggp1LpWivpW2jpw833VoulU1wmQaxVrV
+zH1f1EQJasDPK78DiRzyLeJRpQyd+jVuf+EUU7VbkyE4b78RSHYzScKx+JHNUvAm
+JQNRHAkpScSzJfMwPOJNk+uNoHfHIktPB6nHNWBF4m1Su15y/Fff7ZuTdpe6GiLA
+SfXVjh20n90skHm3MfDRQ6QnRHxt5vK8c4LOsqFZqsx4IMvNpjQVT06gGx9dBEaF
+sTKvgcGcFqeZIep0totfxHnyzJQdO7cXQ63iYSQ4zg++mzOwHqe3qL2lxSlYsBFp
+gKz2IbxI5JjRhyLHpHBSPMNKeu2ABPWE90qOogBdtOFrW2p5Ze0DeRKQPG6rqEkf
+uFbCAofE9HIe7y0cNUy+bqNzmC/wDeIabyAINEO59N3NksYLEuvuDUq4Dmb/efaF
+cGphtaHoG5f9EXUVtBXpv8vB20NDZDQnBic4/XiyLNTzg2PRWwu8h6dnsKxhfqdz
+5KiMyh/7p+JohbURzTWZ9lAjXgrgWxRtN8TTYd7IpKZH3DnwPVsyuRlKfeEEaokj
+7WnVnkDugOkUNuxeBilCHgGfIuRlNeKvmaWKdvEneM310qIX3woTwYXFkNCxOI4t
+WW+x/Md/qwgnsavrfxAsa69Mw8Y9iWJblmJdXpoEI8MAP4yHCRDzFVUL33DBhEzC
+mTfe/wVjcX5CclNHAeDSG+7B7ZJUN7rOPsnvIIgtyp4BPEPzxW1p3AyVcNHVyXSy
+5ruljBEe2688s3fYOv8ZMjXHQohpOTBj317EHfTc7gfHXvhD7KnFCMAGg/5Wl44u
+LxSiewQKeAotD9ybGm/tXh62+n/qQwvNjy7ksHHBc8FgAt4gZ5JiAyXeLyj8sUOb
+nRnjkWLzNErNlWVRAB2GAGPSLEy7KSRKYkn06qIdEeD81IRHmDdnfK+iLkkdObEp
+U5IdWfrpujFBMHKU0IaC9TMXpzh6TgHWomLThs/xDACvg7OjA85IS0VAlwZ3GqYN
+B+Tx/JQ3NtGrjZz6SE/6sSc3Hin2hRHthFOZb9jro+k0B6Lp76xMaw0yaHpM9tTv
+0JHSC6ttZ+vgT5xRvdQcFf1OwfhNBW++vcFL+khSawuQeYOL0cvcm/yqdoX8nY1p
+7NsgOZZLIF3S80cWTWlwgwY+ZGh5dvXOwByGWFQJrD1UY8Ge7Fq2d25t52azyhAJ
+C+7w34yUXLGMMK1LVDl/S8voveN98XCoiuKXPM9QucaTO45eEUhvY1Hutd9iSVJw
+pyZnANdV4Q8z7hOuJNTugRzANP8buqTIPxST+5bwRZRCYDNjFXY/tLObHS28vtUE
+c5qoGJxWnLlTOCEaYBMejItLo7FZriscH1GIfggvfH4KeGkMvMaJ12iNdpkOVixU
+D2ALV2f3o+FP041rAUQ5Mx+YX0FcQtvFViMmsa4syW5dTdCaW5aljxD2KRzJW0bj
+JT0gPkgDpTehvkVqhN2nKOS6pPd0ZQMQANuqI46cY5KKorgQw+P8cHx6BpR4K+vd
+KCnbtw5xcq39t+BQcNxa1zH2YX/TZs2aC3iil/K7NSIG0uNd8dkTuqR4lRWY5eah
+fWKwvercU4OlUHFk+mAMYs48opY8fBcRfln1Y9zbUxDyTPGTzuElS5UJPftUPqiY
+0mAxTFq1+R4g2a4jkMlBTOa0ZJdkJynOjWRRKeYnGApJINu1fGsVrMfWNiDLju7X
+VcNRgYEiV8GaXo7K2bTRc5KXUaQrGF56eyELqe8TxF7d1GO+vjSngVi+uSoyAKhx
+weNbDMzO/iJVlzOTbL1OCTtFghYDOazf9SRkMIQeTevrk9SlIKTqu8RpOgAyCpIP
+siQOWT+Fg5N2Gm7ImoNmPUUzVcXNual6KmJJWULwkNPdKg2491aJFFs1bSfGLB0h
+X5NvZW0WRhGjKVkdQ9EZK0GD+SFpizehX6pulp5n38RJ4/jTgHwH6s9f+ln5jYRH
+ZUgAH6JthX0YXL99PYk4PDtC05I5rLW85J4u7QmPqZk0kmALZSQy0JMk7YWyxz0E
+GhAREqAdfr9ugaPB/sFeX4KCxQ7Gk/5t9KVg8AN/GKOIcsXkaH9HVakiDNaCmoN/
+/FgDXWDa/yJzKWUvFNii+REIw/cgHUr+GqriQos+eM2V/XytaIfWYS7JHUyNMcZU
+NEzaRQq8Av90O6AulCJzeEzOI5JbxYl1FL3BqJ9udAHpI5Ajlq4eCJCG938LVUZp
+6azFcZdNvdFvAQrYxpuDc0f+ySVyV4ts6PaVLkTgqSgLt1FfPB9ixXCzxbjtyYSd
+iHEOLucGBDagswsDliox9fcnEvaQcR2/hjNdmU0i1/IV4lr8TOq2zQwzSZu6t2Qa
+bniRZi97E0n4NQT7Q0tyf8KIurl2MMVWx0QJzN9CXlMUVpuVlvl7LtEEeVQmu5ib
+dGB/PZOJHez3TDTWInDodj/gghHg2B7k1d/GiBZzD6L15e6GkaenDD2kd52jFNWv
+Uiv1Bjn9TVJUnDhSNm7+SfLTPyMYxWtmpBd1cImE4mPJbv5V+5S+3MDfVZxzgV8v
+EtiNvvYw9IG0r9BQreYgcMFnlRw8yvmlQaCLWx5CP/XGFrSiZDP+aJzMLO3Gk8Ao
+Te9VGbZext95EGo66XW+CC4FvfcRdXSwsft6PdexbswrDOdRwFYXPZ1IdmszVj1V
+WPpg5xia9JKUPNayLiP0EatUCQuQJy9p8LWRvGlCXhcTCSKNYtRUYw5qln2PxOIk
+J1LeBAs6W7+4Rt9S3RLn1vq0jJqDCQOTcqIAwN+yYIP46Gp+oqaVQd6aqRXE7/el
+AqAtTRzfbnBbXsnVqNn5gaUPedvfVr8QVklBr5texjUfGfpRM0fNTMxVwIEDtvEF
+PdlZBbfth8qfVo/ircKfg6bHvmYeRkz3w6Vawjcz62+EqOnk9H/LBn9c4NDN4TFe
+d+yTxtHmyEvtxNcbQcqb2GD/2HlmxI+UawiKWXyr08OcWxLWfc09Zwy1jdIklUmz
+UORObpWeMZrME5FOOM/Ip9OmVuhaiggnzH3taf4kIJPTly0sRRJ6r7KIOPcVxN8u
+DygNxe+UJhnNgzIT9Au1swO4p1wCrxM5sOZXFs+JOwPzxi4Tc26aKAwhPVSnuMfE
+a4rxER59KuSylZP2+V17Bh5JLZlh5pCOJkdImk3rngmkJQHkyXJSNsnquY+jajo4
+riVYMIJA5WDTAVr8ennbq3nkk3xXWmnDt0bIizIBa1HYaFIw2cxQSuOYfBzmwejt
+WB6EYOUYCDBc81lgj8vbPBfM0QGqkMlclYurCyhvFyIEwqT3UdwwexznngT9NZ5q
+6XniJdKju6q/Ug8E0TETq7i7EkChfLifFiEjY3zh/irx0I4i++2NIYJli83iUZzJ
+sv5lRtWYde8Ftu/N1PlYxv42gwrDZMOi4YOXapF4ZyMkCB6Sy9OWxS774L9khWW0
+Mbw0oIVgM0I2YanOFdKF67DplT9y4VhILOxYKzK7hdw9w8+2boKT9qxLxBvtdOzy
+pji50ZnP5odA3dDAPBVXlw8CdvQS+4ONYLOqLt5evsy24S+6+zy5txkuR2sMgM6h
+UAXNi3fLME/ul6inLq0gx0gIxL/B/gcwpBY/+Yer1V4RFT9y0jHirFFbq7gVsIb4
+YY5cBomYnnlFyqW4sttFUYuaCrpoEwYDwGiH9BOUc1wAoxs1lZ8J1pYdWQJmb1/g
+by0aRKbycoDfBrQi/eqrQrPrvlJb/UeiT6UyT/RRlO5hhusRLsBXhgZRX6Z9/ZsB
+SXJAIr+sIqliRYI7VSXUDD0jPwyCRj4tvxZhzBlp/TXVJm2C09Fey220IgrchuAL
+DrxkyFnVOUHDCKdu61ro3ZHTW2tBOmGdJj8dySoDUhUq/umoICVXkmG81Dj6djRC
+Gl7Yuc+Oc9Gk4BwNs5gjPxpNJwgk/3hbNXF1lWffSDNG9S2dTCL+/LVv0OVOpAWo
+fp8I2823t/gRKFg5vvvzh5JlJTowxYtuSqIqAE08tswkQW1I2jIvQdtVIBR1uddm
+HoU//CwfMNWZ4zImuCtmIZ5YCPJjtOTRlCNpQ5Y9zpQiSCSyiboq/lDC31HBOJFb
+zKkcgewb4LhvliLRNtw/lA1TUmdZKGiclZ90PzdwkCJtf7ol1H7dMPsl072tBFta
+6Ub9uok6Wa15dhxuVC89PilWIItEbooQ7/gpmty1aWKg1enl5AnJFUS60BVvcBra
+6RaOss+sFre8Gsb5t2hfc9jQ45QW5RGT/fA11PcGuLl14EVeGFczSeMxnVf3/tm/
+fBUzQPEtVgRDg8OJGbOdOpBsoYrkKNhk9a60d7pAcFATIMCBOKzvdyrq4T3GpEHt
+MAlg+Jk6TgpKLhxFZSD84GzQrJihy5D6jXH/eDUx0K9HXhYO8fFI1veNYqWhS3PE
+F1+mYB/AgdRtVL+a57kpEZnpwQX9onFjSZW4TEqiU1uZ6TWhTEmuBnB1J1dWpSOP
+UbtaN8tynMZfY0q88oXGqRRUPIxl9r9nr80Zso3v50vimK+pX0jm8PQYUkH1KgmQ
+Gf7oMRbyohbmQJ2Wyy/JIT227HJ0UUQfvI+YPs7hyKH1Yn9iP8ieZ6jwMJ9/NSj2
+U9CHYW37KvndfiRJLQ2iWOsm0KG+4zAQPCP12jpWD3MltoP4oJPpi1LVzYnH8L3F
+PLDghBfLiYe3V0tEAKw+CZWo+QUb/D85Dzl6G+92epI20t/hJzgTZJeFi96rwbp9
+j4oxEyr3GbJyIRsrDkboM875xavtIIKTP51SgnAJ1kYjSYo+hY99h10mWVNPpjaB
+6IZxi80WBQzivjmnGdstcP3xBqA54plNF8KfWGdpEvLM1q6V64ACSUP+bY5e7Z6y
+9Z9QczTBO0aEx4h756MevTHxzUREoK34HJzo33g3A5io5NPmYInaQZseDDEBxEaU
+EaaZrdlWwwfKiy1ukacBKudJbPoKm+mzfiOxOmef7Z9CJvrUuH9wTsRcFMQmGPMp
+vO6Kir6SSiUOXJtzcmf5wXD8shBy4nHTPCCN8XP/VlN1ma6Lggi4QwPj9xwRb69v
+B5xCJTX4wA4ry0Erprh0iQSohmm1JQdpcPveBZ+Jkc/9ZcZpDsR5JTRruzQ4KTLD
+qWlUUtIxERPiJfvbqgIKHagTDRDguM01x397Gz7da2qHIrSbnCUPu+mitzMkSJxe
+xPmUkycSBCnRf5neS4eZeGRa+k02ayF7nBkInuDlakjl3yDtLsXSQnn8xT0+24kC
+qUpFijq+D4+MhnEzq0zQUcaoyXfWh+A/soSeEzxuUeYuxi7ovrftvHrdByf+BHS9
+YWWMBWjff7/rCkgXupuYv5m/k3ulXOYrlWcHc0aMElbbSjVU13xk0XSlFT4EzRp0
+y/h319BVz5roL66qQTcLomRkzBv1T49xRP4CzhcxGGVm37NgjHzydkcr5tQjrtWb
+udibiaUdfPMW2Cox2C0LL5KtJ4r7746CWx+3F0KWO9TjY4YFv6xffFISGdgWdIP+
+orkcIf/9FTk3BhUALk26b/DQNIZ74N2tZRxZmjOD2pFp7wvAn+liJYC2GvQWhHpf
+i9m3aPpxomluEnHSVvy9YIuvye+AC+2nj1CyWWEPm8nGwm8MnTICdUMI9BY3VnbL
+hRGX+Pe3j5GC4IbnaPtCos/M6RQVgGhIqzd3Qxh7lcGYv87lanQOd/+ydT7wqY+B
+e2ciVCylN3n65PQXVh+jSZDclkuOFM2IPH0KZ6gorh19jcm5XWduoWtrLIuJdG3B
+ggcGUtHfprAYbRzZIR5YuX5AXnYhdcJ9IMmj/BJg2nWMXri3JNUAItWncRzoI2Tu
+waIhJEzoa8I5ufdiSYAF6gP3I/PpIukh215xpLviMUIJTH6ipPtkfpoKj2NCJbGW
+B/sq/tYXkkC12EnaJ70pr7gAwrLtyDRryarW2cq9fgUgMJu6+F/LPe8r3PTdClO2
+p2Fcv3yFkFzs5EZYn/P0nXHqY3Cbgzj/htEpy+ZJhoRvTtQdklNfp7VDAx8G3kmj
+kPYpvBDLGMQ2yNb0wb84g9DYB1dbnzeTizpqYCb+uELaTaudd5H2rIbsSOrJnYER
+ZkN8dzn1HSvVYtOMHYTJqd/6Y5giuGL+cg1jFIKsJQKuMIgrEhiC/cSQGm9vFGCy
+cNxe/Dizd92ro/RN7DtM5dPWpQEsHpFCVn0Bqsr58wC2k/caQAUTe9HYtq8Ed2DW
+lY2uavKfgnoNlEjbOVl71ezG+cXURNqX96h8p1isvQNITYPQ3l+ad+Oi2oNXj22s
+xSIOUdTOP4RCb8BVQdRtAOi9aseyrMBbNllBxH+uoL9A0E3LW+1qSbeLxGKoZXFA
+rAkAwWehq435N6Y1vClfUnFwsGpkRPJ7emO5zbj3vgaHW1j7+12Fk4CYzaWfXS6I
+DFcv8HiQEJKoqoYbmmHm1tlzCp0xysBPe/DyVh87OaDOhYU+dYSwDQSnLGXOSK3K
+kvyUsIo3GNHC9XOLjIQcK/1bfL2khAJhWU0RJw5ZBt0sZE1AunAjn2L1X/JY07Qk
+mzjuTyywOqI/KGAwFlPAMh1GtAPi7dW34Fo8w0cyBHgu0W4pDd4wCMGT+EcDZBsf
+DIQBAlFl0YqVzf5axgcSKBYWLtEXE+wB8cATAIfR+uoV6qJ+0pdLefzt7Mo63rzk
+KWrOuM5P8VEsVmA3FJHJvSuGYUhBzcyt/oPphm7dSIaXi5ExbgNBEUme0ZnCp7tJ
+mgcxUiOJy9XGuySuEnM51s1blTolfk9sGOfne/Z7n4qx4TxHwhBm/f07+KjTLtYo
+4X6J6aLHht1RJRdCalHslmMfNbZBcJAYIZmmGF5JXtNHBaG5yZJtLmnUkfbDeeo+
+wAL2nkJq/IP1cYzDGB8SQRHDdz/83KTCJvPIG4MjQMIkV6SXfNf+JIMqo5ooVvCv
+Y7iMosMtfUVOuvT+uzXfegmswiuUBxaUjMA/tEM1XB//ahy9QZV6CqS8X0pUS78P
+H6gJfSq1p5bHF4mgtb+0jgQTUbQOheAq7dLZ+5uLhgcSW/n0wi2fGqsaZJGoSo4k
+C5kwDONGUC2pYFCkXNBoyu0IQ2XCnyzcEP3sMycrWQvx+kX+SRamvCvYg/hb/Ix8
+Psuch3GEfrG0dxpfOT3rKkQe5Xf8rXopYM+mwble/2uZjdnTqSOOMdQZ4auHNmGq
+tDyJL33z4tDm2hMEdc6EFMPou4JXwKv4DRJsiYKODmeNnDuKGQ2WAuT87u8QY67T
+D89WlLrsEyZ+UbgJYgl0aq4J3GucKIMTf5q2cOLdi6WZ+y69iipXuoOz6CZb6UDw
+WKaKBHlRoL8NJMhQm9WWB5cKTeMLDZ+wVvIWZu1GsDSafk7A3BQf4D/rdoNSjcsF
+j/AHEk1FDbAZODrBwxUigSI5s0Y+DkJj1Pbz7QT+JLVeE22RRoV/qYGYaXA2LexB
+T9KRVauPhJL8c7HZ2SuiFdbqruyMzso5KduNZK1CEAc8BqiELK7ZABz+/OHAPPdt
+U3azXEEFFY7sjJ4MklXKKjni0Gdvt37kljJBpIfsfwK3brRz4OZHWeIbAO6pD0H8
+fYiAbU7mjqxcrWgnRLaD1vDAdWMqtLBx876anjhxCA2ITIhUXXb7384pGbNiHLPE
+dS/ba98dv8vaStW95wXrgRMZtA6sV51CMwJxhP+JpWfwRv+9Pr8Y0A4zuglT3EXc
+ESL9RWuzorfTer+0ApOtgrUH4ecybV8H9mXTQRx6e4I8E+vSvacCUqL7fPpEDZ1F
+BPOsNLX2mObZV3KayCQJX7Vrs11ll6q/r4DY8U8NgLCgHWgO4+ezlcUC1RUVA4N7
+zQfGgH8M4W4Wqguxgs2lJ5hD4boQAs2Ruzh2weCvJ4JnwxZePi7jeVJE0zl8GM+x
+O/wn8LWABsIo0gPgZy2QgqhRBvdYVQyntAVgEzG7BVCz+9LCEGH+eVW4FoFHwY48
+cYaxzqvYrg+bHsFP0zpc/CL63JnR8Py0HwtzK7y0/54CRy1+d+F0dbURflGJ7+R+
+pFOGXGP9YQD611rDMxyfV7dfgbx5rXuSH9V3Ch9MzsFyD2wgasfPSjXiMMJyhFHj
+Ra0Zsx9FYxhUsxsObCulAnl0eIIR3h2ExcxYoIR/Zlr6Za32JGyMzIEzLL5rDY5E
+Yt//qmkpQi+ALBunkwUEjIwgB2i3ZcNIsnuJQ/edu+bPMAvT9nH7Kz54B8ejS5ko
+dfUBwkM55H5dWFNIzXkUeWRDgMBDjtYMfVG42SJYfHJsquljo7RBPnSV70SA5GGd
+li/htCaWOX2IouSpvPFeJgHTLmfQlO7gEXZ3Sg+wC54bplOmGa5GZrl3zdOpZrTJ
+j8R5iPbHZb4EoMxVgwNNXIr4L5kB/U41xn1zZ0gHPi+ibUh8+dPP+gK+ET/bp8PI
+Orrfm1yfQBi54Jos8kHP/DCqtyVhDO4XjBg0X6OXg+pcrC3bZHHz+GPeei0naao+
+yU4e3CuhGS1l7wTW7u0VQoyErEEgOSeWqX5ruwFAQ/C7Ah3tji8U4OLLLtT/F17p
+DTuPxnFhya9gaTR1cOoB2ZFTocTbzn7VmhZdQcVrWH13h8yeMkbtTUbSEnMEAsDb
+AhWqnIZjTAhhLTzf5QiDvYCSsDIJM8DfSBTXJij2hi2mhGU8Uaq97Ky0j25v1xdp
+dTkkybg/VrJCHdrguNKluvM4u3qIbu3TMkAJR6JFOGilU87PnfB/vMNTVm4B1qJh
+88kR3g8HERm3g0f3538Y0wyvAtEFD0fSsBO0wi1kDC+omtXrC5p1r9HVFnqeWd1a
+vRZ3sQWimNhg4HyJ6iiE5pfypJVXujO9JaAQNkN25PkGuzZojw+u77Sr/Mfjq/8l
+0vwKjh5qyo/m90UujY4V3Q54R4i84LA29WAzHW3L76WpjNz/4swHerFykJirI8Xj
+jEjvETwtQIZZc2HKm60ELHk8pjtnOcy3NMSOIIY2s4XUtbK4q3X5Q5ucf1CX8kKk
+gi5I+S7Mue+/flllGgWkF5pTTuW2pw1lEwkrtDd3tdkLP8fdRtrhaZ6QFreSkT8z
+aPScxjdplSEOI1bhwrAy0BVT/6WERj9jO5y4FDWPc9IfrGAwtLwJ70NtRAr2rwRw
+LUfrL726xTVjoChPTDXjKjdnXAsA0/o/ezag4FBW8AxubC5CQXc8OMqdAssrdssA
+lQycvBQJIa/8ykXp6mRVIkN+JRynez30X57mnHPAL7PAty9pt69B4H6UB/aYd2dj
+tgFaGYybAVHl2Gek+JbCkC+cYKXk1iWW8KMbE5gqDnFYTSYPVaq1ljtKg7hng2Se
+h8YHGMqs1Jihjb2VokwFCq8XhnekYoB0tfxdN9vl3kAPPXh+IRZMSZnvM3nUAeE2
+XktO4oxoAFtpkYlgvTjwqiq0bGDht1TwuunHvtohBGh4Hwzpfsuk7bSOuirBbxl0
+V5Z4f3QZ21eHjnpuW2P7v8OctdvehgwvKcfIG5Xh9UkRz3MsY0tRq+UDRheH9FdK
+wlQPwr/rK9K3V2ZidVAhrJeWtpXrCkuJ/x5wSftFDGAfJOzZBy9Ixe7xNR5VI/gO
+hbYGFsjAPoDR0zI4OlMesrdUNowPp4JwUPw2HteOEGmT+OOYAUS+acYM0Dc7Iueh
+s1L0aaAI9uDteRJBYW9cffvgtK5l196+o+l33AWSyUxo+79B5XZDMHKTCwcPF13c
+HkexKsrQEzPgXGHenJU2I3hgGe/fSH1Pojji+NaLSjxKwfSeX72C6vmzuyHEqByG
+Y9e0Uqh154o5lsLo5oz1o0ODBkAFh3WCg9dgKJ8MbHYI/pSkRhagp73iI+heV89f
+VGYo/m8AmqARqMKxde1ldemsvJsvMW0CFL5+vpQWgRA5LXFRq7v1p0DY/hK/VgRN
+dP+GjqQcJSjCyo7tj0xZmmlic5NbZNFe8jV//SIfSuqTvzN/07k4dJz6g62zsZQU
+VR9VlUP3WTenYWc0ku50jVHFgxO+OUFS2nU7U72DNOqOnHcn+/2dINc43GuotxTQ
+qfx+UhTFdMNEylsVl+7RPno43/7ocZEgs8d34J158kkylko1D0wWqBpeicUtcFub
+LDqhPeA1vk4JXMc9IjoKov5KTAtPvWDZaoOU55ff2TcpyMPDPVXICkoeoXtQiq1t
+1DlgP7yHN23h3asBA1McPnbWwM3hgGj2n5IPLSXM79bAqs3/1ol4vEFrXhw97s1v
+mcYxZw+Bk+bzabQsK2RSk7uVFMu7T9DgF88PIpRFcy02Uxu3v1f5Z2cAVf2yiOwW
+JDlM362CRlXrIu8MrXSO3yo3/wUqiZYsR819l4Vs9WsDrJJFdFgSUKTB8tFzDgpe
+wK8FRKaukA7czAc8LQGzzs1qMymPT8kKYJx+kFp5dp2ypsCX5fal9HdcxOhBCR0E
+jXhWhPNz7HYzANE7WsHAslihICS8QxeZnenK2ZRsCWurdQbUhuL+DT0X06pwRiPT
+CLflddK9Jk0OlNLnlhz/K0+7Is+tk8OkSEJQ+r1ZRirDoE9Ft87+NQRElXg5fWy4
+Ur9aCGrHGh7jnLMX6qzImX5QdQZLKfYQ2UEzGhbZqFr8xHC2KItAQE0PnJwfOegN
+LjUopOdnu0e9T0VjD2MPyu/VKbb3ukSPrh99/66RqfFepVheMBGNlWtUBZmxCvq2
+Hrs1qpbRcW7EwLfygTuLZkCVpLZaXujVaRdGyzz9BebywlhUMbpA5IxwWYjf9ayX
+OqYFMzj6pproXD2RjJ/cuE7RIuAUiCnOgZLA8cJMYbr3L/zQcbHOInjYOcPcROZ9
+yilxTlxtHMStJwfXmFQrkVRusNnzz6zQTHJkT4/1iCoQFd/xsYuGT0RmhHZj8lQN
+G6YZHfOMGmZPDx/WJgts8QezncbxgDeBCNoRVdG7zbmyEzJBreCnE5+U4s76Teas
+zD+h+Mfw8Ez9g1zH3knkxxDgISL5NW0Yw7OP4Q3BshyNsy0WZD/MuRo6B/qTCLbc
+8ndVYDmvzKM3ZZ+tm9xxlETTopFHtPbRc0LddUFlkIA2+A/p3haQza0IcZuMFjxE
+0g1MCXMh2DMzhE4eGSBeK6aWK8+Lr4EHMHlEC6TmTWvTUC9YQT3V3twVnCF9CDNe
+//nUQzKB8SSb6uUtDmW+Xu8zyUbjref9bRnD9F+SRkAQ94itxypHLZXbZVv+an0P
++ekEXJm0xpwSkOayH6BA94B37E4hcjSFDcPZnbcUB9A5XjfGDtbJiDeJMSYi7421
+P1UZ6xfmnZW6Cxe0RK/Ao2xIMU+HGOviwrdfxwxZ2mi9uAZ+0LhABDZvFTAs3s2I
+AdYXNJbiDAW+Bz4+ye4asy19g/obKNyb36qe6lnXhYOZm2O66ki9Fa9xUZdg+DlQ
+MCO6aSSXsdFa0iCu9bU/0x/qQAEhyquMjfieIDBkAvjoOrwKjD/SM8rktzbE/MuS
+sDLzLm3z06WOX7tNtgAhivuXuXPmQw5TdNlb2N8oahTcvcND6rqmVcO8HHRa8OdN
+dJFbo8B4lwRhlPNe9ftJviodXVIBGDaX6HFZWkIhWtPVgIfTO/OvaQxGXssnO4RO
+d2EERJcU0U/9tST3Z+fixyEZO/FZsgVubXVnKTt0YYuLPn9RNyC2wWhb1uPb4dMW
+KrVfedEXx6xKpc+PaxvatgEr08lN480/eLoRX4AJJBgiBtWuJgB0iV21zmk2CHKO
+JCf/VrAwNOmEBzXXRHQNFJeZ+87NnWiLLmtssei/saCUVkHRD0OXRRoMoo84I7CS
+FAr8yujbWcUz6hLWpjKrji6wlgjeU59Fow+VODF00e/YZjW2wKz0Xl20JGVQVHmP
+poTji7pJh3IXlnRwRaDctXzWgmJ0USvV0es/H//t2j2EwWloiDU1IjCsqg55D6fJ
+63ccF+KOHmOKKjJRaVC/K6kMWRT+ZGEJLPHcReT6FBGCGxv+3kTMXlGafozjCO4s
+R+2IuOCLH+JnDZzyLBWqDCK6VPC1jkesWQ7d2UwlGgLlbhJOkTaEX18it+XYjeeN
+LflpOFUqIZK2+QsiROVIxihywsZP73m3tbgjZ1EhYinMDPhd6knh1VFBnx0MBN3j
+jTBmT0qqBpj6ZQwmsKmvw4iun62vB6pfPfoasNEQ0fGymEga/qcgIivBR86OqJeQ
+QEa4haglH6qiz2cWQdY1K4qF2CqD3ybJwjlcnz2iYQHfEkIztUD/ob3zunVGMx1q
+JAvoiJPDmOspk87FR9pXxmcYoihRzC55K4juxnkWCeXYDJ4wrvC/1UUpBl9bRIK4
+UHHlhbOpOCeDm5wJNT2RgY2NTNBi3FKjhQfKJlMMRMehxf9/w1UuAnnWXHDZ3X2u
+n5nzjU1zSL6wxzI4C52abrZM/8bPxeG1rehsSeqUwcV5gdl+BHVFSAMacsIvwRlD
+hSUoxjBYAVdPsMptgCWzKjTrlF5luiYldkWSUAWE7X+5kRHkxjgTX0u+Pq289Bda
+E0CdB1iLuy6NK/guhtoRAw==
+`pragma protect end_protected
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_eth_xgmii_termination/mentor/altera_eth_xgmii_termination.v b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_eth_xgmii_termination/mentor/altera_eth_xgmii_termination.v
new file mode 100644
index 0000000000..0949141c00
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_eth_xgmii_termination/mentor/altera_eth_xgmii_termination.v
@@ -0,0 +1,436 @@
+// Copyright (C) Altera Corporation. All rights reserved.
+// This simulation model contains highly confidential and
+// proprietary information of Altera and is being provided
+// in accordance with and subject to the protections of the
+// applicable Altera Program License Subscription Agreement
+// which governs its use and disclosure. Your use of Altera
+// Corporation's design tools, logic functions and other
+// software and tools, and its AMPP partner logic functions,
+// and any output files any of the foregoing (including device
+// programming or simulation files), and any associated
+// documentation or information are expressly subject to the
+// terms and conditions of the Altera Program License Subscription
+// Agreement, Altera MegaCore Function License Agreement, or other
+// applicable license agreement, including, without limitation,
+// that your use is for the sole purpose of simulating designs
+// for use exclusively in logic devices manufactured by Altera and sold
+// by Altera or its authorized distributors. Please refer to the
+// applicable agreement for further details. Altera products and
+// services are protected under numerous U.S. and foreign patents,
+// maskwork rights, copyrights and other intellectual property laws.
+// Altera assumes no responsibility or liability arising out of the
+// application or use of this simulation model.
+// ACDS 11.1sp2 linux32 Build 259 01/26/2012
+// encrypted_file_type : mentor_tagged
+`pragma protect begin_protected
+`pragma protect version = 1
+`pragma protect encrypt_agent = "Model Technology", encrypt_agent_info = "6.6c"
+`pragma protect author = "Altera"
+`pragma protect data_method = "aes128-cbc"
+`pragma protect key_keyowner = "MTI" , key_keyname = "MGC-DVT-MTI" , key_method = "rsa"
+`pragma protect key_block encoding = (enctype = "base64", line_length = 64, bytes = 128)
+dFEIxT/jq7ueVn9c49ro0Nnd7FumyUzXgUYGmBT40nW6EN8Vqf61IALDQjvPf8Qa
+Vfd4P3WAKuIM6BbqhXXsGsp9mXbbfaTHUncKIDYdpV4Az2iM6UUSasKPaU1nl3xd
+/0RTSPXJ1koTVcDNvxoyc3KdVUxIJxqI4ve5UTa+974=
+`pragma protect data_block encoding = (enctype = "base64", line_length = 64, bytes = 19168)
+1TP4/KuSKhbS1NE83Xvy3nUXUhhAZshq7gJNeXv98dFyTDe1jKN7V7J6AKeAOHEf
+cfZ3g/+yNmrO/4e/jY4+7TMX76cNgGpAqYngnvce0jfJoO5UYQjtAMt/EqfAGBaz
++EtkC9DEvh0NfFhbX8itEG69JC1UEzSQ2zaaaChpEa2OY4UrcXsiO/DJ52YY6k5z
+wD8lNi1vNbcNmNQhYYzXDsgkbNlgPM1KE8y2sfatOEyJ4rv3l56WYJpvFARh564h
+UsHHFo9Uce4fH3RiB1V1AmMD2ZRqlGMLehTad+Mq4+3EujT+5LS2YcWk/VsMai4b
+G2e2+MaeFWudjZlKm9cjfqqBR1Ebtx1w4rq+2aaUAnCyBfmQtt2UQGRxdluIIWw2
+7LzcZA22+ZqnnrgaHip4ZNjHdONS+V3fZtdC26k3uqIOdk1qNg/XH4b8tgeWQRXv
++DOZ4gM+2qMeTcJT+lpeVFquewXpESXCeeW4lH9RZfastXXIhh/S5YysLDp0cGeI
+ePoHxPLBkJJVUHFhTwx+vhgznQvbsuwJ+zByQH+7mU9eWrmLe1NvyGLtvbokJUay
+Klr18aEcDosn/+o0sTJz/VXkZq5ZA7c/McyEnu/c/UTIIKsJGyQqazwSj90IYNzU
+92wt/2EqZy+00VkKmMlNY1BVluCAiKIxtm+zYQjRf38aDmfmL3+D05yJKz6gWHgI
+X/Z8GRjCi33ESoKYSlLL1vRHNcT+WSmpKV0PlFzvklCYjvJDfs9il40qrtj1EVgP
+49z93hWUS7mSEN4JvlzNHrThU0KLgyC6Fsa6syu8gmpnyMkceud7VXEPNOmEB9Ux
+MmFWevnlTqJIram/nJs2URyoeZj5jeZDhWbFh0toAuQAwCos/XQoozqs6AKYtYD/
+2KHzQtT5pgq4XPYRivX3D8w5tDAXNr2+PFBm6aq1ucx1UUXbxAMsBkgVwHv4tqnf
+vVqPT4/1ibn+/uX8NwvXSYTJYVgr6rr5YyDY4VHXEkyS6E6YTbHMGp+aI+F5Negf
+TDCkk41y6yPbLggLqzuli50HNgVjC3cMw98zt//1z4K3y0qX+hJwOEAmUtx6yrv5
+Cdji7mZO4i3b+0a+3lfpnErHVqEqKssUZUZ6x9lAsLlsO1J/+5hoPPfztzCWmp/B
+7DvzTWv66I5XAbIMepqZGnSYHrAEkZcmuh9ZlxjI9GxHVMs40ESWUQSQPSAsI3oU
+6dNWPFfAPtVG9uu85KoY+CvG7VgIX84+vmuQhbB41y4t+sHtZSbKuVVWcjZNVKKY
+aayYm6V/e+HTrEgcKJShKGM52H8gsNn/2D6MnDPTnb6Abh/ljdZvhxtQ1gTzmbK0
+k9rayqIo3EUlzQdACixorouCrbnv/IjWy3kJ33b2MM66KUXXCOccDolFUGZASjav
+Qxirm2WVZpdW/grlyIfW5te0RJKWEN/cw1fBVR9LbPIZDEl20ZCqli2jOuZ/Y3JA
+gXwMZuFk5Odk95VV1fBYm90Qnkdv314PjS7SGf+mWZreWIsXhrwE/ftSqysWlPFF
+T8yflDX1QyCKFnr80yj7v5rh364lYiWH/FzR/Sx9tCoGiBNhJ6CyTlaw90z7OL9S
+zaJIkVCjO+CJGmlNi2lfPJKEqDOu/PPMSaDYNLlPQRpy9tINKuzaOc3JashgWnb+
+Q5V6SMh+VhzSyR4y16ePWHDSa8H8J+7H5uzcdn9SLZX0ybhVS2IXg+PiRCW2SbYO
+ks8xxkhPJaQJSoC4XGKM/a9R2CWWNOk3p6QSyrC7oGwVz2utBm3v7FfSXE0qzlsv
+8B0uxUlBnfunyDg6aebASgnyMnoThBgZv3BOfFVmTSNMgjo6sQeHJRrEx2LoS8Vy
+Eln2YwC3N6aZtIGJKbbzDRDecipLAg4CJy2oxSxkr+bEIOfaWsROfX1LJ+JGK1ar
+Sqd+eVcofyauZirBbyxH8IQAbHUuPhKvTCtzPUm0ibKeB6nyB7zjiaBoWuh4Um29
+7Z8seTMzz8YaDW86TavfL8opNUnw69jhqy0PWTRA+ZQQJG+ecK28xOwFCQVpJqJs
+yXquutsbEAu/OOnpuwugMwQCRYDBSoFIGh+DPj0k7paf5WMA7AFyDKAQpwYgjO5u
+iGp8oYPEMG2z0jUibjpDJ9p8K22pRuMIAm6iakz72SC9dvXxLvr4OsZdIO6gDRJ+
+QqxblS73LO9VEgoxIv7c2fNG+WWx6XGPG/I69tzn7uQeUC27nWgCsj5nDEgVHmla
+LoV4qrzwIlP7DVS7dvfkEkJLnIF9BjC/LF8HEx71uzmfTpLsbiYiIu+gu2giYdfB
+t86FaWjVhEFh1gZIaQ2SwxXqQzI+P1Dj+VhIo+lufYvWbU+0r9AeVLQSuA6zYL4R
+zwFeqSPfzC4YS2g/2Fl72zOzDQvRpO8SekSCEMN8lPk7Kgmj9h9tt64qZuJvBnEn
+UkM767eU4tHllX1kpRYmMkK+yo5LnrXnQnJrOcpspgaPcB9mNcTnhLEiaeIF0gSM
+/LHUAmRjQs5RGMw6i3Npw32fhzEvbMEfrckN/m1fqbo2b0VMcqR+2ypyRq9ALO3H
+XfzXKCVtaA1e15vTfZsFTJ0eZghSjU8OJbYPlRUrvDwzTHigyAPOKs/aNVHFrSdw
+wPe0vDgwQBDiGny6Qgtq1aD/ErRIUxRdqPqiP6P+YMpaD5iu3xfbDAJvMdKyan5k
+FyK3cMkWUbylulhcdXTD03ECpKwlVo6/m+E15NbBRF6hGDu14uDuRq2rfv5ZL/pn
+UDMz2J/CPo/BNFHwBSFhrqtUuj3wIs3s6uemzK6WC2cvqe1aLwE4XYlCPQxe8qxH
+mtyCFHM5IdHykbNgH/HPwjZe/YweAuL1P65VLBPYWUb7yn8LH1rmEphmMCcr8ox+
++oWL3v8WM3WRzbZDQmipnZcOreLLgc67XPwInNm1kitYDt/spASECgmx6eDoYN+r
+ROVlHggusBZ4WjBY0q0S21pQAlCaWljAMp1THr8vopp7ZBXgl4ZZbch2A3yybHaz
+0Meqew2LNckXEKOUncIV5tVJ4QYSAWNuvNGjAPtIsGgH0/6qnV/+pQFk1l6l0gkP
+vR41LmnEJRYeXKp6/euSBY/OAoa+jR54V8ovufn4nkSUKD1fFPSTN8LDZVKA+S8B
+V/KIJ1l1Knpp5jFpNtFxEmUnN+aU8+rLZ+O5MX5ndbAEd31fiHjO8IXpXfpIs46z
+xQw1ggoaKw+4Hnlaoa3GjIcck55uq6y7chjkG9+IkjeIOCz5cXQ+/I8NG1ckB+Kj
+n73Gd4CwcyiILOqFoaLKMbRXmMcJrwptdt2d9w/o3qsNuwulMSVxzK2Yk0mBS7uE
+o3tDtjxEX38ztJOkDlx7OhtKv7wHDKAVIuLgNQ9cp9v/1OvbnG1WBZ12w0OcHWLM
+iViSOP/8xcboIjcsFRNmupBX+Uwhrs5gn7zVJ3mf2++cBnliRi6igbJlGEQDp5QP
+V85Gn26Ll20q2BuNry8IdQ7TaT0pAmaf5vvrxk2Q1nzDAdX0tqbuj93kzvlUy5Jr
+g1WPC23bEcW8etuuYA4hggXf8v2E4lm30ZRCGxgyWfycgMsA8579npSdjUbpsiU7
+xtj4PyD1PXNZGvjQjqsagNxMOhb99AvUQ3WVcwXNEMMoBJBP2AT5TYgvqWbDJ/Il
+uwVoR1BRcxWqnH2COvINCKygo5/xK0disFOkoh3OHRzRpzqCF3MsEIWThwFoktA0
+mvx9yWrSivj1v3aCbwmxuPRb0xFXGwSByuwuYzE1eWkIgiUHVvSUn+HcerGnmyWm
+ZkrKhPSvRBVeGbr2PGZX1k4qlKAXghJGffPRL05Azi4i6wF7h5Aj/MgT8Mi2i1hx
+cXDu0+GeB5cX3fN3aYtJXY8k2832cgzlskyVAw5ecPYj+iDJQ/8J/UULfvlG/jmv
+9h7sxCtgX9w5XbuXBhWgYx0K+TxAMAnHFwmiepi5lLjmVi0HVEA4UEZka0wVXXEx
+UndVEUCh44ygciOo9z975d/ivQELndcL22HjyVTymjYmg10/HiY/sb7WWIi8uIA+
+yqME3nF/LOWpSIfFAm5rwn8KdZKSXlht6gaWxclbUeFXiKMKBVfS3ue/rGm6keSm
+RZmi9r9Zsq2bCHYA7y+tF4hjkZMwTCSZVofT1Pli3kQlwxjQBbzE4sbK9HNZXbV+
+Qdih26mQ4t5HHdPg0hVbG0aLYRLW6mHOWCLnEKTcaPTymJKttfWGsYRnTMa6htpI
+cgXRNnXOAWNCPRUOCm4SwReIW409d3FFyIsNGstiIQzjc4dqTDAVcqJmLk02MUY9
+vWXVTlC5t51//6UxlJwkAnWSdX72edyBdtuz3hvHhs3ADDXPEbnkJKIMP3Ne3LMN
+FKjZitGGMOJgK+yorliLbYHR6rWsdnoa8uOifML83fk9c4zmZ1ctRJQLx2TE5yLy
+YXSbdhbIYumrXtzR9N8MSo5oov71QfutTWvbGH7PupRP1a2jRKKWF4eMFVs9TGgZ
+tAOSAYTSeVrN01b48IRZMEeVhmju9wOf+wEqWPH8FvBc0KXo551FYSmzP8//1A4K
+5/vyk2BxCcftKEN+EgltEPlZUPEMBFid2wIEL6l6pn9zON5b0JFTxq1Abnvot6N7
+etva2mBjewi1PE7VZq6AjtOcJdED8RSYbG0ez6z0SmlB22Tq37kMJis/zaBM74z2
+TmLgCtygg62Jns2ALWKzveSo8snXO9KH0BJ/7h/+bQgT8k347dpoqp/6FOXzxAXH
+/2fx/blMc76M+sok6H25ig8/U2M82TjbEsMe+ynIPgaq2UV/PA+cjyZKQABQOM/o
+15ZHnQj3liYwOkYqqpT3JFI3DL/8jrZ1dBt7JTB1mWnG7IP+cMUXy+Xj6CltFy7T
+yItjiL2Z+QeN9x55Grzudte5wr5qa0lNldA1J9zWhADmF0RPtpvbnzkDMwtkkKmD
+hLgIA/iMgacMGUzgmNz8PhwiUaX8eFiVI4ExYuNrzYzGpmryX7A/YHVNQsBwaIxc
+MQiYbGMbcorDqeG43n1EwT0LVx87Zpl2iJEXL7DUXuy6mk2TavLgdAJVLJw+luNk
+fvEFC+c3DX8TozJ3IVtVhe5HgElDiFralQ8UKrmTAovcjDO6dzCr4ikoDK4UNDDl
+5NCP7FIs6sTprVRaSMDSC07o/IdYOZ7Tm5NMi2csS/Pw221/ivrW6Oh401qreoum
+zJ/+KzD4FIs0x6hXAEBR43h5rREVz9BhMX2bbMft+Ev6RyxVx8BZWYmtSJ5jFEtw
+q3GyFcByJLXIBN01c3eMl2oiVmVmM7/X0pYhmRrGr36/JvVfKTwScy42eqtoytmg
+dyfQ178tW+2fuYbeHHDQ3RiMZZc7PHEnnsiFhEEyz16GQ5DSfmIUMJ+viQH1EwO3
+DFA9c7cV6q+NC6TDKTo9GtiepNB0tOgXhGCXX6Jteek7Q47u5CZK22/4Sql2kVeQ
+tzmnWkgOSuU3ICdguF7EBWP+QsrFEiE7F0PZnNGuf04Y1+FPaLpo6DgmZEIrw7X1
+6BngvQn5ZEZOjkpVy4uZHNBBvSPpJ/D3mCxEJ0YGT1PuGoXrPktuunmMv2A9sp9o
+ZSDGGAssb8g6xrAlta3PefGObGUywvGIFL0Yn/VRxR5ntcAy4Avx08N2FSZ/P/Dj
+tqhUDm0FSPZXO7QZjG3zBSJEX6ZEi0aOGz5r/2QQhKBuEejFXOAtUAoAjPPVjTR7
+3i2yEcEFaOrgjBDqO4e2gOohBOkxdoFtY3q7HOzJ718TAMqALagjd1fYOd10yOE5
+oZtIqmUdapChrXqrrOBKzrd4JXqGyVzHb+9z4m3tXFrJPoSEd42P+95U58vVv+XO
+dY414uhgH2kL+EzWUUBZhRMypC2OZHL/EiN7KhRG8DgXa6XaQloYJhlE42NRoLrH
+m7VbhFyYG8/rw+h1WQNvyUvmAc+4DZtF+Qsl2QHdasmnYMZGFmwhslT7Z5sD3LHc
+JO0ygpSIQZW22OcoaRebhY5PkHHngkk59xiacMxkLDwB9cTQa+NatW6E7XmYPNUY
+apzCODqYNV9uzfPqTH5dYK7dYMhzP5wt5i4gUu7BV+wcL2wxs+yemQkmZWST6Q/n
+yNZHPFghk/LXzNriWy6Ph0eqKkHUyi1vO4OH5IEbDAM5dZMMa1wr1omsvyes4BKO
+u6t2YJd6WB8XKOv7bL5DXBZihDm2xULGZ9A02kPQjH3Gjr39biv6uZ2XvDiJJbkS
++ukbEuiAdkR2Cqt+1VGBiKbo7mQdaeaRQpfnfX0hWyVEGkref5fJU1QYCJI54wU0
+v9mMc2/QyW5cTF0WuXpuRChm7x6kfYO0a6h+Va+88cqiZ7cHj1eMdDPQzKBL1MiV
+EBxHYBB8Ga70D7GmcGluPZ0jKR50sSQwLMhB/pK68svQ2atO0BW0GvrmYllO8wwh
+/p1QRqlHS78nBWkT+Jk6ji/5ZImz/6rSmXsjiHq5a5S6w8eDNylVFfBhRcq58jCX
+gScn37zIW8OqYPN5Y0zHiLj/IkerdVrCo4Ku20F5ZIoTw5wp7hfmi3yIf2mNq0mS
+B0+RmDXvgo6PqVPdrM2KHKxOsvsXurGpG0BhEy5dkZccCw/mG3qAM48mrYyzLzRG
+n0lan52fN2HFUK/4EQwQjxhkTgIDfXJ2CnawLU8I1gzGBHRayJXP9qgljKdyKguc
+jAgw5oJ5kPzw0gH3CxIPkFDpmxA70wJK5NjPqcFExnIKRBxzTPYT6tJtqMqFaT9O
+R7BKGsfFCu1kE/p63XqAF2CJeruHx4+nyQGKfBL4VLZH2i3OjNREY5ZQkvncvrMs
+zW/gpZWkpfoIZ9pPB8VmOEa5GrsBSldEH8Fgndnew09CXn/F0ZCoqgqjSFy7Rbxy
+kZW0wVOtNcGPWFvPw/18JlVE2VM+fd2TD3E2f3lEDPwq6a5wGuhxZbMZirFluaM0
+M50bk+/aJoAtOKKdfi/QMdsXUZDLXSqPPMTMg9UjKHKUkeOq2zmuEsvkekp0+qW5
+deiKF/DLH3V9Np5G/23FL+/IKColRMzd9O0V/88m+uId5NX5+x5E4S/57BpONhrY
+h0M+7YH2VpKv5NCHR9gG6wq/rUgf5Vo/CzNnvPtmkzs3H0MQm4n6IaI4rBfeDKLO
+5bUrFnx69NnFvwhHSZGuhVge8rf2OqTevqn6V6eM2od5Vq018gCDhwMEkT3apX94
+S0SWcuJJnKaNVgzh8uul8p3ZFtoPh7Ru98IM4W0zHmv72aGds4+lw4QKfSQCIsWf
+J6uSSb+bKnOU3HQ44zTtx3lVgHPYQqaWGLEB0udPJu80dDZk838cfd3JxFv3ZkBn
+y2a5r941tCQLyl1iTIjbB2YDQzijgWQCmzewmFjU/lp0SC6CTxHX7xSdUJpJtLoV
+WR2RPmw7LAda1xpBYJCBCF4ApIXjqLHm7cawggeLqdGBfhLEcI2q5mIb+VtV0Dsp
+HcLjNmZDMl4mcuX9lb5a5yjvRttri8y1nWVPEvvsGvB6xXQiW8rJ6lLTasByxn/x
+WVBeGZlQiKIJtsj/kyUyCw29TLA9DEhpw0zJP0T/s/qxabtr3j5x34Is3cbvh999
+FnjnXkUtnw+6tzOZGoSSP4PvLRxxBDH4STkvEgtWrhkWCliuP9xihMTZ4Fax7p9s
+e0D7DJWM1/6vNHJsaDnITaKlAwk+eZ+DhnP0vgmZhZCdVcOMxAS3tPMYwYP0RnJu
+QkFQpcrDkDivOaF9xaPoo2H55LfWL2TtCPtb4H7ZZ9FrUNlF+kIEjicjYnbRRuoh
+XbPSnW7JEviw4HrvjE2dyX9mXio5EaDlS56kcnf9yajLFese0JYDir9vp6I2R1Mj
+nFcp/HyTregGBA9uUUSm2m6loVgp3lQ1lBmJHi3Akmvut5/xlVLgCVtEwpkie2sY
+iuEVkK0cZ0a0PVcgPBKKpYcvlVdhND7dc54O4Zq40SEzy/bWlqkC5ic+3Nuu/eW/
+eeweDnMVE6jwCcgbLUcAyA6CwCocUSw1jLdW89khlYw7+8dFjUBVXDqhE1kuRGjx
+/0p6D6Mw9bK2DWl0jLjW7Nq4XvkAABERolmEjxZQoMZccFwGnMZWZFgSwH1Wk7Aj
+Grjvxlp0tbylQBCISG25PgjEDT/DgHt5HzltBKLHV/9/eSdMbRyip8UuGFW2LcBl
+cJqxRT/K3p52o1/15FTvesqrD5tDH67+INJFrJJj+yjO52wO+MXEgpz0sgzCUw+b
+KzQfKT2EHSy56Ytl+tpyDF7zECw8LuRuM2r3G6cYXHpcAxXi1j5ReJgSHVjZDd1t
+SYZtuOHCP251nWHHz2QfJ+o1uhskh+h8+SB3J37pmP+ctLGA6gw5eTv0GRi5l/5h
+vTA5DMd/S2ohGJXnsYjX4I7Esc4oAcM8w/sLMM9G/2LwLA03ZUyyXestoPZFzFVj
+YS12RMlrZCkn0m2s/XE5Pe8KIkD5cEolcAwhJ8bLdTmbfmgpCtT50UIbkmuBgCDZ
+AMpf6fVwk73fOxJZ1dOYV33rLiLTn+Qj9OVBCsl/dcAb5ocIC8+4V/i4G+NmaQEb
+3+Wg2rI9YOcGEqCGJ0v9ZAKViSyDJ6W6c6uIaVJGC4ljMGq9wpDnG+dv812SCx48
+RWZRknFt9NojRPGOM2QoG+/AkMRfvocS/kSEEI42grGvx3BmRaf4gJDBCFoFPLea
+uQqUUAmzngNbQXeuAn87JIxyAjjQsAJt14/t6Upz1shp3xVLUriy1L0IfIK1nu2w
+T/6CWe74YZih8rajqFQRUaa1y1haBbtblQQDHgNkEmjuz6pd1+Y0Vhdn391Vvzs7
+aTwCj0KvM4ykP3oIpc+DFaT6wKNMLaPS/71eCBvybN7IgQSKCQ9w7gXGeHlL1Yk0
+S6pSCtTIQggRZw6WQM7+WaKKhqZQks4mGhnvtOMWNhtfJIdQw2t493gJ4ISYYsjm
+3e1+UOCbgO7NFoNeNqJ6of0wqeVZcyOn2C1n/DuUPMw/RSdZlGkN5zou6VJ9ubQX
+lLbEiSeumHuWY4iOFwBCYWqmhI3h/AjpORf1bYa490HtPBGbWd8JeK+oWGHMyq7p
+SXZPhRQQP1OCgAcSlI1EI2l+1FsI0CQWFHTyi74+F5G1amW9K7uEHsVKOE4UfWE/
+6jmjCIPfqopqdSinDkHQqlRTJCPmb3HH8CHaUUbE0BHFbdTb9dKX7YwRnyba2bth
+Ye4ld8m1m55nFPBMHxBh5KyEt6c9hUZ8qUyS2lrjMAS6tn9QfLIugXWXNRiWu7mB
+I76bI8Lhaf1SdxWLoIEkX1/9BhVWENRwqTsvk4RBSEHsuew9x1nrB7PPPVI1ZNMt
+JNUeSp1nV1Tcor4YpkuQw20KwnjPa6LCmMXugWFXWo6k9Zsmxl3HAGN7KFADAq1+
+lJfMAP3NPOWKDMRkCLuqio0SqIqmQ5fF6HkpHslNgl/03227ejjZiwlRMdS0BVMI
++C0819XmgM2w58DMxVN2OU9V3+grYNMNzeLZtESoYKRPLUc/4TzXvJDUIo5U2kLo
+WYLjVTV1hL3gjWtT6D419dcyv50JmFl5YvijAlWdt9gHP216MG1VmtJFQyxZsKcS
+/SNXOl6ny/TSRFa+zZ7v/MDthBCYdNj8G9hO/Tai9DzkepfJ0PEH2i3KWLpnHfXP
+BuMlHfdEZl59NZOKjfzy6HYkCVKihjwRkA75uQgUw4jZTsJBJlyNxBtL8S/QPEDL
+ZGtOE6ihPyDyL6oyLpngkzzx1cBLOzbxUXIEWQ9uAXfrVxob2ysc0pjDQcTyffv6
+sDpSePN1nW/3GjY+yxd6qCHsjMqtgPqo6Bhpl84w6JbPuaY/2J0+EctDf5H0WdKM
++LeCyEBOjlUwAibbRGHK9n5/QO0IjrgtU4ZZUUZ0eHbFM+NQ0Zt6E6pf4S8G6zZ5
+LU70SsjmWvT7PY2pbS9omlGkGdOEz4XTXS0Agl7sjeZmjAF4Zu3lkLNF6zaEgb54
+QYHZv3F9y66oELgOgZVnzw+DDZ+TGdsyfNJMHC7fxgwHXOOS4ku5aqrVFimszUzo
+Esw/c6VG2ImyuQ2tcTGWJ5Xa05sX5K58+BSnfxvI3Ffyz4Elntc6grOATjPpVAYQ
+HiaNc0XrqTpEHrhDUo8RHmJhW0ILrFmU92TKEVpOiNHjIKP2zSvi22odJwEuV8+h
+DNbtcWcj9I3B5yfhbXR1OvBl+pHO9CIc81sdEaBhI64nvaQHdJ3Kf+Fm3e+Zo3MB
+jGfriMVD7hVtempN3tN2VV2n3yA9JUcq7czogPUWWjp4cTp+w3D4GNCmCu6KC9w2
+5TP/J0nGu63VWk/yJU89CT+jBSAQAvwD6n+aL8b1AJzKuX4yb9fKCXc0ZSMMbM+f
+vnrYDSzodBTN1trgSF7Rl178nyoE6wBRoUqrjpD+s/6gddOh/bzmF3Dd/R6EMz7J
+a8sMzefXKoc42UZ6EXYEBzc8zjHFXh9GtDIo7kPwC2KhTsvIvrC2XwPCdfi4wQ8g
+cZC/BLV2YhkPEqLNW/PO4nJi2Z+PMbWH4ByPQtfVF9pQATeUDfjhJYlrCpQjJ17l
+DLp6K7uq7R8RSAHewFa4gMgWbGaTgXYyn3zN8PTd/Buy0iAgXL2R66271mK8TijD
+8uEbQJn9gwyq5zawgyWoIpAJo+KEPRoYFW80UNa9ggzkSU/L69Nr2Duc7PyQZSjb
+pmA+dyl7Dpwj3gMyVCYiLIv04HYbZpmntBcSkRNlgeQj0PrT6jJp6nBmFOEe6IxV
+N09+zJTWmDRQvDnU72tV/JowvtVzn2QhTrDWJcTf4j6wT0xU4tTirniV//nKnaME
+Ped5Z07sjJFIlFCeuZf1XNjzLDs7D4bGn4d3BBsPLdaYGVYU7NVAHuJdS8Q1dVsj
+J0Tf+epMIP5FQWaKJmq/uS3s+fy/0IDEdDlXJAjbAbctmIkGQLGNlSChLNrWo62S
+PYjEpkBVDRPds9df71ZBqfc//XAaCVXQ+a0hpadoGSSDzXYhHgdnaZ92RFycjJBo
+hhN8mg3MvwHe+YVGhpJ3XvEGjza3VpwAxnWf95rYhOVL5PqzMw+hzD4E7UrJrAQU
+JmvcZxh/7i1tG50zNMHrJYVB9czmny907LjhJpvlPB4DGAvjD14qICjnPzWDPOzl
+UK1WVzF2ImVbqj5cB4nrPJD901Jzs6b+Mmd705toPm4ClOjvF1SOhMN3fvD69Knr
+e8G1XWkbPCC13PXILN9q7RSTIDx7vsn/fSh20ljvevANQYv1rQckLMkF54hOs4Vt
+6AYZTR/+NHaShpUprGp9UtMLz6RVy8W+klbFnGN1R/vVU7GDrokMuOsEQsNWmw8G
+0ExsB4nLsV+yBFncE4G04H8AO+ThYl9A55behvGrBE3n9AtvPgHYDkReXB0E0yP5
+mM5ZahBjBAnPwEzfriHMeXWvyPskvtv1t3dPKeDN8Y1HmFO5oE6CASIEg0392EBy
+EQePG8CPw0rwTuHsy2mBJ9I35fga3NHd7eSMHIfOBnl0dVZgNzAinhjHbCXOPPLt
+JZS6sVtvotKcNwz3GrDM6fVSuK575KQpo5XpjMREMzLmgp7jWR+IqtawjXpzjsDP
+jQJSYbgsO8/M2v59bXXoumrY+rNEPzRfK2sOYcRxsazYBxJTTdany+Y/8AWWEiJA
+RSDP+DZVoiCdMvZHRMPGj0aBPQeQ4vkNaidmEvxUpPcHh4PiwMr3kyt22uhqcUlF
+Pg52GWW9+EKwLweW+CCm9vxLyWyhUYEFY1kP/XYJzCqL+X+wTcq2o1/d//1kpbuR
+WNBLKrBpp+tWfkZ4IOd9vmP5VC3yCeT7S+Dp6iT7IcjUxz3jcu4AMye1qHqrvAjL
+9Ob6Aava6sXcw59Srit3oay/2f3u9lBWTunyruIaX/j1N7VNj3+GUy3gOz34GPFh
+IzcfNRGUIHjAQIaLKb5pOLI8aIvHKHd0hSkMz/HNQieGDQXDAZrHh36iTMfb2CkR
+hk45B4khD6DFSKFjj0cFm8yAaZ+acBo4u9zf1BIyLE7hejdY7rym+0nKdF1aLj1b
+c51fHAEZoasvVY7PFEPRTd0OzWiG8yl9QCvwRSTYlrCWXKwjQS9VLlsenhXdEc3X
+K9vybbTQEmpRFyNaDTRXPOK/1xOBzPbqDtrewWnx3YlzqSDdmYJ2KSN7n76q2uV7
+usl7umieqnKk4y08fRQvxpaSj/jqMzAmA0EgEiBrzbjdjKjrcvwnLGDMGcg3YZ6k
+iYamPIcxdTDN7qBpU+8nn81uG4gvz6CM+eWufQBpOqRwZSjP+4Rtne+3PN7+cZoI
+CvY9aEdMSMxieh1J24wRGqDmD5SNimQQixeWilxCI/gN+9hba5vCzDzGMX3fQULr
+tYJGHQb1GDuVUUPH1D3v2EMByZmcJoPFDVEr5XfJ12kdEk5/pRQufegMRPp4nLV0
+TslmHtm88N8bDPznVZzpPTNbnnos/u2ruiicchtz/mLBwxprZHh2POfquKLyO6rZ
+JRDq0pgpvCKc5o1YasNkNkEi5k51+UKr/ZZw9cJr8N3WMeEuwvc1eeXNvVuZOFAn
+scx7crk0O1WWIkeYA/c7nUVW9Wn3/lHq3ympog2z5/Z9JZNEUrInHVNtpFgpRlwv
+RR+ZaIcUOKCi6vdA77yrjM43s1/B29TJ0MlmkgiB4K+JefmGdbBbyCOZCOS9ktAN
+C0ZDgi8A9oh6mMraQpT/sfpGmcHmrzyK7EjLzyrFCKgrAw3so/VDWNjwELlBqz/k
+SxaDutrG0kK8z7I2zgfbNnPGTB8Dtj3WD9aEWacYlqyB6kLcikV005Qzps2spFNh
+Z+QlXwLkFjabzWeMAfJmLoEPv22V7itj66IsyXFuZzAMTURTfkkiKOgh2wFeLPBc
+uiIbxNWdXX48wwIXKlLmvHxAwFsWgE12F90NNzHcCW4GRnv//dq+SmeHjMBnyg+E
+T9+l8I6wIPbcJCHpdZaqGPl16+/jd+G06uck42NoSNZorEovrqOZc38HV1QPaGnA
+WyoG9o82FYWmhBvZ0TsVoK+5hW/Yf6J1E2zvi8tHdrdaH5pxyiWJPcmrFPcLDXa2
+LvNRTpy85ZU86eYnFhpt/MNsQTeBU5vOUUuykz8nQMK8TiZEmybhjGOLiSxbdFg/
+f2Y5W0aShSn8vQzSLyxLKBL9IhK3CTf2qgtIKbs45ui4onKZ9JGj/5bwuybZYnRT
+eRBwOY1VQCgVJPptR5C14NQ+oftEtEL180aYH3teDN03leZBld9x91/Ed8XgqwdT
+HX5OwrcKAlK9TIolBX9MUJFGyqPoeqMoxtNJnLhDV9GGIbx//ktsOWw1Nyfo8oz2
+f6flZnUD/ht7qkxkLj0RaOXw8XyrMLAIZAI04dPGjcH65a4hlN8ilTnFAx6M0eeN
+F+tQEB4YmXOUMH9kUBpmLjTWnP/Ve863S1olvSaPQEPEB0jA6mOLhaIw8iGTwiCx
+RNL5X+eI1FVEKtTxwYgSrd/acf2aRwRwAOhx5KaWImO9a7tOulOtpya758doyLRc
+DW1W6kOTtlNIJrVVrF0kUMTM7qL35wrvF3RqptAOlboJhJsVQhQpQ30cFn6zqYMs
+j+BhbZ1W5y3SRJNf/sdvVXZBMspwh1wG+53hfvu7CNgmt7Q28L3w5Xao4ztrrjVy
+Gu7C5RiHNs0Kf6eZu/F6w1vjSBFdqd0+TdP+yhSNnixhPhQaNwiJoC8hIgBKuTiy
+hvch9gf0qXdFnLAeXpfw0x3gSotQYnq/4rSSMa3DUNk0mfGavE/93/DHGNuT5W79
+IvaVqf9kP9sjYHsCZARkwZ6HT4DJHcyfpH3hSD8laMYVLP3kqdRpYGusiXqPwiLM
+dbWHhmo3mLSeyHAyIvW2oEpYioCteUd4bUe1if52Hc3LMHFUHNYQ7S7he4FeKf0u
+jYC6CuZFaCFPzB3XjMYPk0WJ7Z9v3+7dxmu4N/tFL/+8cR3Ktrc+zZOLwUpL5SzT
+GL5MDkI5JdizH/MdR2TACw2PFXvszf5vSYna8GhPUKqtuU+lrLRWSfE8cP906s57
+OvxHwaYvGuQrj6M/mOngzNqw5xGGkJdJHTLV40mOvFwuWeq9BLW8vf8c9SZR6YLI
+9sGBakp8poM2uKgbsI4gdr1rbWj4f4+fuA5bzL/deeV/qMeUVmco4/VtynpxiGW/
++GMVcTlzg6NRaQ0XNXmiuX9/rCiLODTlnMmc0dfBr70fGG748IROx/kG9mt5rtLV
+BxMbJXnW7612IN0xRmI+y2jOV3TwetzqE8cVtsmqd/PSBdwdXwCswPryxoccNDSR
+VFp0zh3BonBv4sgivyA9El5JDvV6N2owIVV2FSjkLljMWohMuVxwyt/+tQwpWKrn
++Gce5evyzNW1KbdXd2SzLVE9tKQtRNYLMDt+yCzqiTW6RfnIuWyPoL9VDG4yUczf
+K16scrwVqgnk8tAKI4D+iY+5+DaHKFf5F19fpBNhG3lbBMWeFqdh6xy7JSewYhsm
+v5nv/Uu//+fcTg+G8rLIpPPLuR/jFQ60P2qhaIDm5nqVr9Xqh5XrIEdKDnajRhGA
+WNJlZCzZoYZW2BuNUkBTzTnGZ0JBfOH5MauPa6KZP2qqvd0KK61ezl24vVbzvz45
+HgBmQrSlPSYW6qXHRhEi/JE1LMJVq8HhjGgUEoL3tLBwylhw10W273YeR9bfCWKa
+DFTItK/ssPGAXKgbhVHJWUGw2iwt5RKKWlpZIeAJINqiB57CxT/V9Jl9Fr/MUFyn
+GM0ShLajf0HwRKHTn+T/CKLX7+lsAv6TaZ4RSmepLeyg1ikcBJSGykiy0uDlg5ly
++fmEWmCr8Nfu2J7/TqlJl44sygSuNjy7ByoEU57QctNbexsYcF1Xmx/uzbx+R+3V
+jo50TegBEJDsEJuobCoahSyMtWcMUbmIx/Iq/mAHBq9mqUQ/LlVB+uz3spUf+KEs
+Xycll75MITOcYJST6UxfIXBslS/FGzfpzXaQQmbqlG4LmACG3qUCxecU3NmLWVVp
+oKR4X6En82kX+uG0fqCGvvQjfO5f/2sq+UfYIywIWKNqPiLMBAnLW7RC1c28kWPw
+e1CC7y5/1mA/cp5ULXbYZaFbfF+77f1AggtY4Nx6vi8UlDdA0N8Siv0PqAtBYO1m
+HOgFDLmVhjFYKhx452QhKV8UlAr6St74MU0Eq+3tKHwGGuQlLhItUpO6M89WxPbe
+zKAXnoshwXU9qC5Rt3sEbyNww3/FvQmGJCC2AHy/yNPVTpcZIMn/xLaInrc+/6dk
+ootkaZPV+zfIlg6Fyfee95emVpsVlqM+5Gue5c8xEwMxtkmgDoaCP3J0g0poz1jU
+15nZRzdJd7nKsiVn7D+E3XLa66eGxektmT2j+EyiUOEAQVFMQLj2EvxlVTdnQ4AQ
+Iu9cLwJMn/7+ZNxG71bq3zUOi7wMpVakV3YhrZQnFn1GZZMyOHzfr8Kh+mxAQbXO
+gjL7kOWqEzIKGF3tbBQuXWtM1in40969UXCbtorHqoFs7+mXGKgES+EIT67lfRuE
+O+iDKNLsGZiwpsnwYHSdWzhJWW/ZiUZVv9umJzS+zUV2ltEyEOFiQWTmgirp6q/J
+rrGv0XIKiAJzpLnee03piwVrX/nRid9dZEoqqBPReZDqlMMEyfN5gAgUxjB4S7bg
+pVz71hre4ufz4MXajW+pR5yOnbh81FGp559WeL9tYlz3DapUtq4mNTHAIp87atBH
++jtWPgc8Ry+lmTklWv0qS1ldqfh/udLJ/FGtz0wABLVy5cy5SKZ+aemHbYEROZsU
+NpzWG+SwVq7VA3L2XFXkBFBSOzHm9KAAC+gjcVZkYQw7E286tPhdtJqehePmnuDG
+JlIvbNQ9/DIsDt9gwuFt5kQZXiqTGQ3pogRiUcSJR2v+hst/YBxdtWH0FlhSWtRB
+NjPJRVH8NkQVKH7jWauv3LVKyup5fZoVloy9T21t4IW2sqYjE32u/u3CarIdhbsc
+ULtlFJmVl6ETFg+Pd3xeF9cHzmcfqg/RVf2JXJgtwZQWV1qW0kHiN4dbAQybXgUw
+VN/+ZKSL45uyDW1T0cLMGNI/AE9Q806Ro9Zsr12ACa00fFKDUONNudPamxPnh9R9
+S6OZhr7AEC/D+RKud+LlI5lD62gaK0Ftt0/bB3WILCThkg36xDikEzrY1i/kge0i
+ynVECpTx19HsgpkV/7MPFV3jP4ClZkCoctMaJYJuYAxRtc7h0hWwMmWAyvoF1HbT
+NDqqbuHV+im5wc12UXzmsWAl3YDii0U40esnzQarSFEK3aEjI+QuoaMMtKy/hKb8
+m4DrUeascdcxBf8gDayA7OT6MuMzBa1SNqTjLqaUAyvbLPj1hsWWkGI6YWalvTQP
+CPWLazCdFWU8JkECyOfRDj63E7vbrBITH6XenqW2UEBOf1X7+05lrdovKZOc3uwS
+EPEcBtWfUnQJfeZr/DhRY74ZrK9lnZzM57z/Q5lNb1MvqvO7g1vOKnrJ3pLzs/ke
+Mp6PRdd6DsA1s7CrAAseKzpml03J1EwDkN54Dl50bGu5Kobcu5gCB562Sad3HXKr
+bWKRFgs8Cs/LXqT9YGtZp2tIbkG5WUWqmFz302JC4q5xAIq7HBSOpKRGDwzXqDbk
+a/x9xO7Y4Ui1qLYI+ifBhqtlXn8dz8iH2/12LcoC/1/rgJbWGUMOrrPS8MfN/8Iw
+gNIpKl/6EQWHw76T1WYuq8RY/zmwre0oNmEVE4sjWZEeaHZ40vhIl3ckIwUALfGQ
+6axqsND4BXyhplemoCcQbLWAoVVgyJjy6VJykqUvkHdRjkdwu3QUSgX2a5OGhtDo
+eIYkt5T2CNUeqMUqWZJQVAS9pAVY9a7lYOCD/YzIZloTcrvYJ+VG4rQcwex5lQcw
+k5hMMPUNJptMnJOCDJVAVLLNO9R8zPZSuAlQTMeSqHRKAVHykJTlgGPNTvxHXAx4
+V7KQX94K1yyEFR0cLVlgDtoW2sou81gITAuLK0/GB1o8Zf1cDq0m3Xxwown+voXB
+nYOiR56bmJEHIzmBy1N1gRb1eecp3FHBXTVsbyUsLihYuBktEc0oV3VE+YzaR5vR
+1HFZuhs1oJhXBrFoWXcqlltxuDQH3N90lYUZQbJT0YqcmVtZqs03GZdCvLsB8Hqe
+QSWovsg8q13JLj2lWYvLtHxjTTCB9hwFDGPk4TGUGOC1trCdoLj7Y65oACybGHQQ
+dGjcjlVALXwXllghkLLV/+onUdDL3mDAc6pxfbuJDyr6HyeS2V8bYr3Q7YuRrrdt
+81FQDOGNuB93yeB/aiCj87LdDrULKC4Xln100l136cFQquvxaEL4U7L61AIe8UN5
+udTHt/AYWqTyuXAXqcavhHf3qppVm/9QWvj+Cx0NqHRGuoEqLgGDH23zIRUWZORG
+tmSn6rKvnHdXOBP7I8GzG6kx2q/P/ZCgja3qEy7wt1cCQFyksUCTMihmqHxYnq4w
+b8QBIAHl6y8MltbeTHT6gCHZ5JnReHDT90O13Cjo53gCIdmAvcuzWb47F0G4DvUg
+6+HPjQP23RgzkFsmKb32psYHtmKM0l7JV/b/lVUL/ombMekeZJs81NljC+C3Gm4C
+qhF6kj104VzcCoK77xgwSmkuRI6RefNENj6a+S1PvQwK/a4ASQ815+GZUV+IqHvf
+ZhikUFWUDj2V3AzHb1qrhD4aUc8qAiGC0PeOlIH4HLoW+G7qHDYq4ntZp+7RPSPH
+tmEJxChkxK9UOJ7Rk5mzlEJGN3woqObF7EmQXEtiNxC7+6kSf94TFcMY4KYLAN1e
+Kty5tuNiDGLOo+XWQy3PobyhJ2exquIbfvPFbABlq7xNCW1g8xM+3S80cXFBcHZB
+h6WPNIS4IYYi7gAckS1WiYzqW3fKCquxu3sA5t7G+VYaSEl9h7Kk3JmpB4k42bWi
+4z/lkmE+mJQMWl2a+5QKpJyhCWQQ9CpzmhG+USZ8A95iOElb2ppScRrf9R6ofLpl
+CGC8R7I6IwOLg0Sj14eTq8KnQRXhpL+OdTT7hagtYuiD3ScnoopaOBKvYKrWKnbe
+cknJo21Y+qYKJkpjAUWsQOXXqQeEdryG8zBpcrVjKVyaucebSgGwaOX5Mgy1FeJ/
+OkwGnE7MRfTjQedPCqe8Jzn5vjQGVvT89Yng58vms29Y6NjtU78XROuGlwb/t02O
+dNUa5tjqkr1+Guukm4Gvl4ktBERqRzIKoaPHmEYqOC/MxbdSDkKRHDcUPsjbKcf1
+DARI1okVSeEsYnlnbQRSh2G6przLUGsglm8ZUFJ2k2u1Zd1SasJdYJJfQgHYH3wC
+xaFlJIVNre3VpiHLIx7HkK2lDAoqamhoFl9N7AH/afcJZ134yIVwQkNqQZWqp53/
+6u1ifWgOrI4nqsvN9h7/4uXxdaRV3lbCPazfSg3YCVT13ZBSdCd9q71OXDiUUhnQ
+xeFneecDbXX26KoNm4aPExjD3vvJwxnQpaWBsNj2uZbqxnqusoT1TtMBtx24CdoH
+0og52H1FpGoFvlu1VMXdwmwroFFP3keaoXXRL+0OsNQqoIZYC/d/zunGGC80dT9U
+W48rZLO61rSRBVUYUJ0zcvuohBUDKncPzyZTJi0Jng3l1KnQyerwKqUiOMekvp3R
+GxlgqeHxeTET4fs/Tw9mBB99r5sH6+M1xrpBpcPLX1cud9gIkfwtKgC+XsJGhoSt
+DqSgUmmDOG1ByaCGhXBtq8Cmq4FSpVRFLStcgbzgnBiNgPSTN4l6z6m2iitgAqPn
+ve2wEcGTRW7q01t6/o5jhzCNx+TuQc7gttWr5Ln+h7Sahxj09HBGasXTtEXPlI1m
+F7z/8TyTpCm6Ibu1H450V6WT47VXpxM0fM8v5UmO9cUKQ4/pnMl/n1W/L8GnnBG9
+KCK+9DFRb+x1hJOe1lO5cFCMXjfkwX3o3DbQZBGUQZiRZ5JTAt6GFkv9PgLHiMkZ
+TWntsVL7VWx9fVU6dOwr7de2KzDXEg4YfqEEefiMZyapaizzwvp6gq3DYLl97D4K
+waij3z1FNdOjPizCC7aaPY60xZroyS2FZlQjUCYUWCX1pevBslf41Rvk1IA2fbWM
+WZR7f7CT961CSUxHVnGVDlrx3Lnv9PUTPiuj1uggd93yUERg9o12TeKrhyBUFjG+
+X0jYc2Xgc0KICKDcD4aqWu/vncBTffM63QLx/xbLJ699zVf2bdIOAUTLvk7jk/rV
+nTIkSj0hvmXTuQp+lfZZ3tPLLIiNXTZZv0RVgOqjnwiUheoFT28WTPuklcHdfH9r
+3b9Xa9GibYADmJUaH0JTdSOkMv2uzbrFyy7c7N3jwIViuI457WgQzDrf38cOw42J
+hE+D5WlWVQcrlpqV5yJF7s6A1+7LvZHFFMJum6CmL2NipTI+xWk8OO/6ZNJMwjXn
+TECS1rEtOUzLLM2durt68trHXkRPqJ04bsjOAFLaD6BdDXkreEFq52nF7Pl5c813
+R9T0+uoTGFB8UYgyHhP6BOdCWtVa2VKbGIAnJbAmYVl6PVWsEsVERl30KSThljjU
+nIGGI+Ahvp7GFULCLIwmBSrAGxF/k/QY9xtc9O+bynRRtxs4GT9YcwyNZk+tcitB
+K1EODcZXYDQpLET85ls78ePQl5SXGyifFkn17N9dgCUrV2ZSHMy7ZFQ6WYkjD567
+NMpybAXEV/idHpSGr9OijomNwaQdm8p+U+f0X3lMYmehEka+rh3Pbe8Nv9YAcPUO
+OpYErcMtDYKQieC7MZUDLG+w0vbvque48f8BPbG7BFLtYn2Jk1e6QeK+vV6E8BSb
+P+RWVOF/quwPxTLKXdAQEvHa9wsY8Gc1G+sKjN1b1ySJjSrZS7rPYAPPIQTk383g
+U5SViLAgLISIUOSglGpT0GsZ+ZN7Rr8jWzWaNtxvEvqohDdwR0/UbWM0HCXeJGMj
+CDM0zt5yIVqxG6Fmscqg3t8CUZb9xaBcBvmzjOq3DpE7ttqLklZRnFzoCsbbkfyK
+7DqBuBLALlIKAvvW4dq40ez5OERfvTzjYXWtaGfZhFCv0p8dl8UQTU3EcyS2yCWf
+PwZ9ufU1VeCqkzKVTbqSZQ7vOTUKKt3dAL46Z32KR5BlxZgqJGBMd2O54WM1+wDs
+AsGYXasxBs3jkFskoCCADvb97ljg7f2AjIsVcu45WT0Y1Pl/7VfrBv0q0s3kfY8r
+Dq9QHHIVOmip+PY05k5hWB+Xuj9tISONH4HtCRRBgaXJPlJEV/R1eVPSHKTIFyoi
+x4xzz+sWETWhLUaAVhn4we7FhGzoTohKnl01W71WswsEg/QQnud418Dbnmh26KgZ
+96kFxvMVhuVhyUjqgxPEaCrRYY2bgqhGtc6X5WQ/s2cM4guohVOZLbYZEOR3r3Ir
+81dQL0K29h4JLrusCtQcXFDj52SmesPpD+AIZj07ELgGZQIo+c1ZG88D12+NDWCE
+QBMb2UYSzH+kuvJVO8Jvod5pFRjx2F+tpeQi/aCxRtPlvF4gjkz8y1muuV1+tOIG
+Kcs47yYRzyTP/uVN8Jf366Qf8lDoGXhpDbuS4YcFJYKSGd9+v16bBxseWTkjEvK6
++mBCe2m5A0JkFfr5bVxeBbrgUHUyWU3EpctMxf/4Ti/JLXXG8Tr8RBiPiQZoHE+z
+IrAK3mpDtI+AjTCMztKHd/KywpcN5irYAy/ZtNYx4jyu3pPEKt42KvKFisLDsy/t
++nNlxIGjxRhoh29Sad3h+RoP/GEN7zm4Y/YfwQOCcW38eVWqDQ2YK7iouy8kWh1v
+NCP5fAha8U7v/0OtGS6ZkjqoqxnKRJRrGbLvF9np1uxCK3aSGuaUEkiDXYRHjRcF
+zWzNNC0aklaVTu1cOrf09B/r7utpbYkwzNehDKJXAsyN/pL7zQ7FMdI+gMhrRTgX
+gK/DjYg48/UBGSUGiQdeQi1C9UucrsyRfaPEFgcjuGkzrWZ6ZbzyWD6+K04prSoQ
+VE8hZRKagVP8GSY8UuDoAj/91siIr272XzCRb34Y6IHP4nCzLTL6C3d4zGeJOf0J
+Rdl9JLhpwjTlcpCH7WAsS9ariQpaSk5iDxP4pEVGRKX+9qUIl2irl64nx/XonwOH
+VKvUx2Lrr3WQOnGC0ovgLWBM1m75MG5BZTRkRKtqmDobBHWaYJdLKtNv6bxWUF3w
+srMmJbw7FDTIwcACPr17os0yL580+SyhZVrqPmahnYz2+Eo4BUS6Kc3X0gfkvItA
+n1Jj53KABJPdNUqG+AZ38RiwWvpvMm+VEnx5UGPAfmodejdHL60YddKu5r50cFQ8
+L4FUS/Mqz3GGj1vzpNqf2kTzpHf8wNHjpj45Wqrb23HlRrFzwiWNNCdGKb/K2Luj
+CbABpvnVe9Eq/QFjwVaowMfbXWwq8q3RWzQuWM+LxRk5pD8ZlZTsmHRi46DEOopZ
+JxoLij1MG0ithRMml3+tT8kbe3pDDg56xtSHyQBq4W6LCuSqEJUdBrXYwdxLWx0k
+yZpmnKpuQtisra9iJvfverZ3eairx/hQG8XBLTKLNtjulp2jcV5TakYAIF70/m6l
+2tfDi4P3ByifwndMU8SL8PlOapnjB9dlSUA8Bw0paxr4UgyQr8hKlBucKhD4nXvg
+ufiMi33kqhThnOBa2LPTviG7IovsXanxdVX6z8ZAsP//LLlDNraVtCWI9RrlyVwH
+mR7YJqqJuD5CqYjGEuhToznqnSSf/+9J2OW0wYl19ZTI0QwFlpuWEiusWDi0rmO4
+7BRsA6aMygGLaiulVOQlBcrpBaFx7xWd8EXojd6KwjlLfZ2mQXKYosubbHIbCHIG
+abxeYNQs55MH6xANN4sJMlAq79RxSvpuOuzaLSY8zBKlo8zbEJn5goaj42/OheL7
+S70kkRvRWKLcQkgIcQGLI8Q1WcOFJugzAq4oYEFiteIHzVqGdODY/d/w2u1hR/1L
+v8EyrO+yXFUXWWA1vj4+/1CpvIfIyguz/lscQwoCC9nHiQo3bAml3qellUvrdZRC
+Nd04KwiZVGurZQO4cUZCqEMRK6tSahbdzAOge8pjSAA19FEuQz6x7WRBru4+aqfq
+lLunA+nuosLDBZ7JwbJSN8RfE28V3/btvrVqzfWdmuBjLRc0a2dA0Kkk2wbY4gJ1
+ye4J2Djb90TzJFXeGz1OU+sEG8RaEg7VETZcDREcDHfeKKeVtLvZkIbrP65fyFqr
+aC/BW3wvbtAyC6oWPjTnlj4WmWIEhFoCyU8W4SfkzjnlfEo5TjuEjLQQX3b+O0Ho
+T1QHWUbp2blZU1mdrCJsW/d83SXee0GKOftttV6/6slaPpXxi4DLSuoT4ghaqsfL
+AoW/O6ihYbJH+ZJFL4690SHebsRrkwHn57NIvGuz9IjGq95kfuDo61+uduBAfAjP
+UiOubtckNsm4Fevxer9cxfMgzFqg6XhMTr76OWA4adMKLEe6VE0GHVSggRB0hTZ8
+QXuiA0OKy2tZyHR94BcR5IvOXBkiRhNXvaz1K9bFU1gR60poG9PFPSJuovLux5JU
+yfzDBmGD/QcxvC57ytfhbqXnqQE9Y7OerXy93JPWt+SXdsKaFNdfzQCOinCCsBaO
+FquXTTgWBdXM/jaTrO65HBzG/HUnE6YAeGCZbWBcU++TfGYqOOK6AdQZaGtENfg+
+65fHiSlw9cAfVoM9rLAPO7DufJ+XbkDo/myiQRUb50zrIsqFcE05YEvBazDdYda5
+Ro52SaPh/hLCocvA/YIT2+ChQPQsN0MXfQu5u9WKc1w0y7hurYlqkb8G5LvdfVGI
+o57eIsZ5ounL58N9/yj6n2BLrew+kDVL8tBoAfgUkipuF3uK8gjYHQ4fSdZtxhw3
+JlcT1RWrLWr3lByNP8lyUWp152zkjoSvIBVERcz1w17faSBadn1yQoUkn0wqXSF4
+0sNZFVAy8103TFrHYzx3Ko0MdQYQEDdv84M+t9sWEUvhbAw7WzUWrHqYyEr0stR5
+Sewnzv7RL23cGyTj/TIvphYLb+pfsR5ObQG5baHbSGY5opNSKlhdy6S12B63QN5T
+6W4Ev3D7bDCbl9GcsuGzH8/tvP1vC8MuLwqjz74lk40k338Ok2cryItxMdaYP1MU
+6tt2N/bQ8noDqxWjkRJSpfI8935Eb6VokZlS6fhqncJE+dWFy/iNF7u5FgekKyW9
++sU4bafY8MGyKILbLsBfcKhyLXl3YDiVCbqmek8Ubad/3SFKGnzuxApGbX96w5yz
+x2lGFEgCK7f2otr8Z56S+rbZC2+1bt9ZKuhohwi0kzQC8K8CYW4AboiXwhGDBADw
+DBECVpD94HwtUFlgKqGkec1bj3zZ3Ns1X969S4xhXkriqg0y/Gvn6akefA6/ndVB
+XbYSazbjno5bFFvl05B2rpr3hcBZKxqelY0L4+ucCbM4inxYpsbyuNLwrIhNa8KH
+ES+CaIxrTkZj/qBI3CpmSJESrfsnWBqHBYaQttMdVFikANHq0yXXBUyboIhDMs0V
+AVTXIrYidhHj9jGHEi5lQuBc3zA8MzBilPzd0XK0zM2b0LN13qgSsUXE7tOZL919
+TLw0vs06CvmPx7OjsMilfB2UruHSBJIcEqb1uK2m6VKBjfgB5/u1qNhXMFY6Gw9U
+0xvAU5LQBoutAniGCNu5C1N2bocExDTV2QZIjYmP8arbeDCl/SGxgkl3Kp0DIzpd
+o1ZV6QFWzvRpD1hHSwsvsqpsbGblPbHjLzIRyZS460X9BhBdL1AtHjmPrbQTleqA
+tQ1xt6FiLomqBhP4Ju1ddL3B0H2SJK9LC45L0CHwpow/N15q+VN56/7JFxk8gUTm
+eDxEtp7JdXyzWxoXAhqDp5sw3Ni3UWUtV5ttF82D58Bc7izeSFhIKRpN3AhIM35G
+EENevEkdOtpgPXQZLNZHJo+EvXjP1W+5VlLVhUxjvdwtbsUoyjbcgQHdpEE5Gfge
+Mpv59Q9z7WhUTeegGhFXXpGo3Y0M0AREJ6CyjH3oQssOJNc3mkieaKXp68SsgYHr
+NKBKUxVs4QDKgd+YJKI4fye/voRjqBR68Kun+zDUvRiI2XEUMPa+cD6sZ+/JZd0K
+pcCDSy9jqrT+0Ir8bOYlXKBq76NpiARiHHoElT8v9KvTWR0qhBTInfp98Nz9D02s
+SjfaL4vAUkMrb8/xyYrEOQIsOJ3Nk7o+QddHIRz5GRNbCOKQaLJs5xrGbhKC/r3z
+fXFTdmhnlBXn14KUmsPkjltSsyrE5j8kzgXxIhJb/79N4jpwlTs+nVjexrx6cALX
++RPSprUwDEx/B8a/OCxUoITdKUqdnKqyYt8+DQyzcYP8yxwd71xBngyT5FdjpdgP
+/dilqGgUs2EAKbhTjhuLJ68C+mD/Kf9BULO6DIBT5vgGbgmGMZNeD+hPPq79t6v+
+lCWXoWuA+YCOuHZZUZ7kSP/c5/n6/aCJFVSwTwn7xYmkRTfYX+mYZ+aEhMX1/Ap2
+sX3+WC2f+YW9arZxbZlRpYyNb5WQ/WuWKCNVnLB9Xq8mqudc451xwuxh0X3AsJVM
+dvlMU7Zj9ojihi3kzAdYJrRsdW1M7GdDYkpbA/NII4ayTfAUqP1LTvMgrJsXfBTA
+BOsCOrjA/g2SguOU/HJquk2mmvltzzOtklJ0V95/vboPw9oddPdAlQ7QzzVsYSPy
+T8s+F6+qmI5Utj0Pl/3nz2roU+WO/5GbfUgyJ6PNvgeiO1WcW6TdRQ2aaDkdDPCO
+gnEbcrxFj3lpc/RiCOQnYE0iqEpc9yNUjJhTYvuD3TdEyilxuDAouGV41LTqdQKN
+XBjgV83/rW1XL2BSjQl8DTSleaHBhX1q6K+FdPCCMPv8eeMHfAXd6O2pf4+5sD8F
+NdlgqiH1QoWOQG2GJN5jZeNAP2A1crgi2FpZ8x+NKpKZfAypu1qCKFXqlKy2ee3C
+RHu1tMyEs7Vpf/sLOQTJAn/23+8VV2aC6bMORog8hmsNEHGOQBj7EbIHGFqbkpGy
+utiQMPUbEEJ9Ry2xKxLx0TC5SI3UBfXaBlQWDTETbGyOLP4P6Pv4lKX4B8LcPROE
+QNYkM7scdn3cyFl71GVrXfrZUcdDkiRhPP81zcGPvLhDSD9AH/2dg/ro9UJSdbth
+kMrYU2U2MdMBkFKjobpxLDeS2Ru9HTZIFAsfRymw7KQ/igmvBEnKWSuXMXdU9MdQ
+EqPfudx/w0qXsfeZK59RhDlm5ocRU6y7bh+Z7lQAhl9DL/UQBnHicwY137817UW5
+3x9r/HootSyGu5lhg/+EbdT5FkvQ4Zsl6Yiwgyp7OFdCkTqh5ctuwVG6NWk/zhut
+odWksE3TTZk6GAa3lfdcf2NUA5M7Q6hnTbxHpiy9N0jBr9FbaTliSe0vTh5OuVA7
+q7ASdlGIqZczXX+j31C5yD9uq7cuZYRdW7pm2DgRpHbXzBB0Goj59pqWOzh3W1q4
+9gtvRe85DBQL0qR/Guzb9LxNU6Kf4vLUr0mQMrOevLy4wsR2IDvPjD6XMRNfDjaq
+GM/F3+0mJPO4pTpPwApmL+hz0tBMQlY1DkNssKGQVLAjYD3JRju0TSRbs/vqOPiv
+Pw1ccnwFvVpObunMtgWy3ULwK94QnCIPZyrReJyI8HFUtfOJjfDPB6/7ZEg0YxEn
+MoxsShhZ+o+5ax7AZYNmPS98nqGC2ex1lnoxTCtFjyJXESfEpO2wX0lZ9WiuPmWE
+Tdz9IX2s5HyhK9f0OoxsJWsHrdzZqmHZPZvea56XG4gti+1ex15VNqdAsHg+t91A
+begzdKBLaDxwfcjKlAIW2Q==
+`pragma protect end_protected
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_demultiplexer/altera_merlin_demultiplexer_0001.vho b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_demultiplexer/altera_merlin_demultiplexer_0001.vho
new file mode 100644
index 0000000000..9067638c02
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_demultiplexer/altera_merlin_demultiplexer_0001.vho
@@ -0,0 +1,84 @@
+--IP Functional Simulation Model
+--VERSION_BEGIN 11.1SP2 cbx_mgl 2012:01:25:21:26:09:SJ cbx_simgen 2012:01:25:21:25:27:SJ VERSION_END
+
+
+-- Copyright (C) 1991-2011 Altera Corporation
+-- Your use of Altera Corporation's design tools, logic functions
+-- and other software and tools, and its AMPP partner logic
+-- functions, and any output files from any of the foregoing
+-- (including device programming or simulation files), and any
+-- associated documentation or information are expressly subject
+-- to the terms and conditions of the Altera Program License
+-- Subscription Agreement, Altera MegaCore Function License
+-- Agreement, or other applicable license agreement, including,
+-- without limitation, that your use is for the sole purpose of
+-- programming logic devices manufactured by Altera and sold by
+-- Altera or its authorized distributors. Please refer to the
+-- applicable agreement for further details.
+
+-- You may only use these simulation model output files for simulation
+-- purposes and expressly not for synthesis or any other purposes (in which
+-- event Altera disclaims all warranties of any kind).
+
+
+--synopsys translate_off
+
+--synthesis_resources =
+ LIBRARY ieee;
+ USE ieee.std_logic_1164.all;
+
+ ENTITY altera_merlin_demultiplexer_0001 IS
+ PORT
+ (
+ clk : IN STD_LOGIC;
+ reset : IN STD_LOGIC;
+ sink_channel : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
+ sink_data : IN STD_LOGIC_VECTOR (65 DOWNTO 0);
+ sink_endofpacket : IN STD_LOGIC;
+ sink_ready : OUT STD_LOGIC;
+ sink_startofpacket : IN STD_LOGIC;
+ sink_valid : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
+ src0_channel : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
+ src0_data : OUT STD_LOGIC_VECTOR (65 DOWNTO 0);
+ src0_endofpacket : OUT STD_LOGIC;
+ src0_ready : IN STD_LOGIC;
+ src0_startofpacket : OUT STD_LOGIC;
+ src0_valid : OUT STD_LOGIC;
+ src1_channel : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
+ src1_data : OUT STD_LOGIC_VECTOR (65 DOWNTO 0);
+ src1_endofpacket : OUT STD_LOGIC;
+ src1_ready : IN STD_LOGIC;
+ src1_startofpacket : OUT STD_LOGIC;
+ src1_valid : OUT STD_LOGIC
+ );
+ END altera_merlin_demultiplexer_0001;
+
+ ARCHITECTURE RTL OF altera_merlin_demultiplexer_0001 IS
+
+ ATTRIBUTE synthesis_clearbox : natural;
+ ATTRIBUTE synthesis_clearbox OF RTL : ARCHITECTURE IS 1;
+ SIGNAL wire_w_lg_w_sink_channel_range1w2w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_sink_channel_range3w4w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink_channel_range1w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink_channel_range3w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ BEGIN
+
+ wire_w_lg_w_sink_channel_range1w2w(0) <= wire_w_sink_channel_range1w(0) AND src0_ready;
+ wire_w_lg_w_sink_channel_range3w4w(0) <= wire_w_sink_channel_range3w(0) AND src1_ready;
+ sink_ready <= (wire_w_lg_w_sink_channel_range1w2w(0) OR wire_w_lg_w_sink_channel_range3w4w(0));
+ src0_channel <= ( "0" & "0");
+ src0_data <= ( sink_data(65 DOWNTO 0));
+ src0_endofpacket <= sink_endofpacket;
+ src0_startofpacket <= sink_startofpacket;
+ src0_valid <= (sink_valid(0) AND sink_channel(0));
+ src1_channel <= ( "0" & "0");
+ src1_data <= ( sink_data(65 DOWNTO 0));
+ src1_endofpacket <= sink_endofpacket;
+ src1_startofpacket <= sink_startofpacket;
+ src1_valid <= (sink_valid(1) AND sink_channel(1));
+ wire_w_sink_channel_range1w(0) <= sink_channel(0);
+ wire_w_sink_channel_range3w(0) <= sink_channel(1);
+
+ END RTL; --altera_merlin_demultiplexer_0001
+--synopsys translate_on
+--VALID FILE
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_demultiplexer/altera_merlin_demultiplexer_0002.vho b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_demultiplexer/altera_merlin_demultiplexer_0002.vho
new file mode 100644
index 0000000000..a648c911a6
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_demultiplexer/altera_merlin_demultiplexer_0002.vho
@@ -0,0 +1,65 @@
+--IP Functional Simulation Model
+--VERSION_BEGIN 11.1SP2 cbx_mgl 2012:01:25:21:26:09:SJ cbx_simgen 2012:01:25:21:25:27:SJ VERSION_END
+
+
+-- Copyright (C) 1991-2011 Altera Corporation
+-- Your use of Altera Corporation's design tools, logic functions
+-- and other software and tools, and its AMPP partner logic
+-- functions, and any output files from any of the foregoing
+-- (including device programming or simulation files), and any
+-- associated documentation or information are expressly subject
+-- to the terms and conditions of the Altera Program License
+-- Subscription Agreement, Altera MegaCore Function License
+-- Agreement, or other applicable license agreement, including,
+-- without limitation, that your use is for the sole purpose of
+-- programming logic devices manufactured by Altera and sold by
+-- Altera or its authorized distributors. Please refer to the
+-- applicable agreement for further details.
+
+-- You may only use these simulation model output files for simulation
+-- purposes and expressly not for synthesis or any other purposes (in which
+-- event Altera disclaims all warranties of any kind).
+
+
+--synopsys translate_off
+
+--synthesis_resources =
+ LIBRARY ieee;
+ USE ieee.std_logic_1164.all;
+
+ ENTITY altera_merlin_demultiplexer_0002 IS
+ PORT
+ (
+ clk : IN STD_LOGIC;
+ reset : IN STD_LOGIC;
+ sink_channel : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
+ sink_data : IN STD_LOGIC_VECTOR (65 DOWNTO 0);
+ sink_endofpacket : IN STD_LOGIC;
+ sink_ready : OUT STD_LOGIC;
+ sink_startofpacket : IN STD_LOGIC;
+ sink_valid : IN STD_LOGIC_VECTOR (0 DOWNTO 0);
+ src0_channel : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
+ src0_data : OUT STD_LOGIC_VECTOR (65 DOWNTO 0);
+ src0_endofpacket : OUT STD_LOGIC;
+ src0_ready : IN STD_LOGIC;
+ src0_startofpacket : OUT STD_LOGIC;
+ src0_valid : OUT STD_LOGIC
+ );
+ END altera_merlin_demultiplexer_0002;
+
+ ARCHITECTURE RTL OF altera_merlin_demultiplexer_0002 IS
+
+ ATTRIBUTE synthesis_clearbox : natural;
+ ATTRIBUTE synthesis_clearbox OF RTL : ARCHITECTURE IS 1;
+ BEGIN
+
+ sink_ready <= (sink_channel(0) AND src0_ready);
+ src0_channel <= ( "0" & sink_channel(1));
+ src0_data <= ( sink_data(65 DOWNTO 0));
+ src0_endofpacket <= sink_endofpacket;
+ src0_startofpacket <= sink_startofpacket;
+ src0_valid <= (sink_valid(0) AND sink_channel(0));
+
+ END RTL; --altera_merlin_demultiplexer_0002
+--synopsys translate_on
+--VALID FILE
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_demultiplexer/altera_merlin_demultiplexer_0003.vho b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_demultiplexer/altera_merlin_demultiplexer_0003.vho
new file mode 100644
index 0000000000..7577af4879
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_demultiplexer/altera_merlin_demultiplexer_0003.vho
@@ -0,0 +1,176 @@
+--IP Functional Simulation Model
+--VERSION_BEGIN 11.1SP2 cbx_mgl 2012:01:25:21:26:09:SJ cbx_simgen 2012:01:25:21:25:27:SJ VERSION_END
+
+
+-- Copyright (C) 1991-2011 Altera Corporation
+-- Your use of Altera Corporation's design tools, logic functions
+-- and other software and tools, and its AMPP partner logic
+-- functions, and any output files from any of the foregoing
+-- (including device programming or simulation files), and any
+-- associated documentation or information are expressly subject
+-- to the terms and conditions of the Altera Program License
+-- Subscription Agreement, Altera MegaCore Function License
+-- Agreement, or other applicable license agreement, including,
+-- without limitation, that your use is for the sole purpose of
+-- programming logic devices manufactured by Altera and sold by
+-- Altera or its authorized distributors. Please refer to the
+-- applicable agreement for further details.
+
+-- You may only use these simulation model output files for simulation
+-- purposes and expressly not for synthesis or any other purposes (in which
+-- event Altera disclaims all warranties of any kind).
+
+
+--synopsys translate_off
+
+--synthesis_resources =
+ LIBRARY ieee;
+ USE ieee.std_logic_1164.all;
+
+ ENTITY altera_merlin_demultiplexer_0003 IS
+ PORT
+ (
+ clk : IN STD_LOGIC;
+ reset : IN STD_LOGIC;
+ sink_channel : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
+ sink_data : IN STD_LOGIC_VECTOR (68 DOWNTO 0);
+ sink_endofpacket : IN STD_LOGIC;
+ sink_ready : OUT STD_LOGIC;
+ sink_startofpacket : IN STD_LOGIC;
+ sink_valid : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
+ src0_channel : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
+ src0_data : OUT STD_LOGIC_VECTOR (68 DOWNTO 0);
+ src0_endofpacket : OUT STD_LOGIC;
+ src0_ready : IN STD_LOGIC;
+ src0_startofpacket : OUT STD_LOGIC;
+ src0_valid : OUT STD_LOGIC;
+ src1_channel : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
+ src1_data : OUT STD_LOGIC_VECTOR (68 DOWNTO 0);
+ src1_endofpacket : OUT STD_LOGIC;
+ src1_ready : IN STD_LOGIC;
+ src1_startofpacket : OUT STD_LOGIC;
+ src1_valid : OUT STD_LOGIC;
+ src2_channel : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
+ src2_data : OUT STD_LOGIC_VECTOR (68 DOWNTO 0);
+ src2_endofpacket : OUT STD_LOGIC;
+ src2_ready : IN STD_LOGIC;
+ src2_startofpacket : OUT STD_LOGIC;
+ src2_valid : OUT STD_LOGIC;
+ src3_channel : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
+ src3_data : OUT STD_LOGIC_VECTOR (68 DOWNTO 0);
+ src3_endofpacket : OUT STD_LOGIC;
+ src3_ready : IN STD_LOGIC;
+ src3_startofpacket : OUT STD_LOGIC;
+ src3_valid : OUT STD_LOGIC;
+ src4_channel : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
+ src4_data : OUT STD_LOGIC_VECTOR (68 DOWNTO 0);
+ src4_endofpacket : OUT STD_LOGIC;
+ src4_ready : IN STD_LOGIC;
+ src4_startofpacket : OUT STD_LOGIC;
+ src4_valid : OUT STD_LOGIC;
+ src5_channel : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
+ src5_data : OUT STD_LOGIC_VECTOR (68 DOWNTO 0);
+ src5_endofpacket : OUT STD_LOGIC;
+ src5_ready : IN STD_LOGIC;
+ src5_startofpacket : OUT STD_LOGIC;
+ src5_valid : OUT STD_LOGIC;
+ src6_channel : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
+ src6_data : OUT STD_LOGIC_VECTOR (68 DOWNTO 0);
+ src6_endofpacket : OUT STD_LOGIC;
+ src6_ready : IN STD_LOGIC;
+ src6_startofpacket : OUT STD_LOGIC;
+ src6_valid : OUT STD_LOGIC;
+ src7_channel : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
+ src7_data : OUT STD_LOGIC_VECTOR (68 DOWNTO 0);
+ src7_endofpacket : OUT STD_LOGIC;
+ src7_ready : IN STD_LOGIC;
+ src7_startofpacket : OUT STD_LOGIC;
+ src7_valid : OUT STD_LOGIC
+ );
+ END altera_merlin_demultiplexer_0003;
+
+ ARCHITECTURE RTL OF altera_merlin_demultiplexer_0003 IS
+
+ ATTRIBUTE synthesis_clearbox : natural;
+ ATTRIBUTE synthesis_clearbox OF RTL : ARCHITECTURE IS 1;
+ SIGNAL wire_w_lg_w_sink_channel_range1w2w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_sink_channel_range3w4w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_sink_channel_range6w7w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_sink_channel_range9w10w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_sink_channel_range12w13w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_sink_channel_range15w16w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_sink_channel_range18w19w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_sink_channel_range21w22w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL s_wire_altera_merlin_demultiplexer_0003_wideor0_17_dataout : STD_LOGIC;
+ SIGNAL wire_w_sink_channel_range1w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink_channel_range3w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink_channel_range6w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink_channel_range9w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink_channel_range12w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink_channel_range15w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink_channel_range18w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink_channel_range21w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ BEGIN
+
+ wire_w_lg_w_sink_channel_range1w2w(0) <= wire_w_sink_channel_range1w(0) AND src0_ready;
+ wire_w_lg_w_sink_channel_range3w4w(0) <= wire_w_sink_channel_range3w(0) AND src1_ready;
+ wire_w_lg_w_sink_channel_range6w7w(0) <= wire_w_sink_channel_range6w(0) AND src2_ready;
+ wire_w_lg_w_sink_channel_range9w10w(0) <= wire_w_sink_channel_range9w(0) AND src3_ready;
+ wire_w_lg_w_sink_channel_range12w13w(0) <= wire_w_sink_channel_range12w(0) AND src4_ready;
+ wire_w_lg_w_sink_channel_range15w16w(0) <= wire_w_sink_channel_range15w(0) AND src5_ready;
+ wire_w_lg_w_sink_channel_range18w19w(0) <= wire_w_sink_channel_range18w(0) AND src6_ready;
+ wire_w_lg_w_sink_channel_range21w22w(0) <= wire_w_sink_channel_range21w(0) AND src7_ready;
+ s_wire_altera_merlin_demultiplexer_0003_wideor0_17_dataout <= (((((((wire_w_lg_w_sink_channel_range1w2w(0) OR wire_w_lg_w_sink_channel_range3w4w(0)) OR wire_w_lg_w_sink_channel_range6w7w(0)) OR wire_w_lg_w_sink_channel_range9w10w(0)) OR wire_w_lg_w_sink_channel_range12w13w(0)) OR wire_w_lg_w_sink_channel_range15w16w(0)) OR wire_w_lg_w_sink_channel_range18w19w(0)) OR wire_w_lg_w_sink_channel_range21w22w(0));
+ sink_ready <= s_wire_altera_merlin_demultiplexer_0003_wideor0_17_dataout;
+ src0_channel <= ( "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0");
+ src0_data <= ( sink_data(68 DOWNTO 0));
+ src0_endofpacket <= sink_endofpacket;
+ src0_startofpacket <= sink_startofpacket;
+ src0_valid <= (sink_valid(0) AND sink_channel(0));
+ src1_channel <= ( "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0");
+ src1_data <= ( sink_data(68 DOWNTO 0));
+ src1_endofpacket <= sink_endofpacket;
+ src1_startofpacket <= sink_startofpacket;
+ src1_valid <= (sink_valid(1) AND sink_channel(1));
+ src2_channel <= ( "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0");
+ src2_data <= ( sink_data(68 DOWNTO 0));
+ src2_endofpacket <= sink_endofpacket;
+ src2_startofpacket <= sink_startofpacket;
+ src2_valid <= (sink_valid(2) AND sink_channel(2));
+ src3_channel <= ( "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0");
+ src3_data <= ( sink_data(68 DOWNTO 0));
+ src3_endofpacket <= sink_endofpacket;
+ src3_startofpacket <= sink_startofpacket;
+ src3_valid <= (sink_valid(3) AND sink_channel(3));
+ src4_channel <= ( "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0");
+ src4_data <= ( sink_data(68 DOWNTO 0));
+ src4_endofpacket <= sink_endofpacket;
+ src4_startofpacket <= sink_startofpacket;
+ src4_valid <= (sink_valid(4) AND sink_channel(4));
+ src5_channel <= ( "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0");
+ src5_data <= ( sink_data(68 DOWNTO 0));
+ src5_endofpacket <= sink_endofpacket;
+ src5_startofpacket <= sink_startofpacket;
+ src5_valid <= (sink_valid(5) AND sink_channel(5));
+ src6_channel <= ( "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0");
+ src6_data <= ( sink_data(68 DOWNTO 0));
+ src6_endofpacket <= sink_endofpacket;
+ src6_startofpacket <= sink_startofpacket;
+ src6_valid <= (sink_valid(6) AND sink_channel(6));
+ src7_channel <= ( "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0");
+ src7_data <= ( sink_data(68 DOWNTO 0));
+ src7_endofpacket <= sink_endofpacket;
+ src7_startofpacket <= sink_startofpacket;
+ src7_valid <= (sink_valid(7) AND sink_channel(7));
+ wire_w_sink_channel_range1w(0) <= sink_channel(0);
+ wire_w_sink_channel_range3w(0) <= sink_channel(1);
+ wire_w_sink_channel_range6w(0) <= sink_channel(2);
+ wire_w_sink_channel_range9w(0) <= sink_channel(3);
+ wire_w_sink_channel_range12w(0) <= sink_channel(4);
+ wire_w_sink_channel_range15w(0) <= sink_channel(5);
+ wire_w_sink_channel_range18w(0) <= sink_channel(6);
+ wire_w_sink_channel_range21w(0) <= sink_channel(7);
+
+ END RTL; --altera_merlin_demultiplexer_0003
+--synopsys translate_on
+--VALID FILE
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_demultiplexer/altera_merlin_demultiplexer_0004.vho b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_demultiplexer/altera_merlin_demultiplexer_0004.vho
new file mode 100644
index 0000000000..40f244e12f
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_demultiplexer/altera_merlin_demultiplexer_0004.vho
@@ -0,0 +1,65 @@
+--IP Functional Simulation Model
+--VERSION_BEGIN 11.1SP2 cbx_mgl 2012:01:25:21:26:09:SJ cbx_simgen 2012:01:25:21:25:27:SJ VERSION_END
+
+
+-- Copyright (C) 1991-2011 Altera Corporation
+-- Your use of Altera Corporation's design tools, logic functions
+-- and other software and tools, and its AMPP partner logic
+-- functions, and any output files from any of the foregoing
+-- (including device programming or simulation files), and any
+-- associated documentation or information are expressly subject
+-- to the terms and conditions of the Altera Program License
+-- Subscription Agreement, Altera MegaCore Function License
+-- Agreement, or other applicable license agreement, including,
+-- without limitation, that your use is for the sole purpose of
+-- programming logic devices manufactured by Altera and sold by
+-- Altera or its authorized distributors. Please refer to the
+-- applicable agreement for further details.
+
+-- You may only use these simulation model output files for simulation
+-- purposes and expressly not for synthesis or any other purposes (in which
+-- event Altera disclaims all warranties of any kind).
+
+
+--synopsys translate_off
+
+--synthesis_resources =
+ LIBRARY ieee;
+ USE ieee.std_logic_1164.all;
+
+ ENTITY altera_merlin_demultiplexer_0004 IS
+ PORT
+ (
+ clk : IN STD_LOGIC;
+ reset : IN STD_LOGIC;
+ sink_channel : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
+ sink_data : IN STD_LOGIC_VECTOR (68 DOWNTO 0);
+ sink_endofpacket : IN STD_LOGIC;
+ sink_ready : OUT STD_LOGIC;
+ sink_startofpacket : IN STD_LOGIC;
+ sink_valid : IN STD_LOGIC_VECTOR (0 DOWNTO 0);
+ src0_channel : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
+ src0_data : OUT STD_LOGIC_VECTOR (68 DOWNTO 0);
+ src0_endofpacket : OUT STD_LOGIC;
+ src0_ready : IN STD_LOGIC;
+ src0_startofpacket : OUT STD_LOGIC;
+ src0_valid : OUT STD_LOGIC
+ );
+ END altera_merlin_demultiplexer_0004;
+
+ ARCHITECTURE RTL OF altera_merlin_demultiplexer_0004 IS
+
+ ATTRIBUTE synthesis_clearbox : natural;
+ ATTRIBUTE synthesis_clearbox OF RTL : ARCHITECTURE IS 1;
+ BEGIN
+
+ sink_ready <= (sink_channel(0) AND src0_ready);
+ src0_channel <= ( "0" & sink_channel(7 DOWNTO 1));
+ src0_data <= ( sink_data(68 DOWNTO 0));
+ src0_endofpacket <= sink_endofpacket;
+ src0_startofpacket <= sink_startofpacket;
+ src0_valid <= (sink_valid(0) AND sink_channel(0));
+
+ END RTL; --altera_merlin_demultiplexer_0004
+--synopsys translate_on
+--VALID FILE
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_demultiplexer/altera_merlin_demultiplexer_0005.vho b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_demultiplexer/altera_merlin_demultiplexer_0005.vho
new file mode 100644
index 0000000000..9017aad7e8
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_demultiplexer/altera_merlin_demultiplexer_0005.vho
@@ -0,0 +1,161 @@
+--IP Functional Simulation Model
+--VERSION_BEGIN 11.1SP2 cbx_mgl 2012:01:25:21:26:09:SJ cbx_simgen 2012:01:25:21:25:27:SJ VERSION_END
+
+
+-- Copyright (C) 1991-2011 Altera Corporation
+-- Your use of Altera Corporation's design tools, logic functions
+-- and other software and tools, and its AMPP partner logic
+-- functions, and any output files from any of the foregoing
+-- (including device programming or simulation files), and any
+-- associated documentation or information are expressly subject
+-- to the terms and conditions of the Altera Program License
+-- Subscription Agreement, Altera MegaCore Function License
+-- Agreement, or other applicable license agreement, including,
+-- without limitation, that your use is for the sole purpose of
+-- programming logic devices manufactured by Altera and sold by
+-- Altera or its authorized distributors. Please refer to the
+-- applicable agreement for further details.
+
+-- You may only use these simulation model output files for simulation
+-- purposes and expressly not for synthesis or any other purposes (in which
+-- event Altera disclaims all warranties of any kind).
+
+
+--synopsys translate_off
+
+--synthesis_resources =
+ LIBRARY ieee;
+ USE ieee.std_logic_1164.all;
+
+ ENTITY altera_merlin_demultiplexer_0005 IS
+ PORT
+ (
+ clk : IN STD_LOGIC;
+ reset : IN STD_LOGIC;
+ sink_channel : IN STD_LOGIC_VECTOR (6 DOWNTO 0);
+ sink_data : IN STD_LOGIC_VECTOR (68 DOWNTO 0);
+ sink_endofpacket : IN STD_LOGIC;
+ sink_ready : OUT STD_LOGIC;
+ sink_startofpacket : IN STD_LOGIC;
+ sink_valid : IN STD_LOGIC_VECTOR (6 DOWNTO 0);
+ src0_channel : OUT STD_LOGIC_VECTOR (6 DOWNTO 0);
+ src0_data : OUT STD_LOGIC_VECTOR (68 DOWNTO 0);
+ src0_endofpacket : OUT STD_LOGIC;
+ src0_ready : IN STD_LOGIC;
+ src0_startofpacket : OUT STD_LOGIC;
+ src0_valid : OUT STD_LOGIC;
+ src1_channel : OUT STD_LOGIC_VECTOR (6 DOWNTO 0);
+ src1_data : OUT STD_LOGIC_VECTOR (68 DOWNTO 0);
+ src1_endofpacket : OUT STD_LOGIC;
+ src1_ready : IN STD_LOGIC;
+ src1_startofpacket : OUT STD_LOGIC;
+ src1_valid : OUT STD_LOGIC;
+ src2_channel : OUT STD_LOGIC_VECTOR (6 DOWNTO 0);
+ src2_data : OUT STD_LOGIC_VECTOR (68 DOWNTO 0);
+ src2_endofpacket : OUT STD_LOGIC;
+ src2_ready : IN STD_LOGIC;
+ src2_startofpacket : OUT STD_LOGIC;
+ src2_valid : OUT STD_LOGIC;
+ src3_channel : OUT STD_LOGIC_VECTOR (6 DOWNTO 0);
+ src3_data : OUT STD_LOGIC_VECTOR (68 DOWNTO 0);
+ src3_endofpacket : OUT STD_LOGIC;
+ src3_ready : IN STD_LOGIC;
+ src3_startofpacket : OUT STD_LOGIC;
+ src3_valid : OUT STD_LOGIC;
+ src4_channel : OUT STD_LOGIC_VECTOR (6 DOWNTO 0);
+ src4_data : OUT STD_LOGIC_VECTOR (68 DOWNTO 0);
+ src4_endofpacket : OUT STD_LOGIC;
+ src4_ready : IN STD_LOGIC;
+ src4_startofpacket : OUT STD_LOGIC;
+ src4_valid : OUT STD_LOGIC;
+ src5_channel : OUT STD_LOGIC_VECTOR (6 DOWNTO 0);
+ src5_data : OUT STD_LOGIC_VECTOR (68 DOWNTO 0);
+ src5_endofpacket : OUT STD_LOGIC;
+ src5_ready : IN STD_LOGIC;
+ src5_startofpacket : OUT STD_LOGIC;
+ src5_valid : OUT STD_LOGIC;
+ src6_channel : OUT STD_LOGIC_VECTOR (6 DOWNTO 0);
+ src6_data : OUT STD_LOGIC_VECTOR (68 DOWNTO 0);
+ src6_endofpacket : OUT STD_LOGIC;
+ src6_ready : IN STD_LOGIC;
+ src6_startofpacket : OUT STD_LOGIC;
+ src6_valid : OUT STD_LOGIC
+ );
+ END altera_merlin_demultiplexer_0005;
+
+ ARCHITECTURE RTL OF altera_merlin_demultiplexer_0005 IS
+
+ ATTRIBUTE synthesis_clearbox : natural;
+ ATTRIBUTE synthesis_clearbox OF RTL : ARCHITECTURE IS 1;
+ SIGNAL wire_w_lg_w_sink_channel_range1w2w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_sink_channel_range3w4w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_sink_channel_range6w7w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_sink_channel_range9w10w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_sink_channel_range12w13w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_sink_channel_range15w16w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_sink_channel_range18w19w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL s_wire_altera_merlin_demultiplexer_0005_wideor0_15_dataout : STD_LOGIC;
+ SIGNAL wire_w_sink_channel_range1w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink_channel_range3w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink_channel_range6w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink_channel_range9w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink_channel_range12w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink_channel_range15w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink_channel_range18w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ BEGIN
+
+ wire_w_lg_w_sink_channel_range1w2w(0) <= wire_w_sink_channel_range1w(0) AND src0_ready;
+ wire_w_lg_w_sink_channel_range3w4w(0) <= wire_w_sink_channel_range3w(0) AND src1_ready;
+ wire_w_lg_w_sink_channel_range6w7w(0) <= wire_w_sink_channel_range6w(0) AND src2_ready;
+ wire_w_lg_w_sink_channel_range9w10w(0) <= wire_w_sink_channel_range9w(0) AND src3_ready;
+ wire_w_lg_w_sink_channel_range12w13w(0) <= wire_w_sink_channel_range12w(0) AND src4_ready;
+ wire_w_lg_w_sink_channel_range15w16w(0) <= wire_w_sink_channel_range15w(0) AND src5_ready;
+ wire_w_lg_w_sink_channel_range18w19w(0) <= wire_w_sink_channel_range18w(0) AND src6_ready;
+ s_wire_altera_merlin_demultiplexer_0005_wideor0_15_dataout <= ((((((wire_w_lg_w_sink_channel_range1w2w(0) OR wire_w_lg_w_sink_channel_range3w4w(0)) OR wire_w_lg_w_sink_channel_range6w7w(0)) OR wire_w_lg_w_sink_channel_range9w10w(0)) OR wire_w_lg_w_sink_channel_range12w13w(0)) OR wire_w_lg_w_sink_channel_range15w16w(0)) OR wire_w_lg_w_sink_channel_range18w19w(0));
+ sink_ready <= s_wire_altera_merlin_demultiplexer_0005_wideor0_15_dataout;
+ src0_channel <= ( "0" & "0" & "0" & "0" & "0" & "0" & "0");
+ src0_data <= ( sink_data(68 DOWNTO 0));
+ src0_endofpacket <= sink_endofpacket;
+ src0_startofpacket <= sink_startofpacket;
+ src0_valid <= (sink_valid(0) AND sink_channel(0));
+ src1_channel <= ( "0" & "0" & "0" & "0" & "0" & "0" & "0");
+ src1_data <= ( sink_data(68 DOWNTO 0));
+ src1_endofpacket <= sink_endofpacket;
+ src1_startofpacket <= sink_startofpacket;
+ src1_valid <= (sink_valid(1) AND sink_channel(1));
+ src2_channel <= ( "0" & "0" & "0" & "0" & "0" & "0" & "0");
+ src2_data <= ( sink_data(68 DOWNTO 0));
+ src2_endofpacket <= sink_endofpacket;
+ src2_startofpacket <= sink_startofpacket;
+ src2_valid <= (sink_valid(2) AND sink_channel(2));
+ src3_channel <= ( "0" & "0" & "0" & "0" & "0" & "0" & "0");
+ src3_data <= ( sink_data(68 DOWNTO 0));
+ src3_endofpacket <= sink_endofpacket;
+ src3_startofpacket <= sink_startofpacket;
+ src3_valid <= (sink_valid(3) AND sink_channel(3));
+ src4_channel <= ( "0" & "0" & "0" & "0" & "0" & "0" & "0");
+ src4_data <= ( sink_data(68 DOWNTO 0));
+ src4_endofpacket <= sink_endofpacket;
+ src4_startofpacket <= sink_startofpacket;
+ src4_valid <= (sink_valid(4) AND sink_channel(4));
+ src5_channel <= ( "0" & "0" & "0" & "0" & "0" & "0" & "0");
+ src5_data <= ( sink_data(68 DOWNTO 0));
+ src5_endofpacket <= sink_endofpacket;
+ src5_startofpacket <= sink_startofpacket;
+ src5_valid <= (sink_valid(5) AND sink_channel(5));
+ src6_channel <= ( "0" & "0" & "0" & "0" & "0" & "0" & "0");
+ src6_data <= ( sink_data(68 DOWNTO 0));
+ src6_endofpacket <= sink_endofpacket;
+ src6_startofpacket <= sink_startofpacket;
+ src6_valid <= (sink_valid(6) AND sink_channel(6));
+ wire_w_sink_channel_range1w(0) <= sink_channel(0);
+ wire_w_sink_channel_range3w(0) <= sink_channel(1);
+ wire_w_sink_channel_range6w(0) <= sink_channel(2);
+ wire_w_sink_channel_range9w(0) <= sink_channel(3);
+ wire_w_sink_channel_range12w(0) <= sink_channel(4);
+ wire_w_sink_channel_range15w(0) <= sink_channel(5);
+ wire_w_sink_channel_range18w(0) <= sink_channel(6);
+
+ END RTL; --altera_merlin_demultiplexer_0005
+--synopsys translate_on
+--VALID FILE
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_demultiplexer/altera_merlin_demultiplexer_0006.vho b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_demultiplexer/altera_merlin_demultiplexer_0006.vho
new file mode 100644
index 0000000000..2110ebf240
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_demultiplexer/altera_merlin_demultiplexer_0006.vho
@@ -0,0 +1,65 @@
+--IP Functional Simulation Model
+--VERSION_BEGIN 11.1SP2 cbx_mgl 2012:01:25:21:26:09:SJ cbx_simgen 2012:01:25:21:25:27:SJ VERSION_END
+
+
+-- Copyright (C) 1991-2011 Altera Corporation
+-- Your use of Altera Corporation's design tools, logic functions
+-- and other software and tools, and its AMPP partner logic
+-- functions, and any output files from any of the foregoing
+-- (including device programming or simulation files), and any
+-- associated documentation or information are expressly subject
+-- to the terms and conditions of the Altera Program License
+-- Subscription Agreement, Altera MegaCore Function License
+-- Agreement, or other applicable license agreement, including,
+-- without limitation, that your use is for the sole purpose of
+-- programming logic devices manufactured by Altera and sold by
+-- Altera or its authorized distributors. Please refer to the
+-- applicable agreement for further details.
+
+-- You may only use these simulation model output files for simulation
+-- purposes and expressly not for synthesis or any other purposes (in which
+-- event Altera disclaims all warranties of any kind).
+
+
+--synopsys translate_off
+
+--synthesis_resources =
+ LIBRARY ieee;
+ USE ieee.std_logic_1164.all;
+
+ ENTITY altera_merlin_demultiplexer_0006 IS
+ PORT
+ (
+ clk : IN STD_LOGIC;
+ reset : IN STD_LOGIC;
+ sink_channel : IN STD_LOGIC_VECTOR (6 DOWNTO 0);
+ sink_data : IN STD_LOGIC_VECTOR (68 DOWNTO 0);
+ sink_endofpacket : IN STD_LOGIC;
+ sink_ready : OUT STD_LOGIC;
+ sink_startofpacket : IN STD_LOGIC;
+ sink_valid : IN STD_LOGIC_VECTOR (0 DOWNTO 0);
+ src0_channel : OUT STD_LOGIC_VECTOR (6 DOWNTO 0);
+ src0_data : OUT STD_LOGIC_VECTOR (68 DOWNTO 0);
+ src0_endofpacket : OUT STD_LOGIC;
+ src0_ready : IN STD_LOGIC;
+ src0_startofpacket : OUT STD_LOGIC;
+ src0_valid : OUT STD_LOGIC
+ );
+ END altera_merlin_demultiplexer_0006;
+
+ ARCHITECTURE RTL OF altera_merlin_demultiplexer_0006 IS
+
+ ATTRIBUTE synthesis_clearbox : natural;
+ ATTRIBUTE synthesis_clearbox OF RTL : ARCHITECTURE IS 1;
+ BEGIN
+
+ sink_ready <= (sink_channel(0) AND src0_ready);
+ src0_channel <= ( "0" & sink_channel(6 DOWNTO 1));
+ src0_data <= ( sink_data(68 DOWNTO 0));
+ src0_endofpacket <= sink_endofpacket;
+ src0_startofpacket <= sink_startofpacket;
+ src0_valid <= (sink_valid(0) AND sink_channel(0));
+
+ END RTL; --altera_merlin_demultiplexer_0006
+--synopsys translate_on
+--VALID FILE
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_master_agent/altera_merlin_master_agent_0001.vho b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_master_agent/altera_merlin_master_agent_0001.vho
new file mode 100644
index 0000000000..cac339f7b1
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_master_agent/altera_merlin_master_agent_0001.vho
@@ -0,0 +1,79 @@
+--IP Functional Simulation Model
+--VERSION_BEGIN 11.1SP2 cbx_mgl 2012:01:25:21:26:09:SJ cbx_simgen 2012:01:25:21:25:27:SJ VERSION_END
+
+
+-- Copyright (C) 1991-2011 Altera Corporation
+-- Your use of Altera Corporation's design tools, logic functions
+-- and other software and tools, and its AMPP partner logic
+-- functions, and any output files from any of the foregoing
+-- (including device programming or simulation files), and any
+-- associated documentation or information are expressly subject
+-- to the terms and conditions of the Altera Program License
+-- Subscription Agreement, Altera MegaCore Function License
+-- Agreement, or other applicable license agreement, including,
+-- without limitation, that your use is for the sole purpose of
+-- programming logic devices manufactured by Altera and sold by
+-- Altera or its authorized distributors. Please refer to the
+-- applicable agreement for further details.
+
+-- You may only use these simulation model output files for simulation
+-- purposes and expressly not for synthesis or any other purposes (in which
+-- event Altera disclaims all warranties of any kind).
+
+
+--synopsys translate_off
+
+--synthesis_resources =
+ LIBRARY ieee;
+ USE ieee.std_logic_1164.all;
+
+ ENTITY altera_merlin_master_agent_0001 IS
+ PORT
+ (
+ av_address : IN STD_LOGIC_VECTOR (14 DOWNTO 0);
+ av_burstcount : IN STD_LOGIC_VECTOR (2 DOWNTO 0);
+ av_byteenable : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
+ av_debugaccess : IN STD_LOGIC;
+ av_lock : IN STD_LOGIC;
+ av_read : IN STD_LOGIC;
+ av_readdata : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
+ av_readdatavalid : OUT STD_LOGIC;
+ av_waitrequest : OUT STD_LOGIC;
+ av_write : IN STD_LOGIC;
+ av_writedata : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
+ clk : IN STD_LOGIC;
+ cp_data : OUT STD_LOGIC_VECTOR (65 DOWNTO 0);
+ cp_endofpacket : OUT STD_LOGIC;
+ cp_ready : IN STD_LOGIC;
+ cp_startofpacket : OUT STD_LOGIC;
+ cp_valid : OUT STD_LOGIC;
+ reset : IN STD_LOGIC;
+ rp_channel : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
+ rp_data : IN STD_LOGIC_VECTOR (65 DOWNTO 0);
+ rp_endofpacket : IN STD_LOGIC;
+ rp_ready : OUT STD_LOGIC;
+ rp_startofpacket : IN STD_LOGIC;
+ rp_valid : IN STD_LOGIC
+ );
+ END altera_merlin_master_agent_0001;
+
+ ARCHITECTURE RTL OF altera_merlin_master_agent_0001 IS
+
+ ATTRIBUTE synthesis_clearbox : natural;
+ ATTRIBUTE synthesis_clearbox OF RTL : ARCHITECTURE IS 1;
+ SIGNAL wire_w_lg_cp_ready97w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ BEGIN
+
+ wire_w_lg_cp_ready97w(0) <= NOT cp_ready;
+ av_readdata <= ( rp_data(31 DOWNTO 0));
+ av_readdatavalid <= rp_valid;
+ av_waitrequest <= wire_w_lg_cp_ready97w(0);
+ cp_data <= ( av_debugaccess & "0" & "0" & "0" & "1" & "1" & "1" & av_burstcount(2 DOWNTO 0) & av_lock & av_read & av_write & av_write & "0" & av_address(14 DOWNTO 2) & "0" & "0" & av_byteenable(3 DOWNTO 0) & av_writedata(31 DOWNTO 0));
+ cp_endofpacket <= '1';
+ cp_startofpacket <= '1';
+ cp_valid <= (av_write OR av_read);
+ rp_ready <= '1';
+
+ END RTL; --altera_merlin_master_agent_0001
+--synopsys translate_on
+--VALID FILE
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_master_agent/altera_merlin_master_agent_0002.vho b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_master_agent/altera_merlin_master_agent_0002.vho
new file mode 100644
index 0000000000..31e3898a89
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_master_agent/altera_merlin_master_agent_0002.vho
@@ -0,0 +1,79 @@
+--IP Functional Simulation Model
+--VERSION_BEGIN 11.1SP2 cbx_mgl 2012:01:25:21:26:09:SJ cbx_simgen 2012:01:25:21:25:27:SJ VERSION_END
+
+
+-- Copyright (C) 1991-2011 Altera Corporation
+-- Your use of Altera Corporation's design tools, logic functions
+-- and other software and tools, and its AMPP partner logic
+-- functions, and any output files from any of the foregoing
+-- (including device programming or simulation files), and any
+-- associated documentation or information are expressly subject
+-- to the terms and conditions of the Altera Program License
+-- Subscription Agreement, Altera MegaCore Function License
+-- Agreement, or other applicable license agreement, including,
+-- without limitation, that your use is for the sole purpose of
+-- programming logic devices manufactured by Altera and sold by
+-- Altera or its authorized distributors. Please refer to the
+-- applicable agreement for further details.
+
+-- You may only use these simulation model output files for simulation
+-- purposes and expressly not for synthesis or any other purposes (in which
+-- event Altera disclaims all warranties of any kind).
+
+
+--synopsys translate_off
+
+--synthesis_resources =
+ LIBRARY ieee;
+ USE ieee.std_logic_1164.all;
+
+ ENTITY altera_merlin_master_agent_0002 IS
+ PORT
+ (
+ av_address : IN STD_LOGIC_VECTOR (13 DOWNTO 0);
+ av_burstcount : IN STD_LOGIC_VECTOR (2 DOWNTO 0);
+ av_byteenable : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
+ av_debugaccess : IN STD_LOGIC;
+ av_lock : IN STD_LOGIC;
+ av_read : IN STD_LOGIC;
+ av_readdata : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
+ av_readdatavalid : OUT STD_LOGIC;
+ av_waitrequest : OUT STD_LOGIC;
+ av_write : IN STD_LOGIC;
+ av_writedata : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
+ clk : IN STD_LOGIC;
+ cp_data : OUT STD_LOGIC_VECTOR (68 DOWNTO 0);
+ cp_endofpacket : OUT STD_LOGIC;
+ cp_ready : IN STD_LOGIC;
+ cp_startofpacket : OUT STD_LOGIC;
+ cp_valid : OUT STD_LOGIC;
+ reset : IN STD_LOGIC;
+ rp_channel : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
+ rp_data : IN STD_LOGIC_VECTOR (68 DOWNTO 0);
+ rp_endofpacket : IN STD_LOGIC;
+ rp_ready : OUT STD_LOGIC;
+ rp_startofpacket : IN STD_LOGIC;
+ rp_valid : IN STD_LOGIC
+ );
+ END altera_merlin_master_agent_0002;
+
+ ARCHITECTURE RTL OF altera_merlin_master_agent_0002 IS
+
+ ATTRIBUTE synthesis_clearbox : natural;
+ ATTRIBUTE synthesis_clearbox OF RTL : ARCHITECTURE IS 1;
+ SIGNAL wire_w_lg_cp_ready97w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ BEGIN
+
+ wire_w_lg_cp_ready97w(0) <= NOT cp_ready;
+ av_readdata <= ( rp_data(31 DOWNTO 0));
+ av_readdatavalid <= rp_valid;
+ av_waitrequest <= wire_w_lg_cp_ready97w(0);
+ cp_data <= ( av_debugaccess & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "1" & "1" & "1" & av_burstcount(2 DOWNTO 0) & av_lock & av_read & av_write & av_write & "0" & av_address(13 DOWNTO 2) & "0" & "0" & av_byteenable(3 DOWNTO 0) & av_writedata(31 DOWNTO 0));
+ cp_endofpacket <= '1';
+ cp_startofpacket <= '1';
+ cp_valid <= (av_write OR av_read);
+ rp_ready <= '1';
+
+ END RTL; --altera_merlin_master_agent_0002
+--synopsys translate_on
+--VALID FILE
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_master_agent/altera_merlin_master_agent_0003.vho b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_master_agent/altera_merlin_master_agent_0003.vho
new file mode 100644
index 0000000000..ca139f728c
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_master_agent/altera_merlin_master_agent_0003.vho
@@ -0,0 +1,79 @@
+--IP Functional Simulation Model
+--VERSION_BEGIN 11.1SP2 cbx_mgl 2012:01:25:21:26:09:SJ cbx_simgen 2012:01:25:21:25:27:SJ VERSION_END
+
+
+-- Copyright (C) 1991-2011 Altera Corporation
+-- Your use of Altera Corporation's design tools, logic functions
+-- and other software and tools, and its AMPP partner logic
+-- functions, and any output files from any of the foregoing
+-- (including device programming or simulation files), and any
+-- associated documentation or information are expressly subject
+-- to the terms and conditions of the Altera Program License
+-- Subscription Agreement, Altera MegaCore Function License
+-- Agreement, or other applicable license agreement, including,
+-- without limitation, that your use is for the sole purpose of
+-- programming logic devices manufactured by Altera and sold by
+-- Altera or its authorized distributors. Please refer to the
+-- applicable agreement for further details.
+
+-- You may only use these simulation model output files for simulation
+-- purposes and expressly not for synthesis or any other purposes (in which
+-- event Altera disclaims all warranties of any kind).
+
+
+--synopsys translate_off
+
+--synthesis_resources =
+ LIBRARY ieee;
+ USE ieee.std_logic_1164.all;
+
+ ENTITY altera_merlin_master_agent_0003 IS
+ PORT
+ (
+ av_address : IN STD_LOGIC_VECTOR (13 DOWNTO 0);
+ av_burstcount : IN STD_LOGIC_VECTOR (2 DOWNTO 0);
+ av_byteenable : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
+ av_debugaccess : IN STD_LOGIC;
+ av_lock : IN STD_LOGIC;
+ av_read : IN STD_LOGIC;
+ av_readdata : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
+ av_readdatavalid : OUT STD_LOGIC;
+ av_waitrequest : OUT STD_LOGIC;
+ av_write : IN STD_LOGIC;
+ av_writedata : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
+ clk : IN STD_LOGIC;
+ cp_data : OUT STD_LOGIC_VECTOR (68 DOWNTO 0);
+ cp_endofpacket : OUT STD_LOGIC;
+ cp_ready : IN STD_LOGIC;
+ cp_startofpacket : OUT STD_LOGIC;
+ cp_valid : OUT STD_LOGIC;
+ reset : IN STD_LOGIC;
+ rp_channel : IN STD_LOGIC_VECTOR (6 DOWNTO 0);
+ rp_data : IN STD_LOGIC_VECTOR (68 DOWNTO 0);
+ rp_endofpacket : IN STD_LOGIC;
+ rp_ready : OUT STD_LOGIC;
+ rp_startofpacket : IN STD_LOGIC;
+ rp_valid : IN STD_LOGIC
+ );
+ END altera_merlin_master_agent_0003;
+
+ ARCHITECTURE RTL OF altera_merlin_master_agent_0003 IS
+
+ ATTRIBUTE synthesis_clearbox : natural;
+ ATTRIBUTE synthesis_clearbox OF RTL : ARCHITECTURE IS 1;
+ SIGNAL wire_w_lg_cp_ready97w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ BEGIN
+
+ wire_w_lg_cp_ready97w(0) <= NOT cp_ready;
+ av_readdata <= ( rp_data(31 DOWNTO 0));
+ av_readdatavalid <= rp_valid;
+ av_waitrequest <= wire_w_lg_cp_ready97w(0);
+ cp_data <= ( av_debugaccess & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "1" & "1" & "1" & av_burstcount(2 DOWNTO 0) & av_lock & av_read & av_write & av_write & "0" & av_address(13 DOWNTO 2) & "0" & "0" & av_byteenable(3 DOWNTO 0) & av_writedata(31 DOWNTO 0));
+ cp_endofpacket <= '1';
+ cp_startofpacket <= '1';
+ cp_valid <= (av_write OR av_read);
+ rp_ready <= '1';
+
+ END RTL; --altera_merlin_master_agent_0003
+--synopsys translate_on
+--VALID FILE
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_master_translator/altera_merlin_master_translator_0001.vho b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_master_translator/altera_merlin_master_translator_0001.vho
new file mode 100644
index 0000000000..91c65f7c5c
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_master_translator/altera_merlin_master_translator_0001.vho
@@ -0,0 +1,101 @@
+--IP Functional Simulation Model
+--VERSION_BEGIN 11.1SP2 cbx_mgl 2012:01:25:21:26:09:SJ cbx_simgen 2012:01:25:21:25:27:SJ VERSION_END
+
+
+-- Copyright (C) 1991-2011 Altera Corporation
+-- Your use of Altera Corporation's design tools, logic functions
+-- and other software and tools, and its AMPP partner logic
+-- functions, and any output files from any of the foregoing
+-- (including device programming or simulation files), and any
+-- associated documentation or information are expressly subject
+-- to the terms and conditions of the Altera Program License
+-- Subscription Agreement, Altera MegaCore Function License
+-- Agreement, or other applicable license agreement, including,
+-- without limitation, that your use is for the sole purpose of
+-- programming logic devices manufactured by Altera and sold by
+-- Altera or its authorized distributors. Please refer to the
+-- applicable agreement for further details.
+
+-- You may only use these simulation model output files for simulation
+-- purposes and expressly not for synthesis or any other purposes (in which
+-- event Altera disclaims all warranties of any kind).
+
+
+--synopsys translate_off
+
+--synthesis_resources = lut 1 mux21 4
+ LIBRARY ieee;
+ USE ieee.std_logic_1164.all;
+
+ ENTITY altera_merlin_master_translator_0001 IS
+ PORT
+ (
+ av_address : IN STD_LOGIC_VECTOR (12 DOWNTO 0);
+ av_read : IN STD_LOGIC;
+ av_readdata : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
+ av_waitrequest : OUT STD_LOGIC;
+ av_write : IN STD_LOGIC;
+ av_writedata : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
+ clk : IN STD_LOGIC;
+ reset : IN STD_LOGIC;
+ uav_address : OUT STD_LOGIC_VECTOR (14 DOWNTO 0);
+ uav_burstcount : OUT STD_LOGIC_VECTOR (2 DOWNTO 0);
+ uav_byteenable : OUT STD_LOGIC_VECTOR (3 DOWNTO 0);
+ uav_debugaccess : OUT STD_LOGIC;
+ uav_lock : OUT STD_LOGIC;
+ uav_read : OUT STD_LOGIC;
+ uav_readdata : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
+ uav_readdatavalid : IN STD_LOGIC;
+ uav_waitrequest : IN STD_LOGIC;
+ uav_write : OUT STD_LOGIC;
+ uav_writedata : OUT STD_LOGIC_VECTOR (31 DOWNTO 0)
+ );
+ END altera_merlin_master_translator_0001;
+
+ ARCHITECTURE RTL OF altera_merlin_master_translator_0001 IS
+
+ ATTRIBUTE synthesis_clearbox : natural;
+ ATTRIBUTE synthesis_clearbox OF RTL : ARCHITECTURE IS 1;
+ SIGNAL altera_merlin_master_translator_0001_altera_merlin_master_translator_merlin_master_translator_read_accepted_186q : STD_LOGIC := '0';
+ SIGNAL wire_nO_w51w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_altera_merlin_master_translator_0001_altera_merlin_master_translator_merlin_master_translator_av_waitrequest_183m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_master_translator_0001_altera_merlin_master_translator_merlin_master_translator_read_accepted_177m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_master_translator_0001_altera_merlin_master_translator_merlin_master_translator_read_accepted_180m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_master_translator_0001_altera_merlin_master_translator_merlin_master_translator_read_accepted_181m_dataout : STD_LOGIC;
+ SIGNAL wire_w_lg_reset258w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_uav_readdatavalid257w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_uav_waitrequest255w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL s_wire_vcc : STD_LOGIC;
+ BEGIN
+
+ wire_w_lg_reset258w(0) <= NOT reset;
+ wire_w_lg_uav_readdatavalid257w(0) <= NOT uav_readdatavalid;
+ wire_w_lg_uav_waitrequest255w(0) <= NOT uav_waitrequest;
+ av_readdata <= ( uav_readdata(31 DOWNTO 0));
+ av_waitrequest <= wire_altera_merlin_master_translator_0001_altera_merlin_master_translator_merlin_master_translator_av_waitrequest_183m_dataout;
+ s_wire_vcc <= '1';
+ uav_address <= ( av_address(12 DOWNTO 0) & "0" & "0");
+ uav_burstcount <= ( "1" & "0" & "0");
+ uav_byteenable <= ( "1" & "1" & "1" & "1");
+ uav_debugaccess <= '0';
+ uav_lock <= '0';
+ uav_read <= (av_read AND wire_nO_w51w(0));
+ uav_write <= av_write;
+ uav_writedata <= ( av_writedata(31 DOWNTO 0));
+ PROCESS (clk, reset)
+ BEGIN
+ IF (reset = '1') THEN
+ altera_merlin_master_translator_0001_altera_merlin_master_translator_merlin_master_translator_read_accepted_186q <= '0';
+ ELSIF (clk = '1' AND clk'event) THEN
+ altera_merlin_master_translator_0001_altera_merlin_master_translator_merlin_master_translator_read_accepted_186q <= wire_altera_merlin_master_translator_0001_altera_merlin_master_translator_merlin_master_translator_read_accepted_181m_dataout;
+ END IF;
+ END PROCESS;
+ wire_nO_w51w(0) <= NOT altera_merlin_master_translator_0001_altera_merlin_master_translator_merlin_master_translator_read_accepted_186q;
+ wire_altera_merlin_master_translator_0001_altera_merlin_master_translator_merlin_master_translator_av_waitrequest_183m_dataout <= wire_w_lg_uav_readdatavalid257w(0) WHEN av_read = '1' ELSE uav_waitrequest;
+ wire_altera_merlin_master_translator_0001_altera_merlin_master_translator_merlin_master_translator_read_accepted_177m_dataout <= altera_merlin_master_translator_0001_altera_merlin_master_translator_merlin_master_translator_read_accepted_186q AND NOT((uav_readdatavalid AND altera_merlin_master_translator_0001_altera_merlin_master_translator_merlin_master_translator_read_accepted_186q));
+ wire_altera_merlin_master_translator_0001_altera_merlin_master_translator_merlin_master_translator_read_accepted_180m_dataout <= (wire_w_lg_uav_waitrequest255w(0) AND av_read) AND wire_altera_merlin_master_translator_0001_altera_merlin_master_translator_merlin_master_translator_av_waitrequest_183m_dataout;
+ wire_altera_merlin_master_translator_0001_altera_merlin_master_translator_merlin_master_translator_read_accepted_181m_dataout <= wire_altera_merlin_master_translator_0001_altera_merlin_master_translator_merlin_master_translator_read_accepted_177m_dataout WHEN altera_merlin_master_translator_0001_altera_merlin_master_translator_merlin_master_translator_read_accepted_186q = '1' ELSE wire_altera_merlin_master_translator_0001_altera_merlin_master_translator_merlin_master_translator_read_accepted_180m_dataout;
+
+ END RTL; --altera_merlin_master_translator_0001
+--synopsys translate_on
+--VALID FILE
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_master_translator/altera_merlin_master_translator_0002.vho b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_master_translator/altera_merlin_master_translator_0002.vho
new file mode 100644
index 0000000000..e48147ca75
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_master_translator/altera_merlin_master_translator_0002.vho
@@ -0,0 +1,80 @@
+--IP Functional Simulation Model
+--VERSION_BEGIN 11.1SP2 cbx_mgl 2012:01:25:21:26:09:SJ cbx_simgen 2012:01:25:21:25:27:SJ VERSION_END
+
+
+-- Copyright (C) 1991-2011 Altera Corporation
+-- Your use of Altera Corporation's design tools, logic functions
+-- and other software and tools, and its AMPP partner logic
+-- functions, and any output files from any of the foregoing
+-- (including device programming or simulation files), and any
+-- associated documentation or information are expressly subject
+-- to the terms and conditions of the Altera Program License
+-- Subscription Agreement, Altera MegaCore Function License
+-- Agreement, or other applicable license agreement, including,
+-- without limitation, that your use is for the sole purpose of
+-- programming logic devices manufactured by Altera and sold by
+-- Altera or its authorized distributors. Please refer to the
+-- applicable agreement for further details.
+
+-- You may only use these simulation model output files for simulation
+-- purposes and expressly not for synthesis or any other purposes (in which
+-- event Altera disclaims all warranties of any kind).
+
+
+--synopsys translate_off
+
+--synthesis_resources =
+ LIBRARY ieee;
+ USE ieee.std_logic_1164.all;
+
+ ENTITY altera_merlin_master_translator_0002 IS
+ PORT
+ (
+ av_address : IN STD_LOGIC_VECTOR (14 DOWNTO 0);
+ av_burstcount : IN STD_LOGIC_VECTOR (2 DOWNTO 0);
+ av_byteenable : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
+ av_debugaccess : IN STD_LOGIC;
+ av_lock : IN STD_LOGIC;
+ av_read : IN STD_LOGIC;
+ av_readdata : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
+ av_readdatavalid : OUT STD_LOGIC;
+ av_waitrequest : OUT STD_LOGIC;
+ av_write : IN STD_LOGIC;
+ av_writedata : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
+ clk : IN STD_LOGIC;
+ reset : IN STD_LOGIC;
+ uav_address : OUT STD_LOGIC_VECTOR (14 DOWNTO 0);
+ uav_burstcount : OUT STD_LOGIC_VECTOR (2 DOWNTO 0);
+ uav_byteenable : OUT STD_LOGIC_VECTOR (3 DOWNTO 0);
+ uav_debugaccess : OUT STD_LOGIC;
+ uav_lock : OUT STD_LOGIC;
+ uav_read : OUT STD_LOGIC;
+ uav_readdata : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
+ uav_readdatavalid : IN STD_LOGIC;
+ uav_waitrequest : IN STD_LOGIC;
+ uav_write : OUT STD_LOGIC;
+ uav_writedata : OUT STD_LOGIC_VECTOR (31 DOWNTO 0)
+ );
+ END altera_merlin_master_translator_0002;
+
+ ARCHITECTURE RTL OF altera_merlin_master_translator_0002 IS
+
+ ATTRIBUTE synthesis_clearbox : natural;
+ ATTRIBUTE synthesis_clearbox OF RTL : ARCHITECTURE IS 1;
+ BEGIN
+
+ av_readdata <= ( uav_readdata(31 DOWNTO 0));
+ av_readdatavalid <= uav_readdatavalid;
+ av_waitrequest <= uav_waitrequest;
+ uav_address <= ( av_address(14 DOWNTO 0));
+ uav_burstcount <= ( av_burstcount(2 DOWNTO 0));
+ uav_byteenable <= ( av_byteenable(3 DOWNTO 0));
+ uav_debugaccess <= av_debugaccess;
+ uav_lock <= av_lock;
+ uav_read <= av_read;
+ uav_write <= av_write;
+ uav_writedata <= ( av_writedata(31 DOWNTO 0));
+
+ END RTL; --altera_merlin_master_translator_0002
+--synopsys translate_on
+--VALID FILE
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_master_translator/altera_merlin_master_translator_0003.vho b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_master_translator/altera_merlin_master_translator_0003.vho
new file mode 100644
index 0000000000..591af96257
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_master_translator/altera_merlin_master_translator_0003.vho
@@ -0,0 +1,79 @@
+--IP Functional Simulation Model
+--VERSION_BEGIN 11.1SP2 cbx_mgl 2012:01:25:21:26:09:SJ cbx_simgen 2012:01:25:21:25:27:SJ VERSION_END
+
+
+-- Copyright (C) 1991-2011 Altera Corporation
+-- Your use of Altera Corporation's design tools, logic functions
+-- and other software and tools, and its AMPP partner logic
+-- functions, and any output files from any of the foregoing
+-- (including device programming or simulation files), and any
+-- associated documentation or information are expressly subject
+-- to the terms and conditions of the Altera Program License
+-- Subscription Agreement, Altera MegaCore Function License
+-- Agreement, or other applicable license agreement, including,
+-- without limitation, that your use is for the sole purpose of
+-- programming logic devices manufactured by Altera and sold by
+-- Altera or its authorized distributors. Please refer to the
+-- applicable agreement for further details.
+
+-- You may only use these simulation model output files for simulation
+-- purposes and expressly not for synthesis or any other purposes (in which
+-- event Altera disclaims all warranties of any kind).
+
+
+--synopsys translate_off
+
+--synthesis_resources =
+ LIBRARY ieee;
+ USE ieee.std_logic_1164.all;
+
+ ENTITY altera_merlin_master_translator_0003 IS
+ PORT
+ (
+ av_address : IN STD_LOGIC_VECTOR (13 DOWNTO 0);
+ av_burstcount : IN STD_LOGIC;
+ av_byteenable : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
+ av_debugaccess : IN STD_LOGIC;
+ av_read : IN STD_LOGIC;
+ av_readdata : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
+ av_readdatavalid : OUT STD_LOGIC;
+ av_waitrequest : OUT STD_LOGIC;
+ av_write : IN STD_LOGIC;
+ av_writedata : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
+ clk : IN STD_LOGIC;
+ reset : IN STD_LOGIC;
+ uav_address : OUT STD_LOGIC_VECTOR (13 DOWNTO 0);
+ uav_burstcount : OUT STD_LOGIC_VECTOR (2 DOWNTO 0);
+ uav_byteenable : OUT STD_LOGIC_VECTOR (3 DOWNTO 0);
+ uav_debugaccess : OUT STD_LOGIC;
+ uav_lock : OUT STD_LOGIC;
+ uav_read : OUT STD_LOGIC;
+ uav_readdata : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
+ uav_readdatavalid : IN STD_LOGIC;
+ uav_waitrequest : IN STD_LOGIC;
+ uav_write : OUT STD_LOGIC;
+ uav_writedata : OUT STD_LOGIC_VECTOR (31 DOWNTO 0)
+ );
+ END altera_merlin_master_translator_0003;
+
+ ARCHITECTURE RTL OF altera_merlin_master_translator_0003 IS
+
+ ATTRIBUTE synthesis_clearbox : natural;
+ ATTRIBUTE synthesis_clearbox OF RTL : ARCHITECTURE IS 1;
+ BEGIN
+
+ av_readdata <= ( uav_readdata(31 DOWNTO 0));
+ av_readdatavalid <= uav_readdatavalid;
+ av_waitrequest <= uav_waitrequest;
+ uav_address <= ( av_address(13 DOWNTO 0));
+ uav_burstcount <= ( av_burstcount & "0" & "0");
+ uav_byteenable <= ( av_byteenable(3 DOWNTO 0));
+ uav_debugaccess <= av_debugaccess;
+ uav_lock <= '0';
+ uav_read <= av_read;
+ uav_write <= av_write;
+ uav_writedata <= ( av_writedata(31 DOWNTO 0));
+
+ END RTL; --altera_merlin_master_translator_0003
+--synopsys translate_on
+--VALID FILE
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_multiplexer/altera_merlin_multiplexer_0001.vho b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_multiplexer/altera_merlin_multiplexer_0001.vho
new file mode 100644
index 0000000000..9dc7f8a76e
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_multiplexer/altera_merlin_multiplexer_0001.vho
@@ -0,0 +1,753 @@
+--IP Functional Simulation Model
+--VERSION_BEGIN 11.1SP2 cbx_mgl 2012:01:25:21:26:09:SJ cbx_simgen 2012:01:25:21:25:27:SJ VERSION_END
+
+
+-- Copyright (C) 1991-2011 Altera Corporation
+-- Your use of Altera Corporation's design tools, logic functions
+-- and other software and tools, and its AMPP partner logic
+-- functions, and any output files from any of the foregoing
+-- (including device programming or simulation files), and any
+-- associated documentation or information are expressly subject
+-- to the terms and conditions of the Altera Program License
+-- Subscription Agreement, Altera MegaCore Function License
+-- Agreement, or other applicable license agreement, including,
+-- without limitation, that your use is for the sole purpose of
+-- programming logic devices manufactured by Altera and sold by
+-- Altera or its authorized distributors. Please refer to the
+-- applicable agreement for further details.
+
+-- You may only use these simulation model output files for simulation
+-- purposes and expressly not for synthesis or any other purposes (in which
+-- event Altera disclaims all warranties of any kind).
+
+
+--synopsys translate_off
+
+--synthesis_resources =
+ LIBRARY ieee;
+ USE ieee.std_logic_1164.all;
+
+ ENTITY altera_merlin_multiplexer_0001 IS
+ PORT
+ (
+ clk : IN STD_LOGIC;
+ reset : IN STD_LOGIC;
+ sink0_channel : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
+ sink0_data : IN STD_LOGIC_VECTOR (65 DOWNTO 0);
+ sink0_endofpacket : IN STD_LOGIC;
+ sink0_ready : OUT STD_LOGIC;
+ sink0_startofpacket : IN STD_LOGIC;
+ sink0_valid : IN STD_LOGIC;
+ sink1_channel : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
+ sink1_data : IN STD_LOGIC_VECTOR (65 DOWNTO 0);
+ sink1_endofpacket : IN STD_LOGIC;
+ sink1_ready : OUT STD_LOGIC;
+ sink1_startofpacket : IN STD_LOGIC;
+ sink1_valid : IN STD_LOGIC;
+ src_channel : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
+ src_data : OUT STD_LOGIC_VECTOR (65 DOWNTO 0);
+ src_endofpacket : OUT STD_LOGIC;
+ src_ready : IN STD_LOGIC;
+ src_startofpacket : OUT STD_LOGIC;
+ src_valid : OUT STD_LOGIC
+ );
+ END altera_merlin_multiplexer_0001;
+
+ ARCHITECTURE RTL OF altera_merlin_multiplexer_0001 IS
+
+ ATTRIBUTE synthesis_clearbox : natural;
+ ATTRIBUTE synthesis_clearbox OF RTL : ARCHITECTURE IS 1;
+ SIGNAL wire_w_lg_sink0_valid402w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid409w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid5w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid66w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid72w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid78w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid84w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid90w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid96w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid102w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid108w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid114w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid120w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid12w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid126w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid132w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid138w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid144w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid150w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid156w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid162w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid168w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid174w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid180w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid18w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid186w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid192w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid198w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid204w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid210w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid216w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid222w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid228w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid234w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid240w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid24w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid246w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid252w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid258w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid264w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid270w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid276w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid282w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid288w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid294w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid300w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid30w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid306w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid312w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid318w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid324w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid330w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid336w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid342w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid348w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid354w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid360w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid36w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid366w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid372w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid378w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid384w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid390w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid396w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid42w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid48w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid54w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid60w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid404w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid411w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid7w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid68w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid74w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid80w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid86w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid92w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid98w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid104w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid110w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid116w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid122w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid14w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid128w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid134w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid140w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid146w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid152w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid158w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid164w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid170w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid176w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid182w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid20w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid188w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid194w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid200w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid206w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid212w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid218w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid224w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid230w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid236w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid242w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid26w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid248w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid254w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid260w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid266w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid272w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid278w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid284w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid290w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid296w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid302w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid32w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid308w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid314w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid320w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid326w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid332w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid338w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid344w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid350w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid356w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid362w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid38w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid368w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid374w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid380w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid386w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid392w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid398w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid44w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid50w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid56w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid62w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid402w405w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid409w412w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid5w8w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid66w69w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid72w75w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid78w81w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid84w87w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid90w93w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid96w99w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid102w105w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid108w111w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid114w117w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid120w123w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid12w15w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid126w129w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid132w135w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid138w141w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid144w147w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid150w153w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid156w159w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid162w165w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid168w171w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid174w177w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid180w183w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid18w21w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid186w189w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid192w195w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid198w201w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid204w207w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid210w213w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid216w219w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid222w225w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid228w231w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid234w237w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid240w243w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid24w27w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid246w249w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid252w255w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid258w261w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid264w267w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid270w273w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid276w279w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid282w285w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid288w291w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid294w297w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid300w303w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid30w33w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid306w309w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid312w315w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid318w321w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid324w327w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid330w333w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid336w339w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid342w345w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid348w351w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid354w357w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid360w363w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid36w39w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid366w369w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid372w375w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid378w381w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid384w387w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid390w393w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid396w399w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid42w45w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid48w51w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid54w57w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid60w63w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_channel_range401w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_channel_range408w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range4w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range65w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range71w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range77w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range83w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range89w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range95w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range101w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range107w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range113w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range119w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range11w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range125w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range131w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range137w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range143w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range149w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range155w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range161w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range167w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range173w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range179w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range17w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range185w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range191w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range197w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range203w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range209w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range215w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range221w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range227w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range233w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range239w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range23w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range245w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range251w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range257w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range263w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range269w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range275w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range281w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range287w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range293w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range299w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range29w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range305w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range311w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range317w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range323w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range329w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range335w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range341w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range347w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range353w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range359w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range35w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range365w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range371w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range377w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range383w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range389w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range395w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range41w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range47w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range53w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range59w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_channel_range403w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_channel_range410w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range6w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range67w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range73w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range79w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range85w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range91w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range97w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range103w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range109w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range115w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range121w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range13w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range127w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range133w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range139w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range145w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range151w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range157w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range163w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range169w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range175w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range181w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range19w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range187w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range193w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range199w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range205w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range211w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range217w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range223w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range229w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range235w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range241w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range25w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range247w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range253w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range259w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range265w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range271w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range277w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range283w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range289w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range295w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range301w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range31w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range307w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range313w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range319w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range325w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range331w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range337w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range343w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range349w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range355w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range361w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range37w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range367w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range373w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range379w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range385w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range391w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range397w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range43w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range49w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range55w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range61w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ BEGIN
+
+ wire_w_lg_sink0_valid402w(0) <= sink0_valid AND wire_w_sink0_channel_range401w(0);
+ wire_w_lg_sink0_valid409w(0) <= sink0_valid AND wire_w_sink0_channel_range408w(0);
+ wire_w_lg_sink0_valid5w(0) <= sink0_valid AND wire_w_sink0_data_range4w(0);
+ wire_w_lg_sink0_valid66w(0) <= sink0_valid AND wire_w_sink0_data_range65w(0);
+ wire_w_lg_sink0_valid72w(0) <= sink0_valid AND wire_w_sink0_data_range71w(0);
+ wire_w_lg_sink0_valid78w(0) <= sink0_valid AND wire_w_sink0_data_range77w(0);
+ wire_w_lg_sink0_valid84w(0) <= sink0_valid AND wire_w_sink0_data_range83w(0);
+ wire_w_lg_sink0_valid90w(0) <= sink0_valid AND wire_w_sink0_data_range89w(0);
+ wire_w_lg_sink0_valid96w(0) <= sink0_valid AND wire_w_sink0_data_range95w(0);
+ wire_w_lg_sink0_valid102w(0) <= sink0_valid AND wire_w_sink0_data_range101w(0);
+ wire_w_lg_sink0_valid108w(0) <= sink0_valid AND wire_w_sink0_data_range107w(0);
+ wire_w_lg_sink0_valid114w(0) <= sink0_valid AND wire_w_sink0_data_range113w(0);
+ wire_w_lg_sink0_valid120w(0) <= sink0_valid AND wire_w_sink0_data_range119w(0);
+ wire_w_lg_sink0_valid12w(0) <= sink0_valid AND wire_w_sink0_data_range11w(0);
+ wire_w_lg_sink0_valid126w(0) <= sink0_valid AND wire_w_sink0_data_range125w(0);
+ wire_w_lg_sink0_valid132w(0) <= sink0_valid AND wire_w_sink0_data_range131w(0);
+ wire_w_lg_sink0_valid138w(0) <= sink0_valid AND wire_w_sink0_data_range137w(0);
+ wire_w_lg_sink0_valid144w(0) <= sink0_valid AND wire_w_sink0_data_range143w(0);
+ wire_w_lg_sink0_valid150w(0) <= sink0_valid AND wire_w_sink0_data_range149w(0);
+ wire_w_lg_sink0_valid156w(0) <= sink0_valid AND wire_w_sink0_data_range155w(0);
+ wire_w_lg_sink0_valid162w(0) <= sink0_valid AND wire_w_sink0_data_range161w(0);
+ wire_w_lg_sink0_valid168w(0) <= sink0_valid AND wire_w_sink0_data_range167w(0);
+ wire_w_lg_sink0_valid174w(0) <= sink0_valid AND wire_w_sink0_data_range173w(0);
+ wire_w_lg_sink0_valid180w(0) <= sink0_valid AND wire_w_sink0_data_range179w(0);
+ wire_w_lg_sink0_valid18w(0) <= sink0_valid AND wire_w_sink0_data_range17w(0);
+ wire_w_lg_sink0_valid186w(0) <= sink0_valid AND wire_w_sink0_data_range185w(0);
+ wire_w_lg_sink0_valid192w(0) <= sink0_valid AND wire_w_sink0_data_range191w(0);
+ wire_w_lg_sink0_valid198w(0) <= sink0_valid AND wire_w_sink0_data_range197w(0);
+ wire_w_lg_sink0_valid204w(0) <= sink0_valid AND wire_w_sink0_data_range203w(0);
+ wire_w_lg_sink0_valid210w(0) <= sink0_valid AND wire_w_sink0_data_range209w(0);
+ wire_w_lg_sink0_valid216w(0) <= sink0_valid AND wire_w_sink0_data_range215w(0);
+ wire_w_lg_sink0_valid222w(0) <= sink0_valid AND wire_w_sink0_data_range221w(0);
+ wire_w_lg_sink0_valid228w(0) <= sink0_valid AND wire_w_sink0_data_range227w(0);
+ wire_w_lg_sink0_valid234w(0) <= sink0_valid AND wire_w_sink0_data_range233w(0);
+ wire_w_lg_sink0_valid240w(0) <= sink0_valid AND wire_w_sink0_data_range239w(0);
+ wire_w_lg_sink0_valid24w(0) <= sink0_valid AND wire_w_sink0_data_range23w(0);
+ wire_w_lg_sink0_valid246w(0) <= sink0_valid AND wire_w_sink0_data_range245w(0);
+ wire_w_lg_sink0_valid252w(0) <= sink0_valid AND wire_w_sink0_data_range251w(0);
+ wire_w_lg_sink0_valid258w(0) <= sink0_valid AND wire_w_sink0_data_range257w(0);
+ wire_w_lg_sink0_valid264w(0) <= sink0_valid AND wire_w_sink0_data_range263w(0);
+ wire_w_lg_sink0_valid270w(0) <= sink0_valid AND wire_w_sink0_data_range269w(0);
+ wire_w_lg_sink0_valid276w(0) <= sink0_valid AND wire_w_sink0_data_range275w(0);
+ wire_w_lg_sink0_valid282w(0) <= sink0_valid AND wire_w_sink0_data_range281w(0);
+ wire_w_lg_sink0_valid288w(0) <= sink0_valid AND wire_w_sink0_data_range287w(0);
+ wire_w_lg_sink0_valid294w(0) <= sink0_valid AND wire_w_sink0_data_range293w(0);
+ wire_w_lg_sink0_valid300w(0) <= sink0_valid AND wire_w_sink0_data_range299w(0);
+ wire_w_lg_sink0_valid30w(0) <= sink0_valid AND wire_w_sink0_data_range29w(0);
+ wire_w_lg_sink0_valid306w(0) <= sink0_valid AND wire_w_sink0_data_range305w(0);
+ wire_w_lg_sink0_valid312w(0) <= sink0_valid AND wire_w_sink0_data_range311w(0);
+ wire_w_lg_sink0_valid318w(0) <= sink0_valid AND wire_w_sink0_data_range317w(0);
+ wire_w_lg_sink0_valid324w(0) <= sink0_valid AND wire_w_sink0_data_range323w(0);
+ wire_w_lg_sink0_valid330w(0) <= sink0_valid AND wire_w_sink0_data_range329w(0);
+ wire_w_lg_sink0_valid336w(0) <= sink0_valid AND wire_w_sink0_data_range335w(0);
+ wire_w_lg_sink0_valid342w(0) <= sink0_valid AND wire_w_sink0_data_range341w(0);
+ wire_w_lg_sink0_valid348w(0) <= sink0_valid AND wire_w_sink0_data_range347w(0);
+ wire_w_lg_sink0_valid354w(0) <= sink0_valid AND wire_w_sink0_data_range353w(0);
+ wire_w_lg_sink0_valid360w(0) <= sink0_valid AND wire_w_sink0_data_range359w(0);
+ wire_w_lg_sink0_valid36w(0) <= sink0_valid AND wire_w_sink0_data_range35w(0);
+ wire_w_lg_sink0_valid366w(0) <= sink0_valid AND wire_w_sink0_data_range365w(0);
+ wire_w_lg_sink0_valid372w(0) <= sink0_valid AND wire_w_sink0_data_range371w(0);
+ wire_w_lg_sink0_valid378w(0) <= sink0_valid AND wire_w_sink0_data_range377w(0);
+ wire_w_lg_sink0_valid384w(0) <= sink0_valid AND wire_w_sink0_data_range383w(0);
+ wire_w_lg_sink0_valid390w(0) <= sink0_valid AND wire_w_sink0_data_range389w(0);
+ wire_w_lg_sink0_valid396w(0) <= sink0_valid AND wire_w_sink0_data_range395w(0);
+ wire_w_lg_sink0_valid42w(0) <= sink0_valid AND wire_w_sink0_data_range41w(0);
+ wire_w_lg_sink0_valid48w(0) <= sink0_valid AND wire_w_sink0_data_range47w(0);
+ wire_w_lg_sink0_valid54w(0) <= sink0_valid AND wire_w_sink0_data_range53w(0);
+ wire_w_lg_sink0_valid60w(0) <= sink0_valid AND wire_w_sink0_data_range59w(0);
+ wire_w_lg_sink1_valid404w(0) <= sink1_valid AND wire_w_sink1_channel_range403w(0);
+ wire_w_lg_sink1_valid411w(0) <= sink1_valid AND wire_w_sink1_channel_range410w(0);
+ wire_w_lg_sink1_valid7w(0) <= sink1_valid AND wire_w_sink1_data_range6w(0);
+ wire_w_lg_sink1_valid68w(0) <= sink1_valid AND wire_w_sink1_data_range67w(0);
+ wire_w_lg_sink1_valid74w(0) <= sink1_valid AND wire_w_sink1_data_range73w(0);
+ wire_w_lg_sink1_valid80w(0) <= sink1_valid AND wire_w_sink1_data_range79w(0);
+ wire_w_lg_sink1_valid86w(0) <= sink1_valid AND wire_w_sink1_data_range85w(0);
+ wire_w_lg_sink1_valid92w(0) <= sink1_valid AND wire_w_sink1_data_range91w(0);
+ wire_w_lg_sink1_valid98w(0) <= sink1_valid AND wire_w_sink1_data_range97w(0);
+ wire_w_lg_sink1_valid104w(0) <= sink1_valid AND wire_w_sink1_data_range103w(0);
+ wire_w_lg_sink1_valid110w(0) <= sink1_valid AND wire_w_sink1_data_range109w(0);
+ wire_w_lg_sink1_valid116w(0) <= sink1_valid AND wire_w_sink1_data_range115w(0);
+ wire_w_lg_sink1_valid122w(0) <= sink1_valid AND wire_w_sink1_data_range121w(0);
+ wire_w_lg_sink1_valid14w(0) <= sink1_valid AND wire_w_sink1_data_range13w(0);
+ wire_w_lg_sink1_valid128w(0) <= sink1_valid AND wire_w_sink1_data_range127w(0);
+ wire_w_lg_sink1_valid134w(0) <= sink1_valid AND wire_w_sink1_data_range133w(0);
+ wire_w_lg_sink1_valid140w(0) <= sink1_valid AND wire_w_sink1_data_range139w(0);
+ wire_w_lg_sink1_valid146w(0) <= sink1_valid AND wire_w_sink1_data_range145w(0);
+ wire_w_lg_sink1_valid152w(0) <= sink1_valid AND wire_w_sink1_data_range151w(0);
+ wire_w_lg_sink1_valid158w(0) <= sink1_valid AND wire_w_sink1_data_range157w(0);
+ wire_w_lg_sink1_valid164w(0) <= sink1_valid AND wire_w_sink1_data_range163w(0);
+ wire_w_lg_sink1_valid170w(0) <= sink1_valid AND wire_w_sink1_data_range169w(0);
+ wire_w_lg_sink1_valid176w(0) <= sink1_valid AND wire_w_sink1_data_range175w(0);
+ wire_w_lg_sink1_valid182w(0) <= sink1_valid AND wire_w_sink1_data_range181w(0);
+ wire_w_lg_sink1_valid20w(0) <= sink1_valid AND wire_w_sink1_data_range19w(0);
+ wire_w_lg_sink1_valid188w(0) <= sink1_valid AND wire_w_sink1_data_range187w(0);
+ wire_w_lg_sink1_valid194w(0) <= sink1_valid AND wire_w_sink1_data_range193w(0);
+ wire_w_lg_sink1_valid200w(0) <= sink1_valid AND wire_w_sink1_data_range199w(0);
+ wire_w_lg_sink1_valid206w(0) <= sink1_valid AND wire_w_sink1_data_range205w(0);
+ wire_w_lg_sink1_valid212w(0) <= sink1_valid AND wire_w_sink1_data_range211w(0);
+ wire_w_lg_sink1_valid218w(0) <= sink1_valid AND wire_w_sink1_data_range217w(0);
+ wire_w_lg_sink1_valid224w(0) <= sink1_valid AND wire_w_sink1_data_range223w(0);
+ wire_w_lg_sink1_valid230w(0) <= sink1_valid AND wire_w_sink1_data_range229w(0);
+ wire_w_lg_sink1_valid236w(0) <= sink1_valid AND wire_w_sink1_data_range235w(0);
+ wire_w_lg_sink1_valid242w(0) <= sink1_valid AND wire_w_sink1_data_range241w(0);
+ wire_w_lg_sink1_valid26w(0) <= sink1_valid AND wire_w_sink1_data_range25w(0);
+ wire_w_lg_sink1_valid248w(0) <= sink1_valid AND wire_w_sink1_data_range247w(0);
+ wire_w_lg_sink1_valid254w(0) <= sink1_valid AND wire_w_sink1_data_range253w(0);
+ wire_w_lg_sink1_valid260w(0) <= sink1_valid AND wire_w_sink1_data_range259w(0);
+ wire_w_lg_sink1_valid266w(0) <= sink1_valid AND wire_w_sink1_data_range265w(0);
+ wire_w_lg_sink1_valid272w(0) <= sink1_valid AND wire_w_sink1_data_range271w(0);
+ wire_w_lg_sink1_valid278w(0) <= sink1_valid AND wire_w_sink1_data_range277w(0);
+ wire_w_lg_sink1_valid284w(0) <= sink1_valid AND wire_w_sink1_data_range283w(0);
+ wire_w_lg_sink1_valid290w(0) <= sink1_valid AND wire_w_sink1_data_range289w(0);
+ wire_w_lg_sink1_valid296w(0) <= sink1_valid AND wire_w_sink1_data_range295w(0);
+ wire_w_lg_sink1_valid302w(0) <= sink1_valid AND wire_w_sink1_data_range301w(0);
+ wire_w_lg_sink1_valid32w(0) <= sink1_valid AND wire_w_sink1_data_range31w(0);
+ wire_w_lg_sink1_valid308w(0) <= sink1_valid AND wire_w_sink1_data_range307w(0);
+ wire_w_lg_sink1_valid314w(0) <= sink1_valid AND wire_w_sink1_data_range313w(0);
+ wire_w_lg_sink1_valid320w(0) <= sink1_valid AND wire_w_sink1_data_range319w(0);
+ wire_w_lg_sink1_valid326w(0) <= sink1_valid AND wire_w_sink1_data_range325w(0);
+ wire_w_lg_sink1_valid332w(0) <= sink1_valid AND wire_w_sink1_data_range331w(0);
+ wire_w_lg_sink1_valid338w(0) <= sink1_valid AND wire_w_sink1_data_range337w(0);
+ wire_w_lg_sink1_valid344w(0) <= sink1_valid AND wire_w_sink1_data_range343w(0);
+ wire_w_lg_sink1_valid350w(0) <= sink1_valid AND wire_w_sink1_data_range349w(0);
+ wire_w_lg_sink1_valid356w(0) <= sink1_valid AND wire_w_sink1_data_range355w(0);
+ wire_w_lg_sink1_valid362w(0) <= sink1_valid AND wire_w_sink1_data_range361w(0);
+ wire_w_lg_sink1_valid38w(0) <= sink1_valid AND wire_w_sink1_data_range37w(0);
+ wire_w_lg_sink1_valid368w(0) <= sink1_valid AND wire_w_sink1_data_range367w(0);
+ wire_w_lg_sink1_valid374w(0) <= sink1_valid AND wire_w_sink1_data_range373w(0);
+ wire_w_lg_sink1_valid380w(0) <= sink1_valid AND wire_w_sink1_data_range379w(0);
+ wire_w_lg_sink1_valid386w(0) <= sink1_valid AND wire_w_sink1_data_range385w(0);
+ wire_w_lg_sink1_valid392w(0) <= sink1_valid AND wire_w_sink1_data_range391w(0);
+ wire_w_lg_sink1_valid398w(0) <= sink1_valid AND wire_w_sink1_data_range397w(0);
+ wire_w_lg_sink1_valid44w(0) <= sink1_valid AND wire_w_sink1_data_range43w(0);
+ wire_w_lg_sink1_valid50w(0) <= sink1_valid AND wire_w_sink1_data_range49w(0);
+ wire_w_lg_sink1_valid56w(0) <= sink1_valid AND wire_w_sink1_data_range55w(0);
+ wire_w_lg_sink1_valid62w(0) <= sink1_valid AND wire_w_sink1_data_range61w(0);
+ wire_w_lg_w_lg_sink0_valid402w405w(0) <= wire_w_lg_sink0_valid402w(0) OR wire_w_lg_sink1_valid404w(0);
+ wire_w_lg_w_lg_sink0_valid409w412w(0) <= wire_w_lg_sink0_valid409w(0) OR wire_w_lg_sink1_valid411w(0);
+ wire_w_lg_w_lg_sink0_valid5w8w(0) <= wire_w_lg_sink0_valid5w(0) OR wire_w_lg_sink1_valid7w(0);
+ wire_w_lg_w_lg_sink0_valid66w69w(0) <= wire_w_lg_sink0_valid66w(0) OR wire_w_lg_sink1_valid68w(0);
+ wire_w_lg_w_lg_sink0_valid72w75w(0) <= wire_w_lg_sink0_valid72w(0) OR wire_w_lg_sink1_valid74w(0);
+ wire_w_lg_w_lg_sink0_valid78w81w(0) <= wire_w_lg_sink0_valid78w(0) OR wire_w_lg_sink1_valid80w(0);
+ wire_w_lg_w_lg_sink0_valid84w87w(0) <= wire_w_lg_sink0_valid84w(0) OR wire_w_lg_sink1_valid86w(0);
+ wire_w_lg_w_lg_sink0_valid90w93w(0) <= wire_w_lg_sink0_valid90w(0) OR wire_w_lg_sink1_valid92w(0);
+ wire_w_lg_w_lg_sink0_valid96w99w(0) <= wire_w_lg_sink0_valid96w(0) OR wire_w_lg_sink1_valid98w(0);
+ wire_w_lg_w_lg_sink0_valid102w105w(0) <= wire_w_lg_sink0_valid102w(0) OR wire_w_lg_sink1_valid104w(0);
+ wire_w_lg_w_lg_sink0_valid108w111w(0) <= wire_w_lg_sink0_valid108w(0) OR wire_w_lg_sink1_valid110w(0);
+ wire_w_lg_w_lg_sink0_valid114w117w(0) <= wire_w_lg_sink0_valid114w(0) OR wire_w_lg_sink1_valid116w(0);
+ wire_w_lg_w_lg_sink0_valid120w123w(0) <= wire_w_lg_sink0_valid120w(0) OR wire_w_lg_sink1_valid122w(0);
+ wire_w_lg_w_lg_sink0_valid12w15w(0) <= wire_w_lg_sink0_valid12w(0) OR wire_w_lg_sink1_valid14w(0);
+ wire_w_lg_w_lg_sink0_valid126w129w(0) <= wire_w_lg_sink0_valid126w(0) OR wire_w_lg_sink1_valid128w(0);
+ wire_w_lg_w_lg_sink0_valid132w135w(0) <= wire_w_lg_sink0_valid132w(0) OR wire_w_lg_sink1_valid134w(0);
+ wire_w_lg_w_lg_sink0_valid138w141w(0) <= wire_w_lg_sink0_valid138w(0) OR wire_w_lg_sink1_valid140w(0);
+ wire_w_lg_w_lg_sink0_valid144w147w(0) <= wire_w_lg_sink0_valid144w(0) OR wire_w_lg_sink1_valid146w(0);
+ wire_w_lg_w_lg_sink0_valid150w153w(0) <= wire_w_lg_sink0_valid150w(0) OR wire_w_lg_sink1_valid152w(0);
+ wire_w_lg_w_lg_sink0_valid156w159w(0) <= wire_w_lg_sink0_valid156w(0) OR wire_w_lg_sink1_valid158w(0);
+ wire_w_lg_w_lg_sink0_valid162w165w(0) <= wire_w_lg_sink0_valid162w(0) OR wire_w_lg_sink1_valid164w(0);
+ wire_w_lg_w_lg_sink0_valid168w171w(0) <= wire_w_lg_sink0_valid168w(0) OR wire_w_lg_sink1_valid170w(0);
+ wire_w_lg_w_lg_sink0_valid174w177w(0) <= wire_w_lg_sink0_valid174w(0) OR wire_w_lg_sink1_valid176w(0);
+ wire_w_lg_w_lg_sink0_valid180w183w(0) <= wire_w_lg_sink0_valid180w(0) OR wire_w_lg_sink1_valid182w(0);
+ wire_w_lg_w_lg_sink0_valid18w21w(0) <= wire_w_lg_sink0_valid18w(0) OR wire_w_lg_sink1_valid20w(0);
+ wire_w_lg_w_lg_sink0_valid186w189w(0) <= wire_w_lg_sink0_valid186w(0) OR wire_w_lg_sink1_valid188w(0);
+ wire_w_lg_w_lg_sink0_valid192w195w(0) <= wire_w_lg_sink0_valid192w(0) OR wire_w_lg_sink1_valid194w(0);
+ wire_w_lg_w_lg_sink0_valid198w201w(0) <= wire_w_lg_sink0_valid198w(0) OR wire_w_lg_sink1_valid200w(0);
+ wire_w_lg_w_lg_sink0_valid204w207w(0) <= wire_w_lg_sink0_valid204w(0) OR wire_w_lg_sink1_valid206w(0);
+ wire_w_lg_w_lg_sink0_valid210w213w(0) <= wire_w_lg_sink0_valid210w(0) OR wire_w_lg_sink1_valid212w(0);
+ wire_w_lg_w_lg_sink0_valid216w219w(0) <= wire_w_lg_sink0_valid216w(0) OR wire_w_lg_sink1_valid218w(0);
+ wire_w_lg_w_lg_sink0_valid222w225w(0) <= wire_w_lg_sink0_valid222w(0) OR wire_w_lg_sink1_valid224w(0);
+ wire_w_lg_w_lg_sink0_valid228w231w(0) <= wire_w_lg_sink0_valid228w(0) OR wire_w_lg_sink1_valid230w(0);
+ wire_w_lg_w_lg_sink0_valid234w237w(0) <= wire_w_lg_sink0_valid234w(0) OR wire_w_lg_sink1_valid236w(0);
+ wire_w_lg_w_lg_sink0_valid240w243w(0) <= wire_w_lg_sink0_valid240w(0) OR wire_w_lg_sink1_valid242w(0);
+ wire_w_lg_w_lg_sink0_valid24w27w(0) <= wire_w_lg_sink0_valid24w(0) OR wire_w_lg_sink1_valid26w(0);
+ wire_w_lg_w_lg_sink0_valid246w249w(0) <= wire_w_lg_sink0_valid246w(0) OR wire_w_lg_sink1_valid248w(0);
+ wire_w_lg_w_lg_sink0_valid252w255w(0) <= wire_w_lg_sink0_valid252w(0) OR wire_w_lg_sink1_valid254w(0);
+ wire_w_lg_w_lg_sink0_valid258w261w(0) <= wire_w_lg_sink0_valid258w(0) OR wire_w_lg_sink1_valid260w(0);
+ wire_w_lg_w_lg_sink0_valid264w267w(0) <= wire_w_lg_sink0_valid264w(0) OR wire_w_lg_sink1_valid266w(0);
+ wire_w_lg_w_lg_sink0_valid270w273w(0) <= wire_w_lg_sink0_valid270w(0) OR wire_w_lg_sink1_valid272w(0);
+ wire_w_lg_w_lg_sink0_valid276w279w(0) <= wire_w_lg_sink0_valid276w(0) OR wire_w_lg_sink1_valid278w(0);
+ wire_w_lg_w_lg_sink0_valid282w285w(0) <= wire_w_lg_sink0_valid282w(0) OR wire_w_lg_sink1_valid284w(0);
+ wire_w_lg_w_lg_sink0_valid288w291w(0) <= wire_w_lg_sink0_valid288w(0) OR wire_w_lg_sink1_valid290w(0);
+ wire_w_lg_w_lg_sink0_valid294w297w(0) <= wire_w_lg_sink0_valid294w(0) OR wire_w_lg_sink1_valid296w(0);
+ wire_w_lg_w_lg_sink0_valid300w303w(0) <= wire_w_lg_sink0_valid300w(0) OR wire_w_lg_sink1_valid302w(0);
+ wire_w_lg_w_lg_sink0_valid30w33w(0) <= wire_w_lg_sink0_valid30w(0) OR wire_w_lg_sink1_valid32w(0);
+ wire_w_lg_w_lg_sink0_valid306w309w(0) <= wire_w_lg_sink0_valid306w(0) OR wire_w_lg_sink1_valid308w(0);
+ wire_w_lg_w_lg_sink0_valid312w315w(0) <= wire_w_lg_sink0_valid312w(0) OR wire_w_lg_sink1_valid314w(0);
+ wire_w_lg_w_lg_sink0_valid318w321w(0) <= wire_w_lg_sink0_valid318w(0) OR wire_w_lg_sink1_valid320w(0);
+ wire_w_lg_w_lg_sink0_valid324w327w(0) <= wire_w_lg_sink0_valid324w(0) OR wire_w_lg_sink1_valid326w(0);
+ wire_w_lg_w_lg_sink0_valid330w333w(0) <= wire_w_lg_sink0_valid330w(0) OR wire_w_lg_sink1_valid332w(0);
+ wire_w_lg_w_lg_sink0_valid336w339w(0) <= wire_w_lg_sink0_valid336w(0) OR wire_w_lg_sink1_valid338w(0);
+ wire_w_lg_w_lg_sink0_valid342w345w(0) <= wire_w_lg_sink0_valid342w(0) OR wire_w_lg_sink1_valid344w(0);
+ wire_w_lg_w_lg_sink0_valid348w351w(0) <= wire_w_lg_sink0_valid348w(0) OR wire_w_lg_sink1_valid350w(0);
+ wire_w_lg_w_lg_sink0_valid354w357w(0) <= wire_w_lg_sink0_valid354w(0) OR wire_w_lg_sink1_valid356w(0);
+ wire_w_lg_w_lg_sink0_valid360w363w(0) <= wire_w_lg_sink0_valid360w(0) OR wire_w_lg_sink1_valid362w(0);
+ wire_w_lg_w_lg_sink0_valid36w39w(0) <= wire_w_lg_sink0_valid36w(0) OR wire_w_lg_sink1_valid38w(0);
+ wire_w_lg_w_lg_sink0_valid366w369w(0) <= wire_w_lg_sink0_valid366w(0) OR wire_w_lg_sink1_valid368w(0);
+ wire_w_lg_w_lg_sink0_valid372w375w(0) <= wire_w_lg_sink0_valid372w(0) OR wire_w_lg_sink1_valid374w(0);
+ wire_w_lg_w_lg_sink0_valid378w381w(0) <= wire_w_lg_sink0_valid378w(0) OR wire_w_lg_sink1_valid380w(0);
+ wire_w_lg_w_lg_sink0_valid384w387w(0) <= wire_w_lg_sink0_valid384w(0) OR wire_w_lg_sink1_valid386w(0);
+ wire_w_lg_w_lg_sink0_valid390w393w(0) <= wire_w_lg_sink0_valid390w(0) OR wire_w_lg_sink1_valid392w(0);
+ wire_w_lg_w_lg_sink0_valid396w399w(0) <= wire_w_lg_sink0_valid396w(0) OR wire_w_lg_sink1_valid398w(0);
+ wire_w_lg_w_lg_sink0_valid42w45w(0) <= wire_w_lg_sink0_valid42w(0) OR wire_w_lg_sink1_valid44w(0);
+ wire_w_lg_w_lg_sink0_valid48w51w(0) <= wire_w_lg_sink0_valid48w(0) OR wire_w_lg_sink1_valid50w(0);
+ wire_w_lg_w_lg_sink0_valid54w57w(0) <= wire_w_lg_sink0_valid54w(0) OR wire_w_lg_sink1_valid56w(0);
+ wire_w_lg_w_lg_sink0_valid60w63w(0) <= wire_w_lg_sink0_valid60w(0) OR wire_w_lg_sink1_valid62w(0);
+ sink0_ready <= (sink0_valid AND src_ready);
+ sink1_ready <= (sink1_valid AND src_ready);
+ src_channel <= ( wire_w_lg_w_lg_sink0_valid409w412w & wire_w_lg_w_lg_sink0_valid402w405w);
+ src_data <= ( wire_w_lg_w_lg_sink0_valid396w399w & wire_w_lg_w_lg_sink0_valid390w393w & wire_w_lg_w_lg_sink0_valid384w387w & wire_w_lg_w_lg_sink0_valid378w381w & wire_w_lg_w_lg_sink0_valid372w375w & wire_w_lg_w_lg_sink0_valid366w369w & wire_w_lg_w_lg_sink0_valid360w363w & wire_w_lg_w_lg_sink0_valid354w357w & wire_w_lg_w_lg_sink0_valid348w351w & wire_w_lg_w_lg_sink0_valid342w345w & wire_w_lg_w_lg_sink0_valid336w339w & wire_w_lg_w_lg_sink0_valid330w333w & wire_w_lg_w_lg_sink0_valid324w327w & wire_w_lg_w_lg_sink0_valid318w321w & wire_w_lg_w_lg_sink0_valid312w315w & wire_w_lg_w_lg_sink0_valid306w309w & wire_w_lg_w_lg_sink0_valid300w303w & wire_w_lg_w_lg_sink0_valid294w297w & wire_w_lg_w_lg_sink0_valid288w291w & wire_w_lg_w_lg_sink0_valid282w285w & wire_w_lg_w_lg_sink0_valid276w279w & wire_w_lg_w_lg_sink0_valid270w273w & wire_w_lg_w_lg_sink0_valid264w267w & wire_w_lg_w_lg_sink0_valid258w261w & wire_w_lg_w_lg_sink0_valid252w255w & wire_w_lg_w_lg_sink0_valid246w249w & wire_w_lg_w_lg_sink0_valid240w243w & wire_w_lg_w_lg_sink0_valid234w237w & wire_w_lg_w_lg_sink0_valid228w231w & wire_w_lg_w_lg_sink0_valid222w225w & wire_w_lg_w_lg_sink0_valid216w219w & wire_w_lg_w_lg_sink0_valid210w213w & wire_w_lg_w_lg_sink0_valid204w207w & wire_w_lg_w_lg_sink0_valid198w201w & wire_w_lg_w_lg_sink0_valid192w195w & wire_w_lg_w_lg_sink0_valid186w189w & wire_w_lg_w_lg_sink0_valid180w183w & wire_w_lg_w_lg_sink0_valid174w177w & wire_w_lg_w_lg_sink0_valid168w171w & wire_w_lg_w_lg_sink0_valid162w165w & wire_w_lg_w_lg_sink0_valid156w159w & wire_w_lg_w_lg_sink0_valid150w153w & wire_w_lg_w_lg_sink0_valid144w147w & wire_w_lg_w_lg_sink0_valid138w141w & wire_w_lg_w_lg_sink0_valid132w135w & wire_w_lg_w_lg_sink0_valid126w129w & wire_w_lg_w_lg_sink0_valid120w123w & wire_w_lg_w_lg_sink0_valid114w117w & wire_w_lg_w_lg_sink0_valid108w111w & wire_w_lg_w_lg_sink0_valid102w105w & wire_w_lg_w_lg_sink0_valid96w99w & wire_w_lg_w_lg_sink0_valid90w93w & wire_w_lg_w_lg_sink0_valid84w87w & wire_w_lg_w_lg_sink0_valid78w81w & wire_w_lg_w_lg_sink0_valid72w75w & wire_w_lg_w_lg_sink0_valid66w69w
+ & wire_w_lg_w_lg_sink0_valid60w63w & wire_w_lg_w_lg_sink0_valid54w57w & wire_w_lg_w_lg_sink0_valid48w51w & wire_w_lg_w_lg_sink0_valid42w45w & wire_w_lg_w_lg_sink0_valid36w39w & wire_w_lg_w_lg_sink0_valid30w33w & wire_w_lg_w_lg_sink0_valid24w27w & wire_w_lg_w_lg_sink0_valid18w21w & wire_w_lg_w_lg_sink0_valid12w15w & wire_w_lg_w_lg_sink0_valid5w8w);
+ src_endofpacket <= ((sink0_valid AND sink0_endofpacket) OR (sink1_valid AND sink1_endofpacket));
+ src_startofpacket <= ((sink0_valid AND sink0_startofpacket) OR (sink1_valid AND sink1_startofpacket));
+ src_valid <= (sink0_valid OR sink1_valid);
+ wire_w_sink0_channel_range401w(0) <= sink0_channel(0);
+ wire_w_sink0_channel_range408w(0) <= sink0_channel(1);
+ wire_w_sink0_data_range4w(0) <= sink0_data(0);
+ wire_w_sink0_data_range65w(0) <= sink0_data(10);
+ wire_w_sink0_data_range71w(0) <= sink0_data(11);
+ wire_w_sink0_data_range77w(0) <= sink0_data(12);
+ wire_w_sink0_data_range83w(0) <= sink0_data(13);
+ wire_w_sink0_data_range89w(0) <= sink0_data(14);
+ wire_w_sink0_data_range95w(0) <= sink0_data(15);
+ wire_w_sink0_data_range101w(0) <= sink0_data(16);
+ wire_w_sink0_data_range107w(0) <= sink0_data(17);
+ wire_w_sink0_data_range113w(0) <= sink0_data(18);
+ wire_w_sink0_data_range119w(0) <= sink0_data(19);
+ wire_w_sink0_data_range11w(0) <= sink0_data(1);
+ wire_w_sink0_data_range125w(0) <= sink0_data(20);
+ wire_w_sink0_data_range131w(0) <= sink0_data(21);
+ wire_w_sink0_data_range137w(0) <= sink0_data(22);
+ wire_w_sink0_data_range143w(0) <= sink0_data(23);
+ wire_w_sink0_data_range149w(0) <= sink0_data(24);
+ wire_w_sink0_data_range155w(0) <= sink0_data(25);
+ wire_w_sink0_data_range161w(0) <= sink0_data(26);
+ wire_w_sink0_data_range167w(0) <= sink0_data(27);
+ wire_w_sink0_data_range173w(0) <= sink0_data(28);
+ wire_w_sink0_data_range179w(0) <= sink0_data(29);
+ wire_w_sink0_data_range17w(0) <= sink0_data(2);
+ wire_w_sink0_data_range185w(0) <= sink0_data(30);
+ wire_w_sink0_data_range191w(0) <= sink0_data(31);
+ wire_w_sink0_data_range197w(0) <= sink0_data(32);
+ wire_w_sink0_data_range203w(0) <= sink0_data(33);
+ wire_w_sink0_data_range209w(0) <= sink0_data(34);
+ wire_w_sink0_data_range215w(0) <= sink0_data(35);
+ wire_w_sink0_data_range221w(0) <= sink0_data(36);
+ wire_w_sink0_data_range227w(0) <= sink0_data(37);
+ wire_w_sink0_data_range233w(0) <= sink0_data(38);
+ wire_w_sink0_data_range239w(0) <= sink0_data(39);
+ wire_w_sink0_data_range23w(0) <= sink0_data(3);
+ wire_w_sink0_data_range245w(0) <= sink0_data(40);
+ wire_w_sink0_data_range251w(0) <= sink0_data(41);
+ wire_w_sink0_data_range257w(0) <= sink0_data(42);
+ wire_w_sink0_data_range263w(0) <= sink0_data(43);
+ wire_w_sink0_data_range269w(0) <= sink0_data(44);
+ wire_w_sink0_data_range275w(0) <= sink0_data(45);
+ wire_w_sink0_data_range281w(0) <= sink0_data(46);
+ wire_w_sink0_data_range287w(0) <= sink0_data(47);
+ wire_w_sink0_data_range293w(0) <= sink0_data(48);
+ wire_w_sink0_data_range299w(0) <= sink0_data(49);
+ wire_w_sink0_data_range29w(0) <= sink0_data(4);
+ wire_w_sink0_data_range305w(0) <= sink0_data(50);
+ wire_w_sink0_data_range311w(0) <= sink0_data(51);
+ wire_w_sink0_data_range317w(0) <= sink0_data(52);
+ wire_w_sink0_data_range323w(0) <= sink0_data(53);
+ wire_w_sink0_data_range329w(0) <= sink0_data(54);
+ wire_w_sink0_data_range335w(0) <= sink0_data(55);
+ wire_w_sink0_data_range341w(0) <= sink0_data(56);
+ wire_w_sink0_data_range347w(0) <= sink0_data(57);
+ wire_w_sink0_data_range353w(0) <= sink0_data(58);
+ wire_w_sink0_data_range359w(0) <= sink0_data(59);
+ wire_w_sink0_data_range35w(0) <= sink0_data(5);
+ wire_w_sink0_data_range365w(0) <= sink0_data(60);
+ wire_w_sink0_data_range371w(0) <= sink0_data(61);
+ wire_w_sink0_data_range377w(0) <= sink0_data(62);
+ wire_w_sink0_data_range383w(0) <= sink0_data(63);
+ wire_w_sink0_data_range389w(0) <= sink0_data(64);
+ wire_w_sink0_data_range395w(0) <= sink0_data(65);
+ wire_w_sink0_data_range41w(0) <= sink0_data(6);
+ wire_w_sink0_data_range47w(0) <= sink0_data(7);
+ wire_w_sink0_data_range53w(0) <= sink0_data(8);
+ wire_w_sink0_data_range59w(0) <= sink0_data(9);
+ wire_w_sink1_channel_range403w(0) <= sink1_channel(0);
+ wire_w_sink1_channel_range410w(0) <= sink1_channel(1);
+ wire_w_sink1_data_range6w(0) <= sink1_data(0);
+ wire_w_sink1_data_range67w(0) <= sink1_data(10);
+ wire_w_sink1_data_range73w(0) <= sink1_data(11);
+ wire_w_sink1_data_range79w(0) <= sink1_data(12);
+ wire_w_sink1_data_range85w(0) <= sink1_data(13);
+ wire_w_sink1_data_range91w(0) <= sink1_data(14);
+ wire_w_sink1_data_range97w(0) <= sink1_data(15);
+ wire_w_sink1_data_range103w(0) <= sink1_data(16);
+ wire_w_sink1_data_range109w(0) <= sink1_data(17);
+ wire_w_sink1_data_range115w(0) <= sink1_data(18);
+ wire_w_sink1_data_range121w(0) <= sink1_data(19);
+ wire_w_sink1_data_range13w(0) <= sink1_data(1);
+ wire_w_sink1_data_range127w(0) <= sink1_data(20);
+ wire_w_sink1_data_range133w(0) <= sink1_data(21);
+ wire_w_sink1_data_range139w(0) <= sink1_data(22);
+ wire_w_sink1_data_range145w(0) <= sink1_data(23);
+ wire_w_sink1_data_range151w(0) <= sink1_data(24);
+ wire_w_sink1_data_range157w(0) <= sink1_data(25);
+ wire_w_sink1_data_range163w(0) <= sink1_data(26);
+ wire_w_sink1_data_range169w(0) <= sink1_data(27);
+ wire_w_sink1_data_range175w(0) <= sink1_data(28);
+ wire_w_sink1_data_range181w(0) <= sink1_data(29);
+ wire_w_sink1_data_range19w(0) <= sink1_data(2);
+ wire_w_sink1_data_range187w(0) <= sink1_data(30);
+ wire_w_sink1_data_range193w(0) <= sink1_data(31);
+ wire_w_sink1_data_range199w(0) <= sink1_data(32);
+ wire_w_sink1_data_range205w(0) <= sink1_data(33);
+ wire_w_sink1_data_range211w(0) <= sink1_data(34);
+ wire_w_sink1_data_range217w(0) <= sink1_data(35);
+ wire_w_sink1_data_range223w(0) <= sink1_data(36);
+ wire_w_sink1_data_range229w(0) <= sink1_data(37);
+ wire_w_sink1_data_range235w(0) <= sink1_data(38);
+ wire_w_sink1_data_range241w(0) <= sink1_data(39);
+ wire_w_sink1_data_range25w(0) <= sink1_data(3);
+ wire_w_sink1_data_range247w(0) <= sink1_data(40);
+ wire_w_sink1_data_range253w(0) <= sink1_data(41);
+ wire_w_sink1_data_range259w(0) <= sink1_data(42);
+ wire_w_sink1_data_range265w(0) <= sink1_data(43);
+ wire_w_sink1_data_range271w(0) <= sink1_data(44);
+ wire_w_sink1_data_range277w(0) <= sink1_data(45);
+ wire_w_sink1_data_range283w(0) <= sink1_data(46);
+ wire_w_sink1_data_range289w(0) <= sink1_data(47);
+ wire_w_sink1_data_range295w(0) <= sink1_data(48);
+ wire_w_sink1_data_range301w(0) <= sink1_data(49);
+ wire_w_sink1_data_range31w(0) <= sink1_data(4);
+ wire_w_sink1_data_range307w(0) <= sink1_data(50);
+ wire_w_sink1_data_range313w(0) <= sink1_data(51);
+ wire_w_sink1_data_range319w(0) <= sink1_data(52);
+ wire_w_sink1_data_range325w(0) <= sink1_data(53);
+ wire_w_sink1_data_range331w(0) <= sink1_data(54);
+ wire_w_sink1_data_range337w(0) <= sink1_data(55);
+ wire_w_sink1_data_range343w(0) <= sink1_data(56);
+ wire_w_sink1_data_range349w(0) <= sink1_data(57);
+ wire_w_sink1_data_range355w(0) <= sink1_data(58);
+ wire_w_sink1_data_range361w(0) <= sink1_data(59);
+ wire_w_sink1_data_range37w(0) <= sink1_data(5);
+ wire_w_sink1_data_range367w(0) <= sink1_data(60);
+ wire_w_sink1_data_range373w(0) <= sink1_data(61);
+ wire_w_sink1_data_range379w(0) <= sink1_data(62);
+ wire_w_sink1_data_range385w(0) <= sink1_data(63);
+ wire_w_sink1_data_range391w(0) <= sink1_data(64);
+ wire_w_sink1_data_range397w(0) <= sink1_data(65);
+ wire_w_sink1_data_range43w(0) <= sink1_data(6);
+ wire_w_sink1_data_range49w(0) <= sink1_data(7);
+ wire_w_sink1_data_range55w(0) <= sink1_data(8);
+ wire_w_sink1_data_range61w(0) <= sink1_data(9);
+
+ END RTL; --altera_merlin_multiplexer_0001
+--synopsys translate_on
+--VALID FILE
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_multiplexer/altera_merlin_multiplexer_0002.vho b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_multiplexer/altera_merlin_multiplexer_0002.vho
new file mode 100644
index 0000000000..7002ac1354
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_multiplexer/altera_merlin_multiplexer_0002.vho
@@ -0,0 +1,3659 @@
+--IP Functional Simulation Model
+--VERSION_BEGIN 11.1SP2 cbx_mgl 2012:01:25:21:26:09:SJ cbx_simgen 2012:01:25:21:25:27:SJ VERSION_END
+
+
+-- Copyright (C) 1991-2011 Altera Corporation
+-- Your use of Altera Corporation's design tools, logic functions
+-- and other software and tools, and its AMPP partner logic
+-- functions, and any output files from any of the foregoing
+-- (including device programming or simulation files), and any
+-- associated documentation or information are expressly subject
+-- to the terms and conditions of the Altera Program License
+-- Subscription Agreement, Altera MegaCore Function License
+-- Agreement, or other applicable license agreement, including,
+-- without limitation, that your use is for the sole purpose of
+-- programming logic devices manufactured by Altera and sold by
+-- Altera or its authorized distributors. Please refer to the
+-- applicable agreement for further details.
+
+-- You may only use these simulation model output files for simulation
+-- purposes and expressly not for synthesis or any other purposes (in which
+-- event Altera disclaims all warranties of any kind).
+
+
+--synopsys translate_off
+
+--synthesis_resources =
+ LIBRARY ieee;
+ USE ieee.std_logic_1164.all;
+
+ ENTITY altera_merlin_multiplexer_0002 IS
+ PORT
+ (
+ clk : IN STD_LOGIC;
+ reset : IN STD_LOGIC;
+ sink0_channel : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
+ sink0_data : IN STD_LOGIC_VECTOR (68 DOWNTO 0);
+ sink0_endofpacket : IN STD_LOGIC;
+ sink0_ready : OUT STD_LOGIC;
+ sink0_startofpacket : IN STD_LOGIC;
+ sink0_valid : IN STD_LOGIC;
+ sink1_channel : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
+ sink1_data : IN STD_LOGIC_VECTOR (68 DOWNTO 0);
+ sink1_endofpacket : IN STD_LOGIC;
+ sink1_ready : OUT STD_LOGIC;
+ sink1_startofpacket : IN STD_LOGIC;
+ sink1_valid : IN STD_LOGIC;
+ sink2_channel : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
+ sink2_data : IN STD_LOGIC_VECTOR (68 DOWNTO 0);
+ sink2_endofpacket : IN STD_LOGIC;
+ sink2_ready : OUT STD_LOGIC;
+ sink2_startofpacket : IN STD_LOGIC;
+ sink2_valid : IN STD_LOGIC;
+ sink3_channel : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
+ sink3_data : IN STD_LOGIC_VECTOR (68 DOWNTO 0);
+ sink3_endofpacket : IN STD_LOGIC;
+ sink3_ready : OUT STD_LOGIC;
+ sink3_startofpacket : IN STD_LOGIC;
+ sink3_valid : IN STD_LOGIC;
+ sink4_channel : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
+ sink4_data : IN STD_LOGIC_VECTOR (68 DOWNTO 0);
+ sink4_endofpacket : IN STD_LOGIC;
+ sink4_ready : OUT STD_LOGIC;
+ sink4_startofpacket : IN STD_LOGIC;
+ sink4_valid : IN STD_LOGIC;
+ sink5_channel : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
+ sink5_data : IN STD_LOGIC_VECTOR (68 DOWNTO 0);
+ sink5_endofpacket : IN STD_LOGIC;
+ sink5_ready : OUT STD_LOGIC;
+ sink5_startofpacket : IN STD_LOGIC;
+ sink5_valid : IN STD_LOGIC;
+ sink6_channel : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
+ sink6_data : IN STD_LOGIC_VECTOR (68 DOWNTO 0);
+ sink6_endofpacket : IN STD_LOGIC;
+ sink6_ready : OUT STD_LOGIC;
+ sink6_startofpacket : IN STD_LOGIC;
+ sink6_valid : IN STD_LOGIC;
+ sink7_channel : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
+ sink7_data : IN STD_LOGIC_VECTOR (68 DOWNTO 0);
+ sink7_endofpacket : IN STD_LOGIC;
+ sink7_ready : OUT STD_LOGIC;
+ sink7_startofpacket : IN STD_LOGIC;
+ sink7_valid : IN STD_LOGIC;
+ src_channel : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
+ src_data : OUT STD_LOGIC_VECTOR (68 DOWNTO 0);
+ src_endofpacket : OUT STD_LOGIC;
+ src_ready : IN STD_LOGIC;
+ src_startofpacket : OUT STD_LOGIC;
+ src_valid : OUT STD_LOGIC
+ );
+ END altera_merlin_multiplexer_0002;
+
+ ARCHITECTURE RTL OF altera_merlin_multiplexer_0002 IS
+
+ ATTRIBUTE synthesis_clearbox : natural;
+ ATTRIBUTE synthesis_clearbox OF RTL : ARCHITECTURE IS 1;
+ SIGNAL wire_w_lg_sink0_valid1674w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid1699w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid1723w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid1747w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid1771w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid1795w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid1819w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid1843w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid17w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid258w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid282w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid306w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid330w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid354w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid378w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid402w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid426w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid450w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid474w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid42w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid498w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid522w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid546w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid570w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid594w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid618w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid642w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid666w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid690w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid714w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid66w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid738w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid762w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid786w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid810w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid834w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid858w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid882w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid906w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid930w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid954w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid90w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid978w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid1002w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid1026w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid1050w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid1074w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid1098w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid1122w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid1146w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid1170w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid1194w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid114w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid1218w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid1242w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid1266w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid1290w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid1314w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid1338w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid1362w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid1386w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid1410w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid1434w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid138w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid1458w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid1482w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid1506w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid1530w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid1554w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid1578w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid1602w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid1626w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid1650w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid162w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid186w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid210w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid234w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid1676w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid1701w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid1725w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid1749w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid1773w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid1797w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid1821w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid1845w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid19w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid260w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid284w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid308w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid332w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid356w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid380w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid404w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid428w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid452w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid476w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid44w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid500w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid524w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid548w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid572w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid596w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid620w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid644w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid668w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid692w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid716w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid68w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid740w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid764w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid788w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid812w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid836w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid860w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid884w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid908w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid932w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid956w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid92w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid980w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid1004w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid1028w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid1052w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid1076w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid1100w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid1124w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid1148w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid1172w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid1196w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid116w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid1220w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid1244w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid1268w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid1292w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid1316w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid1340w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid1364w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid1388w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid1412w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid1436w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid140w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid1460w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid1484w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid1508w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid1532w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid1556w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid1580w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid1604w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid1628w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid1652w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid164w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid188w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid212w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid236w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid1679w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid1704w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid1728w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid1752w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid1776w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid1800w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid1824w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid1848w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid22w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid263w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid287w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid311w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid335w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid359w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid383w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid407w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid431w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid455w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid479w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid47w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid503w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid527w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid551w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid575w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid599w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid623w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid647w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid671w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid695w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid719w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid71w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid743w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid767w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid791w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid815w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid839w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid863w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid887w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid911w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid935w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid959w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid95w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid983w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid1007w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid1031w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid1055w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid1079w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid1103w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid1127w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid1151w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid1175w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid1199w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid119w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid1223w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid1247w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid1271w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid1295w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid1319w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid1343w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid1367w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid1391w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid1415w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid1439w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid143w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid1463w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid1487w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid1511w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid1535w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid1559w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid1583w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid1607w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid1631w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid1655w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid167w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid191w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid215w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid239w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid1682w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid1707w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid1731w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid1755w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid1779w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid1803w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid1827w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid1851w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid25w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid266w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid290w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid314w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid338w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid362w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid386w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid410w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid434w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid458w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid482w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid50w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid506w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid530w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid554w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid578w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid602w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid626w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid650w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid674w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid698w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid722w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid74w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid746w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid770w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid794w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid818w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid842w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid866w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid890w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid914w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid938w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid962w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid98w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid986w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid1010w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid1034w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid1058w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid1082w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid1106w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid1130w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid1154w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid1178w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid1202w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid122w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid1226w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid1250w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid1274w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid1298w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid1322w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid1346w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid1370w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid1394w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid1418w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid1442w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid146w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid1466w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid1490w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid1514w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid1538w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid1562w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid1586w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid1610w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid1634w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid1658w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid170w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid194w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid218w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid242w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid1685w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid1710w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid1734w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid1758w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid1782w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid1806w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid1830w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid1854w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid28w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid269w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid293w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid317w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid341w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid365w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid389w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid413w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid437w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid461w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid485w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid53w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid509w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid533w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid557w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid581w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid605w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid629w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid653w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid677w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid701w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid725w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid77w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid749w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid773w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid797w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid821w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid845w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid869w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid893w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid917w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid941w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid965w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid101w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid989w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid1013w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid1037w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid1061w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid1085w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid1109w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid1133w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid1157w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid1181w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid1205w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid125w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid1229w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid1253w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid1277w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid1301w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid1325w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid1349w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid1373w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid1397w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid1421w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid1445w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid149w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid1469w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid1493w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid1517w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid1541w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid1565w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid1589w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid1613w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid1637w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid1661w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid173w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid197w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid221w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid245w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid1688w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid1713w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid1737w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid1761w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid1785w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid1809w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid1833w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid1857w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid31w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid272w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid296w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid320w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid344w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid368w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid392w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid416w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid440w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid464w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid488w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid56w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid512w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid536w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid560w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid584w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid608w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid632w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid656w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid680w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid704w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid728w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid80w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid752w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid776w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid800w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid824w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid848w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid872w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid896w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid920w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid944w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid968w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid104w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid992w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid1016w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid1040w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid1064w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid1088w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid1112w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid1136w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid1160w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid1184w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid1208w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid128w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid1232w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid1256w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid1280w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid1304w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid1328w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid1352w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid1376w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid1400w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid1424w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid1448w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid152w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid1472w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid1496w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid1520w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid1544w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid1568w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid1592w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid1616w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid1640w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid1664w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid176w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid200w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid224w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid248w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid1691w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid1716w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid1740w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid1764w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid1788w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid1812w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid1836w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid1860w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid34w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid275w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid299w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid323w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid347w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid371w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid395w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid419w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid443w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid467w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid491w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid59w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid515w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid539w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid563w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid587w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid611w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid635w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid659w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid683w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid707w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid731w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid83w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid755w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid779w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid803w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid827w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid851w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid875w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid899w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid923w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid947w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid971w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid107w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid995w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid1019w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid1043w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid1067w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid1091w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid1115w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid1139w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid1163w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid1187w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid1211w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid131w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid1235w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid1259w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid1283w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid1307w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid1331w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid1355w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid1379w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid1403w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid1427w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid1451w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid155w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid1475w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid1499w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid1523w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid1547w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid1571w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid1595w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid1619w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid1643w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid1667w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid179w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid203w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid227w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid251w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink7_valid1694w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink7_valid1719w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink7_valid1743w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink7_valid1767w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink7_valid1791w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink7_valid1815w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink7_valid1839w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink7_valid1863w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink7_valid37w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink7_valid278w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink7_valid302w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink7_valid326w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink7_valid350w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink7_valid374w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink7_valid398w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink7_valid422w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink7_valid446w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink7_valid470w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink7_valid494w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink7_valid62w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink7_valid518w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink7_valid542w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink7_valid566w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink7_valid590w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink7_valid614w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink7_valid638w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink7_valid662w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink7_valid686w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink7_valid710w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink7_valid734w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink7_valid86w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink7_valid758w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink7_valid782w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink7_valid806w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink7_valid830w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink7_valid854w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink7_valid878w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink7_valid902w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink7_valid926w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink7_valid950w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink7_valid974w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink7_valid110w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink7_valid998w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink7_valid1022w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink7_valid1046w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink7_valid1070w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink7_valid1094w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink7_valid1118w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink7_valid1142w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink7_valid1166w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink7_valid1190w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink7_valid1214w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink7_valid134w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink7_valid1238w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink7_valid1262w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink7_valid1286w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink7_valid1310w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink7_valid1334w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink7_valid1358w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink7_valid1382w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink7_valid1406w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink7_valid1430w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink7_valid1454w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink7_valid158w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink7_valid1478w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink7_valid1502w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink7_valid1526w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink7_valid1550w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink7_valid1574w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink7_valid1598w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink7_valid1622w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink7_valid1646w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink7_valid1670w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink7_valid182w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink7_valid206w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink7_valid230w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink7_valid254w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid1674w1677w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid1699w1702w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid1723w1726w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid1747w1750w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid1771w1774w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid1795w1798w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid1819w1822w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid1843w1846w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid17w20w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid258w261w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid282w285w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid306w309w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid330w333w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid354w357w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid378w381w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid402w405w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid426w429w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid450w453w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid474w477w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid42w45w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid498w501w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid522w525w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid546w549w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid570w573w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid594w597w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid618w621w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid642w645w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid666w669w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid690w693w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid714w717w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid66w69w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid738w741w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid762w765w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid786w789w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid810w813w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid834w837w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid858w861w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid882w885w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid906w909w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid930w933w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid954w957w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid90w93w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid978w981w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid1002w1005w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid1026w1029w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid1050w1053w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid1074w1077w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid1098w1101w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid1122w1125w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid1146w1149w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid1170w1173w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid1194w1197w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid114w117w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid1218w1221w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid1242w1245w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid1266w1269w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid1290w1293w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid1314w1317w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid1338w1341w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid1362w1365w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid1386w1389w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid1410w1413w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid1434w1437w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid138w141w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid1458w1461w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid1482w1485w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid1506w1509w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid1530w1533w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid1554w1557w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid1578w1581w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid1602w1605w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid1626w1629w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid1650w1653w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid162w165w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid186w189w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid210w213w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid234w237w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid1674w1677w1680w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid1699w1702w1705w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid1723w1726w1729w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid1747w1750w1753w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid1771w1774w1777w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid1795w1798w1801w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid1819w1822w1825w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid1843w1846w1849w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid17w20w23w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid258w261w264w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid282w285w288w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid306w309w312w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid330w333w336w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid354w357w360w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid378w381w384w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid402w405w408w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid426w429w432w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid450w453w456w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid474w477w480w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid42w45w48w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid498w501w504w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid522w525w528w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid546w549w552w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid570w573w576w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid594w597w600w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid618w621w624w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid642w645w648w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid666w669w672w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid690w693w696w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid714w717w720w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid66w69w72w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid738w741w744w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid762w765w768w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid786w789w792w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid810w813w816w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid834w837w840w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid858w861w864w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid882w885w888w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid906w909w912w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid930w933w936w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid954w957w960w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid90w93w96w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid978w981w984w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid1002w1005w1008w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid1026w1029w1032w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid1050w1053w1056w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid1074w1077w1080w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid1098w1101w1104w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid1122w1125w1128w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid1146w1149w1152w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid1170w1173w1176w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid1194w1197w1200w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid114w117w120w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid1218w1221w1224w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid1242w1245w1248w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid1266w1269w1272w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid1290w1293w1296w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid1314w1317w1320w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid1338w1341w1344w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid1362w1365w1368w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid1386w1389w1392w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid1410w1413w1416w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid1434w1437w1440w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid138w141w144w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid1458w1461w1464w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid1482w1485w1488w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid1506w1509w1512w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid1530w1533w1536w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid1554w1557w1560w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid1578w1581w1584w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid1602w1605w1608w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid1626w1629w1632w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid1650w1653w1656w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid162w165w168w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid186w189w192w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid210w213w216w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid234w237w240w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w1683w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w1708w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w1732w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w1756w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w1780w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w1804w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w1828w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w1852w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_sink0_valid17w20w23w26w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_sink0_valid258w261w264w267w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_sink0_valid282w285w288w291w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_sink0_valid306w309w312w315w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_sink0_valid330w333w336w339w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_sink0_valid354w357w360w363w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_sink0_valid378w381w384w387w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_sink0_valid402w405w408w411w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_sink0_valid426w429w432w435w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_sink0_valid450w453w456w459w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_sink0_valid474w477w480w483w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_sink0_valid42w45w48w51w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_sink0_valid498w501w504w507w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_sink0_valid522w525w528w531w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_sink0_valid546w549w552w555w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_sink0_valid570w573w576w579w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_sink0_valid594w597w600w603w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_sink0_valid618w621w624w627w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_sink0_valid642w645w648w651w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_sink0_valid666w669w672w675w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_sink0_valid690w693w696w699w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_sink0_valid714w717w720w723w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_sink0_valid66w69w72w75w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_sink0_valid738w741w744w747w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_sink0_valid762w765w768w771w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_sink0_valid786w789w792w795w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_sink0_valid810w813w816w819w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_sink0_valid834w837w840w843w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_sink0_valid858w861w864w867w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_sink0_valid882w885w888w891w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_sink0_valid906w909w912w915w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_sink0_valid930w933w936w939w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_sink0_valid954w957w960w963w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_sink0_valid90w93w96w99w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_sink0_valid978w981w984w987w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w1011w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w1035w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w1059w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w1083w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w1107w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w1131w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w1155w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w1179w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w1203w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_sink0_valid114w117w120w123w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w1227w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w1251w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w1275w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w1299w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w1323w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w1347w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w1371w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w1395w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w1419w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w1443w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_sink0_valid138w141w144w147w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w1467w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w1491w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w1515w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w1539w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w1563w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w1587w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w1611w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w1635w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w1659w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_sink0_valid162w165w168w171w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_sink0_valid186w189w192w195w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_sink0_valid210w213w216w219w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_sink0_valid234w237w240w243w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w1683w1686w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w1708w1711w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w1732w1735w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w1756w1759w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w1780w1783w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w1804w1807w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w1828w1831w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w1852w1855w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w29w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w270w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w294w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w318w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w342w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w366w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w390w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w414w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w438w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w462w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w486w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w54w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w510w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w534w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w558w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w582w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w606w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w630w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w654w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w678w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w702w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w726w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w78w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w750w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w774w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w798w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w822w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w846w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w870w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w894w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w918w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w942w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w966w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w102w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w990w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w1011w1014w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w1035w1038w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w1059w1062w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w1083w1086w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w1107w1110w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w1131w1134w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w1155w1158w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w1179w1182w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w1203w1206w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w126w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w1227w1230w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w1251w1254w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w1275w1278w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w1299w1302w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w1323w1326w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w1347w1350w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w1371w1374w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w1395w1398w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w1419w1422w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w1443w1446w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w150w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w1467w1470w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w1491w1494w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w1515w1518w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w1539w1542w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w1563w1566w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w1587w1590w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w1611w1614w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w1635w1638w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w1659w1662w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w174w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w198w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w222w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w246w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w1683w1686w1689w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w1708w1711w1714w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w1732w1735w1738w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w1756w1759w1762w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w1780w1783w1786w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w1804w1807w1810w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w1828w1831w1834w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w1852w1855w1858w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w29w32w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w270w273w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w294w297w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w318w321w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w342w345w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w366w369w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w390w393w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w414w417w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w438w441w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w462w465w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w486w489w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w54w57w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w510w513w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w534w537w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w558w561w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w582w585w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w606w609w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w630w633w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w654w657w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w678w681w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w702w705w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w726w729w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w78w81w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w750w753w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w774w777w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w798w801w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w822w825w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w846w849w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w870w873w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w894w897w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w918w921w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w942w945w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w966w969w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w102w105w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w990w993w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w1011w1014w1017w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w1035w1038w1041w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w1059w1062w1065w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w1083w1086w1089w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w1107w1110w1113w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w1131w1134w1137w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w1155w1158w1161w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w1179w1182w1185w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w1203w1206w1209w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w126w129w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w1227w1230w1233w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w1251w1254w1257w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w1275w1278w1281w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w1299w1302w1305w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w1323w1326w1329w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w1347w1350w1353w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w1371w1374w1377w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w1395w1398w1401w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w1419w1422w1425w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w1443w1446w1449w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w150w153w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w1467w1470w1473w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w1491w1494w1497w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w1515w1518w1521w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w1539w1542w1545w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w1563w1566w1569w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w1587w1590w1593w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w1611w1614w1617w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w1635w1638w1641w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w1659w1662w1665w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w174w177w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w198w201w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w222w225w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w246w249w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w1683w1686w1689w1692w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w1708w1711w1714w1717w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w1732w1735w1738w1741w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w1756w1759w1762w1765w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w1780w1783w1786w1789w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w1804w1807w1810w1813w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w1828w1831w1834w1837w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w1852w1855w1858w1861w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w29w32w35w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w270w273w276w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w294w297w300w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w318w321w324w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w342w345w348w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w366w369w372w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w390w393w396w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w414w417w420w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w438w441w444w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w462w465w468w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w486w489w492w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w54w57w60w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w510w513w516w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w534w537w540w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w558w561w564w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w582w585w588w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w606w609w612w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w630w633w636w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w654w657w660w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w678w681w684w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w702w705w708w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w726w729w732w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w78w81w84w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w750w753w756w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w774w777w780w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w798w801w804w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w822w825w828w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w846w849w852w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w870w873w876w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w894w897w900w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w918w921w924w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w942w945w948w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w966w969w972w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w102w105w108w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w990w993w996w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w1011w1014w1017w1020w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w1035w1038w1041w1044w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w1059w1062w1065w1068w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w1083w1086w1089w1092w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w1107w1110w1113w1116w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w1131w1134w1137w1140w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w1155w1158w1161w1164w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w1179w1182w1185w1188w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w1203w1206w1209w1212w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w126w129w132w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w1227w1230w1233w1236w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w1251w1254w1257w1260w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w1275w1278w1281w1284w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w1299w1302w1305w1308w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w1323w1326w1329w1332w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w1347w1350w1353w1356w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w1371w1374w1377w1380w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w1395w1398w1401w1404w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w1419w1422w1425w1428w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w1443w1446w1449w1452w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w150w153w156w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w1467w1470w1473w1476w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w1491w1494w1497w1500w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w1515w1518w1521w1524w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w1539w1542w1545w1548w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w1563w1566w1569w1572w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w1587w1590w1593w1596w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w1611w1614w1617w1620w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w1635w1638w1641w1644w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w1659w1662w1665w1668w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w174w177w180w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w198w201w204w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w222w225w228w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w246w249w252w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_w1683w1686w1689w1692w1695w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_w1708w1711w1714w1717w1720w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_w1732w1735w1738w1741w1744w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_w1756w1759w1762w1765w1768w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_w1780w1783w1786w1789w1792w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_w1804w1807w1810w1813w1816w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_w1828w1831w1834w1837w1840w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_w1852w1855w1858w1861w1864w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w29w32w35w38w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w270w273w276w279w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w294w297w300w303w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w318w321w324w327w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w342w345w348w351w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w366w369w372w375w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w390w393w396w399w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w414w417w420w423w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w438w441w444w447w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w462w465w468w471w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w486w489w492w495w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w54w57w60w63w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w510w513w516w519w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w534w537w540w543w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w558w561w564w567w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w582w585w588w591w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w606w609w612w615w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w630w633w636w639w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w654w657w660w663w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w678w681w684w687w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w702w705w708w711w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w726w729w732w735w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w78w81w84w87w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w750w753w756w759w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w774w777w780w783w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w798w801w804w807w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w822w825w828w831w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w846w849w852w855w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w870w873w876w879w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w894w897w900w903w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w918w921w924w927w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w942w945w948w951w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w966w969w972w975w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w102w105w108w111w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w990w993w996w999w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_w1011w1014w1017w1020w1023w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_w1035w1038w1041w1044w1047w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_w1059w1062w1065w1068w1071w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_w1083w1086w1089w1092w1095w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_w1107w1110w1113w1116w1119w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_w1131w1134w1137w1140w1143w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_w1155w1158w1161w1164w1167w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_w1179w1182w1185w1188w1191w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_w1203w1206w1209w1212w1215w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w126w129w132w135w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_w1227w1230w1233w1236w1239w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_w1251w1254w1257w1260w1263w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_w1275w1278w1281w1284w1287w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_w1299w1302w1305w1308w1311w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_w1323w1326w1329w1332w1335w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_w1347w1350w1353w1356w1359w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_w1371w1374w1377w1380w1383w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_w1395w1398w1401w1404w1407w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_w1419w1422w1425w1428w1431w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_w1443w1446w1449w1452w1455w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w150w153w156w159w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_w1467w1470w1473w1476w1479w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_w1491w1494w1497w1500w1503w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_w1515w1518w1521w1524w1527w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_w1539w1542w1545w1548w1551w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_w1563w1566w1569w1572w1575w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_w1587w1590w1593w1596w1599w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_w1611w1614w1617w1620w1623w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_w1635w1638w1641w1644w1647w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_w1659w1662w1665w1668w1671w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w174w177w180w183w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w198w201w204w207w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w222w225w228w231w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w246w249w252w255w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL s_wire_altera_merlin_multiplexer_0002_wideor1_31_dataout : STD_LOGIC;
+ SIGNAL wire_w_sink0_channel_range1673w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_channel_range1698w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_channel_range1722w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_channel_range1746w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_channel_range1770w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_channel_range1794w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_channel_range1818w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_channel_range1842w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range16w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range257w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range281w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range305w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range329w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range353w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range377w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range401w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range425w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range449w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range473w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range41w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range497w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range521w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range545w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range569w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range593w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range617w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range641w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range665w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range689w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range713w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range65w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range737w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range761w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range785w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range809w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range833w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range857w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range881w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range905w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range929w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range953w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range89w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range977w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range1001w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range1025w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range1049w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range1073w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range1097w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range1121w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range1145w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range1169w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range1193w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range113w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range1217w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range1241w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range1265w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range1289w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range1313w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range1337w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range1361w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range1385w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range1409w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range1433w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range137w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range1457w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range1481w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range1505w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range1529w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range1553w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range1577w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range1601w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range1625w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range1649w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range161w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range185w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range209w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range233w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_channel_range1675w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_channel_range1700w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_channel_range1724w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_channel_range1748w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_channel_range1772w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_channel_range1796w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_channel_range1820w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_channel_range1844w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range18w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range259w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range283w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range307w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range331w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range355w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range379w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range403w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range427w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range451w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range475w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range43w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range499w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range523w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range547w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range571w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range595w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range619w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range643w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range667w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range691w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range715w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range67w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range739w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range763w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range787w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range811w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range835w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range859w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range883w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range907w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range931w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range955w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range91w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range979w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range1003w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range1027w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range1051w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range1075w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range1099w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range1123w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range1147w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range1171w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range1195w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range115w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range1219w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range1243w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range1267w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range1291w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range1315w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range1339w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range1363w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range1387w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range1411w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range1435w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range139w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range1459w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range1483w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range1507w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range1531w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range1555w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range1579w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range1603w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range1627w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range1651w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range163w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range187w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range211w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range235w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_channel_range1678w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_channel_range1703w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_channel_range1727w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_channel_range1751w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_channel_range1775w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_channel_range1799w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_channel_range1823w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_channel_range1847w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range21w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range262w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range286w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range310w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range334w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range358w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range382w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range406w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range430w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range454w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range478w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range46w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range502w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range526w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range550w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range574w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range598w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range622w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range646w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range670w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range694w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range718w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range70w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range742w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range766w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range790w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range814w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range838w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range862w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range886w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range910w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range934w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range958w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range94w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range982w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range1006w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range1030w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range1054w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range1078w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range1102w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range1126w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range1150w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range1174w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range1198w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range118w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range1222w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range1246w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range1270w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range1294w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range1318w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range1342w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range1366w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range1390w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range1414w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range1438w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range142w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range1462w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range1486w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range1510w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range1534w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range1558w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range1582w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range1606w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range1630w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range1654w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range166w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range190w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range214w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range238w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_channel_range1681w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_channel_range1706w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_channel_range1730w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_channel_range1754w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_channel_range1778w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_channel_range1802w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_channel_range1826w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_channel_range1850w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range24w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range265w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range289w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range313w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range337w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range361w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range385w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range409w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range433w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range457w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range481w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range49w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range505w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range529w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range553w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range577w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range601w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range625w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range649w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range673w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range697w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range721w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range73w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range745w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range769w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range793w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range817w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range841w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range865w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range889w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range913w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range937w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range961w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range97w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range985w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range1009w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range1033w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range1057w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range1081w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range1105w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range1129w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range1153w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range1177w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range1201w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range121w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range1225w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range1249w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range1273w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range1297w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range1321w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range1345w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range1369w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range1393w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range1417w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range1441w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range145w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range1465w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range1489w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range1513w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range1537w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range1561w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range1585w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range1609w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range1633w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range1657w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range169w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range193w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range217w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range241w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_channel_range1684w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_channel_range1709w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_channel_range1733w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_channel_range1757w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_channel_range1781w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_channel_range1805w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_channel_range1829w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_channel_range1853w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range27w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range268w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range292w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range316w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range340w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range364w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range388w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range412w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range436w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range460w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range484w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range52w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range508w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range532w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range556w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range580w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range604w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range628w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range652w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range676w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range700w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range724w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range76w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range748w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range772w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range796w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range820w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range844w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range868w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range892w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range916w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range940w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range964w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range100w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range988w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range1012w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range1036w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range1060w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range1084w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range1108w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range1132w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range1156w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range1180w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range1204w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range124w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range1228w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range1252w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range1276w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range1300w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range1324w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range1348w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range1372w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range1396w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range1420w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range1444w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range148w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range1468w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range1492w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range1516w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range1540w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range1564w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range1588w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range1612w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range1636w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range1660w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range172w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range196w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range220w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range244w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_channel_range1687w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_channel_range1712w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_channel_range1736w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_channel_range1760w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_channel_range1784w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_channel_range1808w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_channel_range1832w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_channel_range1856w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range30w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range271w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range295w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range319w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range343w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range367w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range391w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range415w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range439w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range463w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range487w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range55w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range511w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range535w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range559w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range583w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range607w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range631w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range655w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range679w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range703w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range727w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range79w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range751w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range775w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range799w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range823w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range847w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range871w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range895w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range919w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range943w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range967w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range103w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range991w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range1015w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range1039w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range1063w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range1087w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range1111w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range1135w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range1159w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range1183w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range1207w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range127w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range1231w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range1255w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range1279w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range1303w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range1327w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range1351w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range1375w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range1399w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range1423w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range1447w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range151w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range1471w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range1495w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range1519w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range1543w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range1567w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range1591w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range1615w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range1639w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range1663w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range175w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range199w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range223w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range247w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_channel_range1690w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_channel_range1715w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_channel_range1739w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_channel_range1763w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_channel_range1787w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_channel_range1811w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_channel_range1835w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_channel_range1859w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range33w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range274w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range298w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range322w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range346w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range370w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range394w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range418w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range442w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range466w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range490w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range58w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range514w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range538w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range562w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range586w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range610w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range634w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range658w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range682w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range706w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range730w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range82w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range754w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range778w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range802w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range826w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range850w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range874w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range898w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range922w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range946w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range970w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range106w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range994w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range1018w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range1042w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range1066w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range1090w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range1114w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range1138w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range1162w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range1186w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range1210w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range130w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range1234w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range1258w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range1282w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range1306w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range1330w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range1354w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range1378w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range1402w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range1426w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range1450w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range154w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range1474w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range1498w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range1522w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range1546w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range1570w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range1594w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range1618w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range1642w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range1666w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range178w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range202w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range226w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range250w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink7_channel_range1693w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink7_channel_range1718w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink7_channel_range1742w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink7_channel_range1766w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink7_channel_range1790w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink7_channel_range1814w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink7_channel_range1838w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink7_channel_range1862w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink7_data_range36w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink7_data_range277w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink7_data_range301w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink7_data_range325w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink7_data_range349w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink7_data_range373w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink7_data_range397w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink7_data_range421w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink7_data_range445w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink7_data_range469w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink7_data_range493w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink7_data_range61w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink7_data_range517w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink7_data_range541w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink7_data_range565w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink7_data_range589w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink7_data_range613w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink7_data_range637w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink7_data_range661w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink7_data_range685w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink7_data_range709w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink7_data_range733w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink7_data_range85w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink7_data_range757w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink7_data_range781w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink7_data_range805w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink7_data_range829w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink7_data_range853w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink7_data_range877w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink7_data_range901w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink7_data_range925w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink7_data_range949w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink7_data_range973w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink7_data_range109w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink7_data_range997w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink7_data_range1021w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink7_data_range1045w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink7_data_range1069w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink7_data_range1093w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink7_data_range1117w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink7_data_range1141w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink7_data_range1165w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink7_data_range1189w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink7_data_range1213w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink7_data_range133w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink7_data_range1237w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink7_data_range1261w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink7_data_range1285w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink7_data_range1309w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink7_data_range1333w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink7_data_range1357w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink7_data_range1381w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink7_data_range1405w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink7_data_range1429w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink7_data_range1453w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink7_data_range157w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink7_data_range1477w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink7_data_range1501w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink7_data_range1525w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink7_data_range1549w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink7_data_range1573w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink7_data_range1597w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink7_data_range1621w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink7_data_range1645w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink7_data_range1669w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink7_data_range181w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink7_data_range205w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink7_data_range229w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink7_data_range253w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ BEGIN
+
+ wire_w_lg_sink0_valid1674w(0) <= sink0_valid AND wire_w_sink0_channel_range1673w(0);
+ wire_w_lg_sink0_valid1699w(0) <= sink0_valid AND wire_w_sink0_channel_range1698w(0);
+ wire_w_lg_sink0_valid1723w(0) <= sink0_valid AND wire_w_sink0_channel_range1722w(0);
+ wire_w_lg_sink0_valid1747w(0) <= sink0_valid AND wire_w_sink0_channel_range1746w(0);
+ wire_w_lg_sink0_valid1771w(0) <= sink0_valid AND wire_w_sink0_channel_range1770w(0);
+ wire_w_lg_sink0_valid1795w(0) <= sink0_valid AND wire_w_sink0_channel_range1794w(0);
+ wire_w_lg_sink0_valid1819w(0) <= sink0_valid AND wire_w_sink0_channel_range1818w(0);
+ wire_w_lg_sink0_valid1843w(0) <= sink0_valid AND wire_w_sink0_channel_range1842w(0);
+ wire_w_lg_sink0_valid17w(0) <= sink0_valid AND wire_w_sink0_data_range16w(0);
+ wire_w_lg_sink0_valid258w(0) <= sink0_valid AND wire_w_sink0_data_range257w(0);
+ wire_w_lg_sink0_valid282w(0) <= sink0_valid AND wire_w_sink0_data_range281w(0);
+ wire_w_lg_sink0_valid306w(0) <= sink0_valid AND wire_w_sink0_data_range305w(0);
+ wire_w_lg_sink0_valid330w(0) <= sink0_valid AND wire_w_sink0_data_range329w(0);
+ wire_w_lg_sink0_valid354w(0) <= sink0_valid AND wire_w_sink0_data_range353w(0);
+ wire_w_lg_sink0_valid378w(0) <= sink0_valid AND wire_w_sink0_data_range377w(0);
+ wire_w_lg_sink0_valid402w(0) <= sink0_valid AND wire_w_sink0_data_range401w(0);
+ wire_w_lg_sink0_valid426w(0) <= sink0_valid AND wire_w_sink0_data_range425w(0);
+ wire_w_lg_sink0_valid450w(0) <= sink0_valid AND wire_w_sink0_data_range449w(0);
+ wire_w_lg_sink0_valid474w(0) <= sink0_valid AND wire_w_sink0_data_range473w(0);
+ wire_w_lg_sink0_valid42w(0) <= sink0_valid AND wire_w_sink0_data_range41w(0);
+ wire_w_lg_sink0_valid498w(0) <= sink0_valid AND wire_w_sink0_data_range497w(0);
+ wire_w_lg_sink0_valid522w(0) <= sink0_valid AND wire_w_sink0_data_range521w(0);
+ wire_w_lg_sink0_valid546w(0) <= sink0_valid AND wire_w_sink0_data_range545w(0);
+ wire_w_lg_sink0_valid570w(0) <= sink0_valid AND wire_w_sink0_data_range569w(0);
+ wire_w_lg_sink0_valid594w(0) <= sink0_valid AND wire_w_sink0_data_range593w(0);
+ wire_w_lg_sink0_valid618w(0) <= sink0_valid AND wire_w_sink0_data_range617w(0);
+ wire_w_lg_sink0_valid642w(0) <= sink0_valid AND wire_w_sink0_data_range641w(0);
+ wire_w_lg_sink0_valid666w(0) <= sink0_valid AND wire_w_sink0_data_range665w(0);
+ wire_w_lg_sink0_valid690w(0) <= sink0_valid AND wire_w_sink0_data_range689w(0);
+ wire_w_lg_sink0_valid714w(0) <= sink0_valid AND wire_w_sink0_data_range713w(0);
+ wire_w_lg_sink0_valid66w(0) <= sink0_valid AND wire_w_sink0_data_range65w(0);
+ wire_w_lg_sink0_valid738w(0) <= sink0_valid AND wire_w_sink0_data_range737w(0);
+ wire_w_lg_sink0_valid762w(0) <= sink0_valid AND wire_w_sink0_data_range761w(0);
+ wire_w_lg_sink0_valid786w(0) <= sink0_valid AND wire_w_sink0_data_range785w(0);
+ wire_w_lg_sink0_valid810w(0) <= sink0_valid AND wire_w_sink0_data_range809w(0);
+ wire_w_lg_sink0_valid834w(0) <= sink0_valid AND wire_w_sink0_data_range833w(0);
+ wire_w_lg_sink0_valid858w(0) <= sink0_valid AND wire_w_sink0_data_range857w(0);
+ wire_w_lg_sink0_valid882w(0) <= sink0_valid AND wire_w_sink0_data_range881w(0);
+ wire_w_lg_sink0_valid906w(0) <= sink0_valid AND wire_w_sink0_data_range905w(0);
+ wire_w_lg_sink0_valid930w(0) <= sink0_valid AND wire_w_sink0_data_range929w(0);
+ wire_w_lg_sink0_valid954w(0) <= sink0_valid AND wire_w_sink0_data_range953w(0);
+ wire_w_lg_sink0_valid90w(0) <= sink0_valid AND wire_w_sink0_data_range89w(0);
+ wire_w_lg_sink0_valid978w(0) <= sink0_valid AND wire_w_sink0_data_range977w(0);
+ wire_w_lg_sink0_valid1002w(0) <= sink0_valid AND wire_w_sink0_data_range1001w(0);
+ wire_w_lg_sink0_valid1026w(0) <= sink0_valid AND wire_w_sink0_data_range1025w(0);
+ wire_w_lg_sink0_valid1050w(0) <= sink0_valid AND wire_w_sink0_data_range1049w(0);
+ wire_w_lg_sink0_valid1074w(0) <= sink0_valid AND wire_w_sink0_data_range1073w(0);
+ wire_w_lg_sink0_valid1098w(0) <= sink0_valid AND wire_w_sink0_data_range1097w(0);
+ wire_w_lg_sink0_valid1122w(0) <= sink0_valid AND wire_w_sink0_data_range1121w(0);
+ wire_w_lg_sink0_valid1146w(0) <= sink0_valid AND wire_w_sink0_data_range1145w(0);
+ wire_w_lg_sink0_valid1170w(0) <= sink0_valid AND wire_w_sink0_data_range1169w(0);
+ wire_w_lg_sink0_valid1194w(0) <= sink0_valid AND wire_w_sink0_data_range1193w(0);
+ wire_w_lg_sink0_valid114w(0) <= sink0_valid AND wire_w_sink0_data_range113w(0);
+ wire_w_lg_sink0_valid1218w(0) <= sink0_valid AND wire_w_sink0_data_range1217w(0);
+ wire_w_lg_sink0_valid1242w(0) <= sink0_valid AND wire_w_sink0_data_range1241w(0);
+ wire_w_lg_sink0_valid1266w(0) <= sink0_valid AND wire_w_sink0_data_range1265w(0);
+ wire_w_lg_sink0_valid1290w(0) <= sink0_valid AND wire_w_sink0_data_range1289w(0);
+ wire_w_lg_sink0_valid1314w(0) <= sink0_valid AND wire_w_sink0_data_range1313w(0);
+ wire_w_lg_sink0_valid1338w(0) <= sink0_valid AND wire_w_sink0_data_range1337w(0);
+ wire_w_lg_sink0_valid1362w(0) <= sink0_valid AND wire_w_sink0_data_range1361w(0);
+ wire_w_lg_sink0_valid1386w(0) <= sink0_valid AND wire_w_sink0_data_range1385w(0);
+ wire_w_lg_sink0_valid1410w(0) <= sink0_valid AND wire_w_sink0_data_range1409w(0);
+ wire_w_lg_sink0_valid1434w(0) <= sink0_valid AND wire_w_sink0_data_range1433w(0);
+ wire_w_lg_sink0_valid138w(0) <= sink0_valid AND wire_w_sink0_data_range137w(0);
+ wire_w_lg_sink0_valid1458w(0) <= sink0_valid AND wire_w_sink0_data_range1457w(0);
+ wire_w_lg_sink0_valid1482w(0) <= sink0_valid AND wire_w_sink0_data_range1481w(0);
+ wire_w_lg_sink0_valid1506w(0) <= sink0_valid AND wire_w_sink0_data_range1505w(0);
+ wire_w_lg_sink0_valid1530w(0) <= sink0_valid AND wire_w_sink0_data_range1529w(0);
+ wire_w_lg_sink0_valid1554w(0) <= sink0_valid AND wire_w_sink0_data_range1553w(0);
+ wire_w_lg_sink0_valid1578w(0) <= sink0_valid AND wire_w_sink0_data_range1577w(0);
+ wire_w_lg_sink0_valid1602w(0) <= sink0_valid AND wire_w_sink0_data_range1601w(0);
+ wire_w_lg_sink0_valid1626w(0) <= sink0_valid AND wire_w_sink0_data_range1625w(0);
+ wire_w_lg_sink0_valid1650w(0) <= sink0_valid AND wire_w_sink0_data_range1649w(0);
+ wire_w_lg_sink0_valid162w(0) <= sink0_valid AND wire_w_sink0_data_range161w(0);
+ wire_w_lg_sink0_valid186w(0) <= sink0_valid AND wire_w_sink0_data_range185w(0);
+ wire_w_lg_sink0_valid210w(0) <= sink0_valid AND wire_w_sink0_data_range209w(0);
+ wire_w_lg_sink0_valid234w(0) <= sink0_valid AND wire_w_sink0_data_range233w(0);
+ wire_w_lg_sink1_valid1676w(0) <= sink1_valid AND wire_w_sink1_channel_range1675w(0);
+ wire_w_lg_sink1_valid1701w(0) <= sink1_valid AND wire_w_sink1_channel_range1700w(0);
+ wire_w_lg_sink1_valid1725w(0) <= sink1_valid AND wire_w_sink1_channel_range1724w(0);
+ wire_w_lg_sink1_valid1749w(0) <= sink1_valid AND wire_w_sink1_channel_range1748w(0);
+ wire_w_lg_sink1_valid1773w(0) <= sink1_valid AND wire_w_sink1_channel_range1772w(0);
+ wire_w_lg_sink1_valid1797w(0) <= sink1_valid AND wire_w_sink1_channel_range1796w(0);
+ wire_w_lg_sink1_valid1821w(0) <= sink1_valid AND wire_w_sink1_channel_range1820w(0);
+ wire_w_lg_sink1_valid1845w(0) <= sink1_valid AND wire_w_sink1_channel_range1844w(0);
+ wire_w_lg_sink1_valid19w(0) <= sink1_valid AND wire_w_sink1_data_range18w(0);
+ wire_w_lg_sink1_valid260w(0) <= sink1_valid AND wire_w_sink1_data_range259w(0);
+ wire_w_lg_sink1_valid284w(0) <= sink1_valid AND wire_w_sink1_data_range283w(0);
+ wire_w_lg_sink1_valid308w(0) <= sink1_valid AND wire_w_sink1_data_range307w(0);
+ wire_w_lg_sink1_valid332w(0) <= sink1_valid AND wire_w_sink1_data_range331w(0);
+ wire_w_lg_sink1_valid356w(0) <= sink1_valid AND wire_w_sink1_data_range355w(0);
+ wire_w_lg_sink1_valid380w(0) <= sink1_valid AND wire_w_sink1_data_range379w(0);
+ wire_w_lg_sink1_valid404w(0) <= sink1_valid AND wire_w_sink1_data_range403w(0);
+ wire_w_lg_sink1_valid428w(0) <= sink1_valid AND wire_w_sink1_data_range427w(0);
+ wire_w_lg_sink1_valid452w(0) <= sink1_valid AND wire_w_sink1_data_range451w(0);
+ wire_w_lg_sink1_valid476w(0) <= sink1_valid AND wire_w_sink1_data_range475w(0);
+ wire_w_lg_sink1_valid44w(0) <= sink1_valid AND wire_w_sink1_data_range43w(0);
+ wire_w_lg_sink1_valid500w(0) <= sink1_valid AND wire_w_sink1_data_range499w(0);
+ wire_w_lg_sink1_valid524w(0) <= sink1_valid AND wire_w_sink1_data_range523w(0);
+ wire_w_lg_sink1_valid548w(0) <= sink1_valid AND wire_w_sink1_data_range547w(0);
+ wire_w_lg_sink1_valid572w(0) <= sink1_valid AND wire_w_sink1_data_range571w(0);
+ wire_w_lg_sink1_valid596w(0) <= sink1_valid AND wire_w_sink1_data_range595w(0);
+ wire_w_lg_sink1_valid620w(0) <= sink1_valid AND wire_w_sink1_data_range619w(0);
+ wire_w_lg_sink1_valid644w(0) <= sink1_valid AND wire_w_sink1_data_range643w(0);
+ wire_w_lg_sink1_valid668w(0) <= sink1_valid AND wire_w_sink1_data_range667w(0);
+ wire_w_lg_sink1_valid692w(0) <= sink1_valid AND wire_w_sink1_data_range691w(0);
+ wire_w_lg_sink1_valid716w(0) <= sink1_valid AND wire_w_sink1_data_range715w(0);
+ wire_w_lg_sink1_valid68w(0) <= sink1_valid AND wire_w_sink1_data_range67w(0);
+ wire_w_lg_sink1_valid740w(0) <= sink1_valid AND wire_w_sink1_data_range739w(0);
+ wire_w_lg_sink1_valid764w(0) <= sink1_valid AND wire_w_sink1_data_range763w(0);
+ wire_w_lg_sink1_valid788w(0) <= sink1_valid AND wire_w_sink1_data_range787w(0);
+ wire_w_lg_sink1_valid812w(0) <= sink1_valid AND wire_w_sink1_data_range811w(0);
+ wire_w_lg_sink1_valid836w(0) <= sink1_valid AND wire_w_sink1_data_range835w(0);
+ wire_w_lg_sink1_valid860w(0) <= sink1_valid AND wire_w_sink1_data_range859w(0);
+ wire_w_lg_sink1_valid884w(0) <= sink1_valid AND wire_w_sink1_data_range883w(0);
+ wire_w_lg_sink1_valid908w(0) <= sink1_valid AND wire_w_sink1_data_range907w(0);
+ wire_w_lg_sink1_valid932w(0) <= sink1_valid AND wire_w_sink1_data_range931w(0);
+ wire_w_lg_sink1_valid956w(0) <= sink1_valid AND wire_w_sink1_data_range955w(0);
+ wire_w_lg_sink1_valid92w(0) <= sink1_valid AND wire_w_sink1_data_range91w(0);
+ wire_w_lg_sink1_valid980w(0) <= sink1_valid AND wire_w_sink1_data_range979w(0);
+ wire_w_lg_sink1_valid1004w(0) <= sink1_valid AND wire_w_sink1_data_range1003w(0);
+ wire_w_lg_sink1_valid1028w(0) <= sink1_valid AND wire_w_sink1_data_range1027w(0);
+ wire_w_lg_sink1_valid1052w(0) <= sink1_valid AND wire_w_sink1_data_range1051w(0);
+ wire_w_lg_sink1_valid1076w(0) <= sink1_valid AND wire_w_sink1_data_range1075w(0);
+ wire_w_lg_sink1_valid1100w(0) <= sink1_valid AND wire_w_sink1_data_range1099w(0);
+ wire_w_lg_sink1_valid1124w(0) <= sink1_valid AND wire_w_sink1_data_range1123w(0);
+ wire_w_lg_sink1_valid1148w(0) <= sink1_valid AND wire_w_sink1_data_range1147w(0);
+ wire_w_lg_sink1_valid1172w(0) <= sink1_valid AND wire_w_sink1_data_range1171w(0);
+ wire_w_lg_sink1_valid1196w(0) <= sink1_valid AND wire_w_sink1_data_range1195w(0);
+ wire_w_lg_sink1_valid116w(0) <= sink1_valid AND wire_w_sink1_data_range115w(0);
+ wire_w_lg_sink1_valid1220w(0) <= sink1_valid AND wire_w_sink1_data_range1219w(0);
+ wire_w_lg_sink1_valid1244w(0) <= sink1_valid AND wire_w_sink1_data_range1243w(0);
+ wire_w_lg_sink1_valid1268w(0) <= sink1_valid AND wire_w_sink1_data_range1267w(0);
+ wire_w_lg_sink1_valid1292w(0) <= sink1_valid AND wire_w_sink1_data_range1291w(0);
+ wire_w_lg_sink1_valid1316w(0) <= sink1_valid AND wire_w_sink1_data_range1315w(0);
+ wire_w_lg_sink1_valid1340w(0) <= sink1_valid AND wire_w_sink1_data_range1339w(0);
+ wire_w_lg_sink1_valid1364w(0) <= sink1_valid AND wire_w_sink1_data_range1363w(0);
+ wire_w_lg_sink1_valid1388w(0) <= sink1_valid AND wire_w_sink1_data_range1387w(0);
+ wire_w_lg_sink1_valid1412w(0) <= sink1_valid AND wire_w_sink1_data_range1411w(0);
+ wire_w_lg_sink1_valid1436w(0) <= sink1_valid AND wire_w_sink1_data_range1435w(0);
+ wire_w_lg_sink1_valid140w(0) <= sink1_valid AND wire_w_sink1_data_range139w(0);
+ wire_w_lg_sink1_valid1460w(0) <= sink1_valid AND wire_w_sink1_data_range1459w(0);
+ wire_w_lg_sink1_valid1484w(0) <= sink1_valid AND wire_w_sink1_data_range1483w(0);
+ wire_w_lg_sink1_valid1508w(0) <= sink1_valid AND wire_w_sink1_data_range1507w(0);
+ wire_w_lg_sink1_valid1532w(0) <= sink1_valid AND wire_w_sink1_data_range1531w(0);
+ wire_w_lg_sink1_valid1556w(0) <= sink1_valid AND wire_w_sink1_data_range1555w(0);
+ wire_w_lg_sink1_valid1580w(0) <= sink1_valid AND wire_w_sink1_data_range1579w(0);
+ wire_w_lg_sink1_valid1604w(0) <= sink1_valid AND wire_w_sink1_data_range1603w(0);
+ wire_w_lg_sink1_valid1628w(0) <= sink1_valid AND wire_w_sink1_data_range1627w(0);
+ wire_w_lg_sink1_valid1652w(0) <= sink1_valid AND wire_w_sink1_data_range1651w(0);
+ wire_w_lg_sink1_valid164w(0) <= sink1_valid AND wire_w_sink1_data_range163w(0);
+ wire_w_lg_sink1_valid188w(0) <= sink1_valid AND wire_w_sink1_data_range187w(0);
+ wire_w_lg_sink1_valid212w(0) <= sink1_valid AND wire_w_sink1_data_range211w(0);
+ wire_w_lg_sink1_valid236w(0) <= sink1_valid AND wire_w_sink1_data_range235w(0);
+ wire_w_lg_sink2_valid1679w(0) <= sink2_valid AND wire_w_sink2_channel_range1678w(0);
+ wire_w_lg_sink2_valid1704w(0) <= sink2_valid AND wire_w_sink2_channel_range1703w(0);
+ wire_w_lg_sink2_valid1728w(0) <= sink2_valid AND wire_w_sink2_channel_range1727w(0);
+ wire_w_lg_sink2_valid1752w(0) <= sink2_valid AND wire_w_sink2_channel_range1751w(0);
+ wire_w_lg_sink2_valid1776w(0) <= sink2_valid AND wire_w_sink2_channel_range1775w(0);
+ wire_w_lg_sink2_valid1800w(0) <= sink2_valid AND wire_w_sink2_channel_range1799w(0);
+ wire_w_lg_sink2_valid1824w(0) <= sink2_valid AND wire_w_sink2_channel_range1823w(0);
+ wire_w_lg_sink2_valid1848w(0) <= sink2_valid AND wire_w_sink2_channel_range1847w(0);
+ wire_w_lg_sink2_valid22w(0) <= sink2_valid AND wire_w_sink2_data_range21w(0);
+ wire_w_lg_sink2_valid263w(0) <= sink2_valid AND wire_w_sink2_data_range262w(0);
+ wire_w_lg_sink2_valid287w(0) <= sink2_valid AND wire_w_sink2_data_range286w(0);
+ wire_w_lg_sink2_valid311w(0) <= sink2_valid AND wire_w_sink2_data_range310w(0);
+ wire_w_lg_sink2_valid335w(0) <= sink2_valid AND wire_w_sink2_data_range334w(0);
+ wire_w_lg_sink2_valid359w(0) <= sink2_valid AND wire_w_sink2_data_range358w(0);
+ wire_w_lg_sink2_valid383w(0) <= sink2_valid AND wire_w_sink2_data_range382w(0);
+ wire_w_lg_sink2_valid407w(0) <= sink2_valid AND wire_w_sink2_data_range406w(0);
+ wire_w_lg_sink2_valid431w(0) <= sink2_valid AND wire_w_sink2_data_range430w(0);
+ wire_w_lg_sink2_valid455w(0) <= sink2_valid AND wire_w_sink2_data_range454w(0);
+ wire_w_lg_sink2_valid479w(0) <= sink2_valid AND wire_w_sink2_data_range478w(0);
+ wire_w_lg_sink2_valid47w(0) <= sink2_valid AND wire_w_sink2_data_range46w(0);
+ wire_w_lg_sink2_valid503w(0) <= sink2_valid AND wire_w_sink2_data_range502w(0);
+ wire_w_lg_sink2_valid527w(0) <= sink2_valid AND wire_w_sink2_data_range526w(0);
+ wire_w_lg_sink2_valid551w(0) <= sink2_valid AND wire_w_sink2_data_range550w(0);
+ wire_w_lg_sink2_valid575w(0) <= sink2_valid AND wire_w_sink2_data_range574w(0);
+ wire_w_lg_sink2_valid599w(0) <= sink2_valid AND wire_w_sink2_data_range598w(0);
+ wire_w_lg_sink2_valid623w(0) <= sink2_valid AND wire_w_sink2_data_range622w(0);
+ wire_w_lg_sink2_valid647w(0) <= sink2_valid AND wire_w_sink2_data_range646w(0);
+ wire_w_lg_sink2_valid671w(0) <= sink2_valid AND wire_w_sink2_data_range670w(0);
+ wire_w_lg_sink2_valid695w(0) <= sink2_valid AND wire_w_sink2_data_range694w(0);
+ wire_w_lg_sink2_valid719w(0) <= sink2_valid AND wire_w_sink2_data_range718w(0);
+ wire_w_lg_sink2_valid71w(0) <= sink2_valid AND wire_w_sink2_data_range70w(0);
+ wire_w_lg_sink2_valid743w(0) <= sink2_valid AND wire_w_sink2_data_range742w(0);
+ wire_w_lg_sink2_valid767w(0) <= sink2_valid AND wire_w_sink2_data_range766w(0);
+ wire_w_lg_sink2_valid791w(0) <= sink2_valid AND wire_w_sink2_data_range790w(0);
+ wire_w_lg_sink2_valid815w(0) <= sink2_valid AND wire_w_sink2_data_range814w(0);
+ wire_w_lg_sink2_valid839w(0) <= sink2_valid AND wire_w_sink2_data_range838w(0);
+ wire_w_lg_sink2_valid863w(0) <= sink2_valid AND wire_w_sink2_data_range862w(0);
+ wire_w_lg_sink2_valid887w(0) <= sink2_valid AND wire_w_sink2_data_range886w(0);
+ wire_w_lg_sink2_valid911w(0) <= sink2_valid AND wire_w_sink2_data_range910w(0);
+ wire_w_lg_sink2_valid935w(0) <= sink2_valid AND wire_w_sink2_data_range934w(0);
+ wire_w_lg_sink2_valid959w(0) <= sink2_valid AND wire_w_sink2_data_range958w(0);
+ wire_w_lg_sink2_valid95w(0) <= sink2_valid AND wire_w_sink2_data_range94w(0);
+ wire_w_lg_sink2_valid983w(0) <= sink2_valid AND wire_w_sink2_data_range982w(0);
+ wire_w_lg_sink2_valid1007w(0) <= sink2_valid AND wire_w_sink2_data_range1006w(0);
+ wire_w_lg_sink2_valid1031w(0) <= sink2_valid AND wire_w_sink2_data_range1030w(0);
+ wire_w_lg_sink2_valid1055w(0) <= sink2_valid AND wire_w_sink2_data_range1054w(0);
+ wire_w_lg_sink2_valid1079w(0) <= sink2_valid AND wire_w_sink2_data_range1078w(0);
+ wire_w_lg_sink2_valid1103w(0) <= sink2_valid AND wire_w_sink2_data_range1102w(0);
+ wire_w_lg_sink2_valid1127w(0) <= sink2_valid AND wire_w_sink2_data_range1126w(0);
+ wire_w_lg_sink2_valid1151w(0) <= sink2_valid AND wire_w_sink2_data_range1150w(0);
+ wire_w_lg_sink2_valid1175w(0) <= sink2_valid AND wire_w_sink2_data_range1174w(0);
+ wire_w_lg_sink2_valid1199w(0) <= sink2_valid AND wire_w_sink2_data_range1198w(0);
+ wire_w_lg_sink2_valid119w(0) <= sink2_valid AND wire_w_sink2_data_range118w(0);
+ wire_w_lg_sink2_valid1223w(0) <= sink2_valid AND wire_w_sink2_data_range1222w(0);
+ wire_w_lg_sink2_valid1247w(0) <= sink2_valid AND wire_w_sink2_data_range1246w(0);
+ wire_w_lg_sink2_valid1271w(0) <= sink2_valid AND wire_w_sink2_data_range1270w(0);
+ wire_w_lg_sink2_valid1295w(0) <= sink2_valid AND wire_w_sink2_data_range1294w(0);
+ wire_w_lg_sink2_valid1319w(0) <= sink2_valid AND wire_w_sink2_data_range1318w(0);
+ wire_w_lg_sink2_valid1343w(0) <= sink2_valid AND wire_w_sink2_data_range1342w(0);
+ wire_w_lg_sink2_valid1367w(0) <= sink2_valid AND wire_w_sink2_data_range1366w(0);
+ wire_w_lg_sink2_valid1391w(0) <= sink2_valid AND wire_w_sink2_data_range1390w(0);
+ wire_w_lg_sink2_valid1415w(0) <= sink2_valid AND wire_w_sink2_data_range1414w(0);
+ wire_w_lg_sink2_valid1439w(0) <= sink2_valid AND wire_w_sink2_data_range1438w(0);
+ wire_w_lg_sink2_valid143w(0) <= sink2_valid AND wire_w_sink2_data_range142w(0);
+ wire_w_lg_sink2_valid1463w(0) <= sink2_valid AND wire_w_sink2_data_range1462w(0);
+ wire_w_lg_sink2_valid1487w(0) <= sink2_valid AND wire_w_sink2_data_range1486w(0);
+ wire_w_lg_sink2_valid1511w(0) <= sink2_valid AND wire_w_sink2_data_range1510w(0);
+ wire_w_lg_sink2_valid1535w(0) <= sink2_valid AND wire_w_sink2_data_range1534w(0);
+ wire_w_lg_sink2_valid1559w(0) <= sink2_valid AND wire_w_sink2_data_range1558w(0);
+ wire_w_lg_sink2_valid1583w(0) <= sink2_valid AND wire_w_sink2_data_range1582w(0);
+ wire_w_lg_sink2_valid1607w(0) <= sink2_valid AND wire_w_sink2_data_range1606w(0);
+ wire_w_lg_sink2_valid1631w(0) <= sink2_valid AND wire_w_sink2_data_range1630w(0);
+ wire_w_lg_sink2_valid1655w(0) <= sink2_valid AND wire_w_sink2_data_range1654w(0);
+ wire_w_lg_sink2_valid167w(0) <= sink2_valid AND wire_w_sink2_data_range166w(0);
+ wire_w_lg_sink2_valid191w(0) <= sink2_valid AND wire_w_sink2_data_range190w(0);
+ wire_w_lg_sink2_valid215w(0) <= sink2_valid AND wire_w_sink2_data_range214w(0);
+ wire_w_lg_sink2_valid239w(0) <= sink2_valid AND wire_w_sink2_data_range238w(0);
+ wire_w_lg_sink3_valid1682w(0) <= sink3_valid AND wire_w_sink3_channel_range1681w(0);
+ wire_w_lg_sink3_valid1707w(0) <= sink3_valid AND wire_w_sink3_channel_range1706w(0);
+ wire_w_lg_sink3_valid1731w(0) <= sink3_valid AND wire_w_sink3_channel_range1730w(0);
+ wire_w_lg_sink3_valid1755w(0) <= sink3_valid AND wire_w_sink3_channel_range1754w(0);
+ wire_w_lg_sink3_valid1779w(0) <= sink3_valid AND wire_w_sink3_channel_range1778w(0);
+ wire_w_lg_sink3_valid1803w(0) <= sink3_valid AND wire_w_sink3_channel_range1802w(0);
+ wire_w_lg_sink3_valid1827w(0) <= sink3_valid AND wire_w_sink3_channel_range1826w(0);
+ wire_w_lg_sink3_valid1851w(0) <= sink3_valid AND wire_w_sink3_channel_range1850w(0);
+ wire_w_lg_sink3_valid25w(0) <= sink3_valid AND wire_w_sink3_data_range24w(0);
+ wire_w_lg_sink3_valid266w(0) <= sink3_valid AND wire_w_sink3_data_range265w(0);
+ wire_w_lg_sink3_valid290w(0) <= sink3_valid AND wire_w_sink3_data_range289w(0);
+ wire_w_lg_sink3_valid314w(0) <= sink3_valid AND wire_w_sink3_data_range313w(0);
+ wire_w_lg_sink3_valid338w(0) <= sink3_valid AND wire_w_sink3_data_range337w(0);
+ wire_w_lg_sink3_valid362w(0) <= sink3_valid AND wire_w_sink3_data_range361w(0);
+ wire_w_lg_sink3_valid386w(0) <= sink3_valid AND wire_w_sink3_data_range385w(0);
+ wire_w_lg_sink3_valid410w(0) <= sink3_valid AND wire_w_sink3_data_range409w(0);
+ wire_w_lg_sink3_valid434w(0) <= sink3_valid AND wire_w_sink3_data_range433w(0);
+ wire_w_lg_sink3_valid458w(0) <= sink3_valid AND wire_w_sink3_data_range457w(0);
+ wire_w_lg_sink3_valid482w(0) <= sink3_valid AND wire_w_sink3_data_range481w(0);
+ wire_w_lg_sink3_valid50w(0) <= sink3_valid AND wire_w_sink3_data_range49w(0);
+ wire_w_lg_sink3_valid506w(0) <= sink3_valid AND wire_w_sink3_data_range505w(0);
+ wire_w_lg_sink3_valid530w(0) <= sink3_valid AND wire_w_sink3_data_range529w(0);
+ wire_w_lg_sink3_valid554w(0) <= sink3_valid AND wire_w_sink3_data_range553w(0);
+ wire_w_lg_sink3_valid578w(0) <= sink3_valid AND wire_w_sink3_data_range577w(0);
+ wire_w_lg_sink3_valid602w(0) <= sink3_valid AND wire_w_sink3_data_range601w(0);
+ wire_w_lg_sink3_valid626w(0) <= sink3_valid AND wire_w_sink3_data_range625w(0);
+ wire_w_lg_sink3_valid650w(0) <= sink3_valid AND wire_w_sink3_data_range649w(0);
+ wire_w_lg_sink3_valid674w(0) <= sink3_valid AND wire_w_sink3_data_range673w(0);
+ wire_w_lg_sink3_valid698w(0) <= sink3_valid AND wire_w_sink3_data_range697w(0);
+ wire_w_lg_sink3_valid722w(0) <= sink3_valid AND wire_w_sink3_data_range721w(0);
+ wire_w_lg_sink3_valid74w(0) <= sink3_valid AND wire_w_sink3_data_range73w(0);
+ wire_w_lg_sink3_valid746w(0) <= sink3_valid AND wire_w_sink3_data_range745w(0);
+ wire_w_lg_sink3_valid770w(0) <= sink3_valid AND wire_w_sink3_data_range769w(0);
+ wire_w_lg_sink3_valid794w(0) <= sink3_valid AND wire_w_sink3_data_range793w(0);
+ wire_w_lg_sink3_valid818w(0) <= sink3_valid AND wire_w_sink3_data_range817w(0);
+ wire_w_lg_sink3_valid842w(0) <= sink3_valid AND wire_w_sink3_data_range841w(0);
+ wire_w_lg_sink3_valid866w(0) <= sink3_valid AND wire_w_sink3_data_range865w(0);
+ wire_w_lg_sink3_valid890w(0) <= sink3_valid AND wire_w_sink3_data_range889w(0);
+ wire_w_lg_sink3_valid914w(0) <= sink3_valid AND wire_w_sink3_data_range913w(0);
+ wire_w_lg_sink3_valid938w(0) <= sink3_valid AND wire_w_sink3_data_range937w(0);
+ wire_w_lg_sink3_valid962w(0) <= sink3_valid AND wire_w_sink3_data_range961w(0);
+ wire_w_lg_sink3_valid98w(0) <= sink3_valid AND wire_w_sink3_data_range97w(0);
+ wire_w_lg_sink3_valid986w(0) <= sink3_valid AND wire_w_sink3_data_range985w(0);
+ wire_w_lg_sink3_valid1010w(0) <= sink3_valid AND wire_w_sink3_data_range1009w(0);
+ wire_w_lg_sink3_valid1034w(0) <= sink3_valid AND wire_w_sink3_data_range1033w(0);
+ wire_w_lg_sink3_valid1058w(0) <= sink3_valid AND wire_w_sink3_data_range1057w(0);
+ wire_w_lg_sink3_valid1082w(0) <= sink3_valid AND wire_w_sink3_data_range1081w(0);
+ wire_w_lg_sink3_valid1106w(0) <= sink3_valid AND wire_w_sink3_data_range1105w(0);
+ wire_w_lg_sink3_valid1130w(0) <= sink3_valid AND wire_w_sink3_data_range1129w(0);
+ wire_w_lg_sink3_valid1154w(0) <= sink3_valid AND wire_w_sink3_data_range1153w(0);
+ wire_w_lg_sink3_valid1178w(0) <= sink3_valid AND wire_w_sink3_data_range1177w(0);
+ wire_w_lg_sink3_valid1202w(0) <= sink3_valid AND wire_w_sink3_data_range1201w(0);
+ wire_w_lg_sink3_valid122w(0) <= sink3_valid AND wire_w_sink3_data_range121w(0);
+ wire_w_lg_sink3_valid1226w(0) <= sink3_valid AND wire_w_sink3_data_range1225w(0);
+ wire_w_lg_sink3_valid1250w(0) <= sink3_valid AND wire_w_sink3_data_range1249w(0);
+ wire_w_lg_sink3_valid1274w(0) <= sink3_valid AND wire_w_sink3_data_range1273w(0);
+ wire_w_lg_sink3_valid1298w(0) <= sink3_valid AND wire_w_sink3_data_range1297w(0);
+ wire_w_lg_sink3_valid1322w(0) <= sink3_valid AND wire_w_sink3_data_range1321w(0);
+ wire_w_lg_sink3_valid1346w(0) <= sink3_valid AND wire_w_sink3_data_range1345w(0);
+ wire_w_lg_sink3_valid1370w(0) <= sink3_valid AND wire_w_sink3_data_range1369w(0);
+ wire_w_lg_sink3_valid1394w(0) <= sink3_valid AND wire_w_sink3_data_range1393w(0);
+ wire_w_lg_sink3_valid1418w(0) <= sink3_valid AND wire_w_sink3_data_range1417w(0);
+ wire_w_lg_sink3_valid1442w(0) <= sink3_valid AND wire_w_sink3_data_range1441w(0);
+ wire_w_lg_sink3_valid146w(0) <= sink3_valid AND wire_w_sink3_data_range145w(0);
+ wire_w_lg_sink3_valid1466w(0) <= sink3_valid AND wire_w_sink3_data_range1465w(0);
+ wire_w_lg_sink3_valid1490w(0) <= sink3_valid AND wire_w_sink3_data_range1489w(0);
+ wire_w_lg_sink3_valid1514w(0) <= sink3_valid AND wire_w_sink3_data_range1513w(0);
+ wire_w_lg_sink3_valid1538w(0) <= sink3_valid AND wire_w_sink3_data_range1537w(0);
+ wire_w_lg_sink3_valid1562w(0) <= sink3_valid AND wire_w_sink3_data_range1561w(0);
+ wire_w_lg_sink3_valid1586w(0) <= sink3_valid AND wire_w_sink3_data_range1585w(0);
+ wire_w_lg_sink3_valid1610w(0) <= sink3_valid AND wire_w_sink3_data_range1609w(0);
+ wire_w_lg_sink3_valid1634w(0) <= sink3_valid AND wire_w_sink3_data_range1633w(0);
+ wire_w_lg_sink3_valid1658w(0) <= sink3_valid AND wire_w_sink3_data_range1657w(0);
+ wire_w_lg_sink3_valid170w(0) <= sink3_valid AND wire_w_sink3_data_range169w(0);
+ wire_w_lg_sink3_valid194w(0) <= sink3_valid AND wire_w_sink3_data_range193w(0);
+ wire_w_lg_sink3_valid218w(0) <= sink3_valid AND wire_w_sink3_data_range217w(0);
+ wire_w_lg_sink3_valid242w(0) <= sink3_valid AND wire_w_sink3_data_range241w(0);
+ wire_w_lg_sink4_valid1685w(0) <= sink4_valid AND wire_w_sink4_channel_range1684w(0);
+ wire_w_lg_sink4_valid1710w(0) <= sink4_valid AND wire_w_sink4_channel_range1709w(0);
+ wire_w_lg_sink4_valid1734w(0) <= sink4_valid AND wire_w_sink4_channel_range1733w(0);
+ wire_w_lg_sink4_valid1758w(0) <= sink4_valid AND wire_w_sink4_channel_range1757w(0);
+ wire_w_lg_sink4_valid1782w(0) <= sink4_valid AND wire_w_sink4_channel_range1781w(0);
+ wire_w_lg_sink4_valid1806w(0) <= sink4_valid AND wire_w_sink4_channel_range1805w(0);
+ wire_w_lg_sink4_valid1830w(0) <= sink4_valid AND wire_w_sink4_channel_range1829w(0);
+ wire_w_lg_sink4_valid1854w(0) <= sink4_valid AND wire_w_sink4_channel_range1853w(0);
+ wire_w_lg_sink4_valid28w(0) <= sink4_valid AND wire_w_sink4_data_range27w(0);
+ wire_w_lg_sink4_valid269w(0) <= sink4_valid AND wire_w_sink4_data_range268w(0);
+ wire_w_lg_sink4_valid293w(0) <= sink4_valid AND wire_w_sink4_data_range292w(0);
+ wire_w_lg_sink4_valid317w(0) <= sink4_valid AND wire_w_sink4_data_range316w(0);
+ wire_w_lg_sink4_valid341w(0) <= sink4_valid AND wire_w_sink4_data_range340w(0);
+ wire_w_lg_sink4_valid365w(0) <= sink4_valid AND wire_w_sink4_data_range364w(0);
+ wire_w_lg_sink4_valid389w(0) <= sink4_valid AND wire_w_sink4_data_range388w(0);
+ wire_w_lg_sink4_valid413w(0) <= sink4_valid AND wire_w_sink4_data_range412w(0);
+ wire_w_lg_sink4_valid437w(0) <= sink4_valid AND wire_w_sink4_data_range436w(0);
+ wire_w_lg_sink4_valid461w(0) <= sink4_valid AND wire_w_sink4_data_range460w(0);
+ wire_w_lg_sink4_valid485w(0) <= sink4_valid AND wire_w_sink4_data_range484w(0);
+ wire_w_lg_sink4_valid53w(0) <= sink4_valid AND wire_w_sink4_data_range52w(0);
+ wire_w_lg_sink4_valid509w(0) <= sink4_valid AND wire_w_sink4_data_range508w(0);
+ wire_w_lg_sink4_valid533w(0) <= sink4_valid AND wire_w_sink4_data_range532w(0);
+ wire_w_lg_sink4_valid557w(0) <= sink4_valid AND wire_w_sink4_data_range556w(0);
+ wire_w_lg_sink4_valid581w(0) <= sink4_valid AND wire_w_sink4_data_range580w(0);
+ wire_w_lg_sink4_valid605w(0) <= sink4_valid AND wire_w_sink4_data_range604w(0);
+ wire_w_lg_sink4_valid629w(0) <= sink4_valid AND wire_w_sink4_data_range628w(0);
+ wire_w_lg_sink4_valid653w(0) <= sink4_valid AND wire_w_sink4_data_range652w(0);
+ wire_w_lg_sink4_valid677w(0) <= sink4_valid AND wire_w_sink4_data_range676w(0);
+ wire_w_lg_sink4_valid701w(0) <= sink4_valid AND wire_w_sink4_data_range700w(0);
+ wire_w_lg_sink4_valid725w(0) <= sink4_valid AND wire_w_sink4_data_range724w(0);
+ wire_w_lg_sink4_valid77w(0) <= sink4_valid AND wire_w_sink4_data_range76w(0);
+ wire_w_lg_sink4_valid749w(0) <= sink4_valid AND wire_w_sink4_data_range748w(0);
+ wire_w_lg_sink4_valid773w(0) <= sink4_valid AND wire_w_sink4_data_range772w(0);
+ wire_w_lg_sink4_valid797w(0) <= sink4_valid AND wire_w_sink4_data_range796w(0);
+ wire_w_lg_sink4_valid821w(0) <= sink4_valid AND wire_w_sink4_data_range820w(0);
+ wire_w_lg_sink4_valid845w(0) <= sink4_valid AND wire_w_sink4_data_range844w(0);
+ wire_w_lg_sink4_valid869w(0) <= sink4_valid AND wire_w_sink4_data_range868w(0);
+ wire_w_lg_sink4_valid893w(0) <= sink4_valid AND wire_w_sink4_data_range892w(0);
+ wire_w_lg_sink4_valid917w(0) <= sink4_valid AND wire_w_sink4_data_range916w(0);
+ wire_w_lg_sink4_valid941w(0) <= sink4_valid AND wire_w_sink4_data_range940w(0);
+ wire_w_lg_sink4_valid965w(0) <= sink4_valid AND wire_w_sink4_data_range964w(0);
+ wire_w_lg_sink4_valid101w(0) <= sink4_valid AND wire_w_sink4_data_range100w(0);
+ wire_w_lg_sink4_valid989w(0) <= sink4_valid AND wire_w_sink4_data_range988w(0);
+ wire_w_lg_sink4_valid1013w(0) <= sink4_valid AND wire_w_sink4_data_range1012w(0);
+ wire_w_lg_sink4_valid1037w(0) <= sink4_valid AND wire_w_sink4_data_range1036w(0);
+ wire_w_lg_sink4_valid1061w(0) <= sink4_valid AND wire_w_sink4_data_range1060w(0);
+ wire_w_lg_sink4_valid1085w(0) <= sink4_valid AND wire_w_sink4_data_range1084w(0);
+ wire_w_lg_sink4_valid1109w(0) <= sink4_valid AND wire_w_sink4_data_range1108w(0);
+ wire_w_lg_sink4_valid1133w(0) <= sink4_valid AND wire_w_sink4_data_range1132w(0);
+ wire_w_lg_sink4_valid1157w(0) <= sink4_valid AND wire_w_sink4_data_range1156w(0);
+ wire_w_lg_sink4_valid1181w(0) <= sink4_valid AND wire_w_sink4_data_range1180w(0);
+ wire_w_lg_sink4_valid1205w(0) <= sink4_valid AND wire_w_sink4_data_range1204w(0);
+ wire_w_lg_sink4_valid125w(0) <= sink4_valid AND wire_w_sink4_data_range124w(0);
+ wire_w_lg_sink4_valid1229w(0) <= sink4_valid AND wire_w_sink4_data_range1228w(0);
+ wire_w_lg_sink4_valid1253w(0) <= sink4_valid AND wire_w_sink4_data_range1252w(0);
+ wire_w_lg_sink4_valid1277w(0) <= sink4_valid AND wire_w_sink4_data_range1276w(0);
+ wire_w_lg_sink4_valid1301w(0) <= sink4_valid AND wire_w_sink4_data_range1300w(0);
+ wire_w_lg_sink4_valid1325w(0) <= sink4_valid AND wire_w_sink4_data_range1324w(0);
+ wire_w_lg_sink4_valid1349w(0) <= sink4_valid AND wire_w_sink4_data_range1348w(0);
+ wire_w_lg_sink4_valid1373w(0) <= sink4_valid AND wire_w_sink4_data_range1372w(0);
+ wire_w_lg_sink4_valid1397w(0) <= sink4_valid AND wire_w_sink4_data_range1396w(0);
+ wire_w_lg_sink4_valid1421w(0) <= sink4_valid AND wire_w_sink4_data_range1420w(0);
+ wire_w_lg_sink4_valid1445w(0) <= sink4_valid AND wire_w_sink4_data_range1444w(0);
+ wire_w_lg_sink4_valid149w(0) <= sink4_valid AND wire_w_sink4_data_range148w(0);
+ wire_w_lg_sink4_valid1469w(0) <= sink4_valid AND wire_w_sink4_data_range1468w(0);
+ wire_w_lg_sink4_valid1493w(0) <= sink4_valid AND wire_w_sink4_data_range1492w(0);
+ wire_w_lg_sink4_valid1517w(0) <= sink4_valid AND wire_w_sink4_data_range1516w(0);
+ wire_w_lg_sink4_valid1541w(0) <= sink4_valid AND wire_w_sink4_data_range1540w(0);
+ wire_w_lg_sink4_valid1565w(0) <= sink4_valid AND wire_w_sink4_data_range1564w(0);
+ wire_w_lg_sink4_valid1589w(0) <= sink4_valid AND wire_w_sink4_data_range1588w(0);
+ wire_w_lg_sink4_valid1613w(0) <= sink4_valid AND wire_w_sink4_data_range1612w(0);
+ wire_w_lg_sink4_valid1637w(0) <= sink4_valid AND wire_w_sink4_data_range1636w(0);
+ wire_w_lg_sink4_valid1661w(0) <= sink4_valid AND wire_w_sink4_data_range1660w(0);
+ wire_w_lg_sink4_valid173w(0) <= sink4_valid AND wire_w_sink4_data_range172w(0);
+ wire_w_lg_sink4_valid197w(0) <= sink4_valid AND wire_w_sink4_data_range196w(0);
+ wire_w_lg_sink4_valid221w(0) <= sink4_valid AND wire_w_sink4_data_range220w(0);
+ wire_w_lg_sink4_valid245w(0) <= sink4_valid AND wire_w_sink4_data_range244w(0);
+ wire_w_lg_sink5_valid1688w(0) <= sink5_valid AND wire_w_sink5_channel_range1687w(0);
+ wire_w_lg_sink5_valid1713w(0) <= sink5_valid AND wire_w_sink5_channel_range1712w(0);
+ wire_w_lg_sink5_valid1737w(0) <= sink5_valid AND wire_w_sink5_channel_range1736w(0);
+ wire_w_lg_sink5_valid1761w(0) <= sink5_valid AND wire_w_sink5_channel_range1760w(0);
+ wire_w_lg_sink5_valid1785w(0) <= sink5_valid AND wire_w_sink5_channel_range1784w(0);
+ wire_w_lg_sink5_valid1809w(0) <= sink5_valid AND wire_w_sink5_channel_range1808w(0);
+ wire_w_lg_sink5_valid1833w(0) <= sink5_valid AND wire_w_sink5_channel_range1832w(0);
+ wire_w_lg_sink5_valid1857w(0) <= sink5_valid AND wire_w_sink5_channel_range1856w(0);
+ wire_w_lg_sink5_valid31w(0) <= sink5_valid AND wire_w_sink5_data_range30w(0);
+ wire_w_lg_sink5_valid272w(0) <= sink5_valid AND wire_w_sink5_data_range271w(0);
+ wire_w_lg_sink5_valid296w(0) <= sink5_valid AND wire_w_sink5_data_range295w(0);
+ wire_w_lg_sink5_valid320w(0) <= sink5_valid AND wire_w_sink5_data_range319w(0);
+ wire_w_lg_sink5_valid344w(0) <= sink5_valid AND wire_w_sink5_data_range343w(0);
+ wire_w_lg_sink5_valid368w(0) <= sink5_valid AND wire_w_sink5_data_range367w(0);
+ wire_w_lg_sink5_valid392w(0) <= sink5_valid AND wire_w_sink5_data_range391w(0);
+ wire_w_lg_sink5_valid416w(0) <= sink5_valid AND wire_w_sink5_data_range415w(0);
+ wire_w_lg_sink5_valid440w(0) <= sink5_valid AND wire_w_sink5_data_range439w(0);
+ wire_w_lg_sink5_valid464w(0) <= sink5_valid AND wire_w_sink5_data_range463w(0);
+ wire_w_lg_sink5_valid488w(0) <= sink5_valid AND wire_w_sink5_data_range487w(0);
+ wire_w_lg_sink5_valid56w(0) <= sink5_valid AND wire_w_sink5_data_range55w(0);
+ wire_w_lg_sink5_valid512w(0) <= sink5_valid AND wire_w_sink5_data_range511w(0);
+ wire_w_lg_sink5_valid536w(0) <= sink5_valid AND wire_w_sink5_data_range535w(0);
+ wire_w_lg_sink5_valid560w(0) <= sink5_valid AND wire_w_sink5_data_range559w(0);
+ wire_w_lg_sink5_valid584w(0) <= sink5_valid AND wire_w_sink5_data_range583w(0);
+ wire_w_lg_sink5_valid608w(0) <= sink5_valid AND wire_w_sink5_data_range607w(0);
+ wire_w_lg_sink5_valid632w(0) <= sink5_valid AND wire_w_sink5_data_range631w(0);
+ wire_w_lg_sink5_valid656w(0) <= sink5_valid AND wire_w_sink5_data_range655w(0);
+ wire_w_lg_sink5_valid680w(0) <= sink5_valid AND wire_w_sink5_data_range679w(0);
+ wire_w_lg_sink5_valid704w(0) <= sink5_valid AND wire_w_sink5_data_range703w(0);
+ wire_w_lg_sink5_valid728w(0) <= sink5_valid AND wire_w_sink5_data_range727w(0);
+ wire_w_lg_sink5_valid80w(0) <= sink5_valid AND wire_w_sink5_data_range79w(0);
+ wire_w_lg_sink5_valid752w(0) <= sink5_valid AND wire_w_sink5_data_range751w(0);
+ wire_w_lg_sink5_valid776w(0) <= sink5_valid AND wire_w_sink5_data_range775w(0);
+ wire_w_lg_sink5_valid800w(0) <= sink5_valid AND wire_w_sink5_data_range799w(0);
+ wire_w_lg_sink5_valid824w(0) <= sink5_valid AND wire_w_sink5_data_range823w(0);
+ wire_w_lg_sink5_valid848w(0) <= sink5_valid AND wire_w_sink5_data_range847w(0);
+ wire_w_lg_sink5_valid872w(0) <= sink5_valid AND wire_w_sink5_data_range871w(0);
+ wire_w_lg_sink5_valid896w(0) <= sink5_valid AND wire_w_sink5_data_range895w(0);
+ wire_w_lg_sink5_valid920w(0) <= sink5_valid AND wire_w_sink5_data_range919w(0);
+ wire_w_lg_sink5_valid944w(0) <= sink5_valid AND wire_w_sink5_data_range943w(0);
+ wire_w_lg_sink5_valid968w(0) <= sink5_valid AND wire_w_sink5_data_range967w(0);
+ wire_w_lg_sink5_valid104w(0) <= sink5_valid AND wire_w_sink5_data_range103w(0);
+ wire_w_lg_sink5_valid992w(0) <= sink5_valid AND wire_w_sink5_data_range991w(0);
+ wire_w_lg_sink5_valid1016w(0) <= sink5_valid AND wire_w_sink5_data_range1015w(0);
+ wire_w_lg_sink5_valid1040w(0) <= sink5_valid AND wire_w_sink5_data_range1039w(0);
+ wire_w_lg_sink5_valid1064w(0) <= sink5_valid AND wire_w_sink5_data_range1063w(0);
+ wire_w_lg_sink5_valid1088w(0) <= sink5_valid AND wire_w_sink5_data_range1087w(0);
+ wire_w_lg_sink5_valid1112w(0) <= sink5_valid AND wire_w_sink5_data_range1111w(0);
+ wire_w_lg_sink5_valid1136w(0) <= sink5_valid AND wire_w_sink5_data_range1135w(0);
+ wire_w_lg_sink5_valid1160w(0) <= sink5_valid AND wire_w_sink5_data_range1159w(0);
+ wire_w_lg_sink5_valid1184w(0) <= sink5_valid AND wire_w_sink5_data_range1183w(0);
+ wire_w_lg_sink5_valid1208w(0) <= sink5_valid AND wire_w_sink5_data_range1207w(0);
+ wire_w_lg_sink5_valid128w(0) <= sink5_valid AND wire_w_sink5_data_range127w(0);
+ wire_w_lg_sink5_valid1232w(0) <= sink5_valid AND wire_w_sink5_data_range1231w(0);
+ wire_w_lg_sink5_valid1256w(0) <= sink5_valid AND wire_w_sink5_data_range1255w(0);
+ wire_w_lg_sink5_valid1280w(0) <= sink5_valid AND wire_w_sink5_data_range1279w(0);
+ wire_w_lg_sink5_valid1304w(0) <= sink5_valid AND wire_w_sink5_data_range1303w(0);
+ wire_w_lg_sink5_valid1328w(0) <= sink5_valid AND wire_w_sink5_data_range1327w(0);
+ wire_w_lg_sink5_valid1352w(0) <= sink5_valid AND wire_w_sink5_data_range1351w(0);
+ wire_w_lg_sink5_valid1376w(0) <= sink5_valid AND wire_w_sink5_data_range1375w(0);
+ wire_w_lg_sink5_valid1400w(0) <= sink5_valid AND wire_w_sink5_data_range1399w(0);
+ wire_w_lg_sink5_valid1424w(0) <= sink5_valid AND wire_w_sink5_data_range1423w(0);
+ wire_w_lg_sink5_valid1448w(0) <= sink5_valid AND wire_w_sink5_data_range1447w(0);
+ wire_w_lg_sink5_valid152w(0) <= sink5_valid AND wire_w_sink5_data_range151w(0);
+ wire_w_lg_sink5_valid1472w(0) <= sink5_valid AND wire_w_sink5_data_range1471w(0);
+ wire_w_lg_sink5_valid1496w(0) <= sink5_valid AND wire_w_sink5_data_range1495w(0);
+ wire_w_lg_sink5_valid1520w(0) <= sink5_valid AND wire_w_sink5_data_range1519w(0);
+ wire_w_lg_sink5_valid1544w(0) <= sink5_valid AND wire_w_sink5_data_range1543w(0);
+ wire_w_lg_sink5_valid1568w(0) <= sink5_valid AND wire_w_sink5_data_range1567w(0);
+ wire_w_lg_sink5_valid1592w(0) <= sink5_valid AND wire_w_sink5_data_range1591w(0);
+ wire_w_lg_sink5_valid1616w(0) <= sink5_valid AND wire_w_sink5_data_range1615w(0);
+ wire_w_lg_sink5_valid1640w(0) <= sink5_valid AND wire_w_sink5_data_range1639w(0);
+ wire_w_lg_sink5_valid1664w(0) <= sink5_valid AND wire_w_sink5_data_range1663w(0);
+ wire_w_lg_sink5_valid176w(0) <= sink5_valid AND wire_w_sink5_data_range175w(0);
+ wire_w_lg_sink5_valid200w(0) <= sink5_valid AND wire_w_sink5_data_range199w(0);
+ wire_w_lg_sink5_valid224w(0) <= sink5_valid AND wire_w_sink5_data_range223w(0);
+ wire_w_lg_sink5_valid248w(0) <= sink5_valid AND wire_w_sink5_data_range247w(0);
+ wire_w_lg_sink6_valid1691w(0) <= sink6_valid AND wire_w_sink6_channel_range1690w(0);
+ wire_w_lg_sink6_valid1716w(0) <= sink6_valid AND wire_w_sink6_channel_range1715w(0);
+ wire_w_lg_sink6_valid1740w(0) <= sink6_valid AND wire_w_sink6_channel_range1739w(0);
+ wire_w_lg_sink6_valid1764w(0) <= sink6_valid AND wire_w_sink6_channel_range1763w(0);
+ wire_w_lg_sink6_valid1788w(0) <= sink6_valid AND wire_w_sink6_channel_range1787w(0);
+ wire_w_lg_sink6_valid1812w(0) <= sink6_valid AND wire_w_sink6_channel_range1811w(0);
+ wire_w_lg_sink6_valid1836w(0) <= sink6_valid AND wire_w_sink6_channel_range1835w(0);
+ wire_w_lg_sink6_valid1860w(0) <= sink6_valid AND wire_w_sink6_channel_range1859w(0);
+ wire_w_lg_sink6_valid34w(0) <= sink6_valid AND wire_w_sink6_data_range33w(0);
+ wire_w_lg_sink6_valid275w(0) <= sink6_valid AND wire_w_sink6_data_range274w(0);
+ wire_w_lg_sink6_valid299w(0) <= sink6_valid AND wire_w_sink6_data_range298w(0);
+ wire_w_lg_sink6_valid323w(0) <= sink6_valid AND wire_w_sink6_data_range322w(0);
+ wire_w_lg_sink6_valid347w(0) <= sink6_valid AND wire_w_sink6_data_range346w(0);
+ wire_w_lg_sink6_valid371w(0) <= sink6_valid AND wire_w_sink6_data_range370w(0);
+ wire_w_lg_sink6_valid395w(0) <= sink6_valid AND wire_w_sink6_data_range394w(0);
+ wire_w_lg_sink6_valid419w(0) <= sink6_valid AND wire_w_sink6_data_range418w(0);
+ wire_w_lg_sink6_valid443w(0) <= sink6_valid AND wire_w_sink6_data_range442w(0);
+ wire_w_lg_sink6_valid467w(0) <= sink6_valid AND wire_w_sink6_data_range466w(0);
+ wire_w_lg_sink6_valid491w(0) <= sink6_valid AND wire_w_sink6_data_range490w(0);
+ wire_w_lg_sink6_valid59w(0) <= sink6_valid AND wire_w_sink6_data_range58w(0);
+ wire_w_lg_sink6_valid515w(0) <= sink6_valid AND wire_w_sink6_data_range514w(0);
+ wire_w_lg_sink6_valid539w(0) <= sink6_valid AND wire_w_sink6_data_range538w(0);
+ wire_w_lg_sink6_valid563w(0) <= sink6_valid AND wire_w_sink6_data_range562w(0);
+ wire_w_lg_sink6_valid587w(0) <= sink6_valid AND wire_w_sink6_data_range586w(0);
+ wire_w_lg_sink6_valid611w(0) <= sink6_valid AND wire_w_sink6_data_range610w(0);
+ wire_w_lg_sink6_valid635w(0) <= sink6_valid AND wire_w_sink6_data_range634w(0);
+ wire_w_lg_sink6_valid659w(0) <= sink6_valid AND wire_w_sink6_data_range658w(0);
+ wire_w_lg_sink6_valid683w(0) <= sink6_valid AND wire_w_sink6_data_range682w(0);
+ wire_w_lg_sink6_valid707w(0) <= sink6_valid AND wire_w_sink6_data_range706w(0);
+ wire_w_lg_sink6_valid731w(0) <= sink6_valid AND wire_w_sink6_data_range730w(0);
+ wire_w_lg_sink6_valid83w(0) <= sink6_valid AND wire_w_sink6_data_range82w(0);
+ wire_w_lg_sink6_valid755w(0) <= sink6_valid AND wire_w_sink6_data_range754w(0);
+ wire_w_lg_sink6_valid779w(0) <= sink6_valid AND wire_w_sink6_data_range778w(0);
+ wire_w_lg_sink6_valid803w(0) <= sink6_valid AND wire_w_sink6_data_range802w(0);
+ wire_w_lg_sink6_valid827w(0) <= sink6_valid AND wire_w_sink6_data_range826w(0);
+ wire_w_lg_sink6_valid851w(0) <= sink6_valid AND wire_w_sink6_data_range850w(0);
+ wire_w_lg_sink6_valid875w(0) <= sink6_valid AND wire_w_sink6_data_range874w(0);
+ wire_w_lg_sink6_valid899w(0) <= sink6_valid AND wire_w_sink6_data_range898w(0);
+ wire_w_lg_sink6_valid923w(0) <= sink6_valid AND wire_w_sink6_data_range922w(0);
+ wire_w_lg_sink6_valid947w(0) <= sink6_valid AND wire_w_sink6_data_range946w(0);
+ wire_w_lg_sink6_valid971w(0) <= sink6_valid AND wire_w_sink6_data_range970w(0);
+ wire_w_lg_sink6_valid107w(0) <= sink6_valid AND wire_w_sink6_data_range106w(0);
+ wire_w_lg_sink6_valid995w(0) <= sink6_valid AND wire_w_sink6_data_range994w(0);
+ wire_w_lg_sink6_valid1019w(0) <= sink6_valid AND wire_w_sink6_data_range1018w(0);
+ wire_w_lg_sink6_valid1043w(0) <= sink6_valid AND wire_w_sink6_data_range1042w(0);
+ wire_w_lg_sink6_valid1067w(0) <= sink6_valid AND wire_w_sink6_data_range1066w(0);
+ wire_w_lg_sink6_valid1091w(0) <= sink6_valid AND wire_w_sink6_data_range1090w(0);
+ wire_w_lg_sink6_valid1115w(0) <= sink6_valid AND wire_w_sink6_data_range1114w(0);
+ wire_w_lg_sink6_valid1139w(0) <= sink6_valid AND wire_w_sink6_data_range1138w(0);
+ wire_w_lg_sink6_valid1163w(0) <= sink6_valid AND wire_w_sink6_data_range1162w(0);
+ wire_w_lg_sink6_valid1187w(0) <= sink6_valid AND wire_w_sink6_data_range1186w(0);
+ wire_w_lg_sink6_valid1211w(0) <= sink6_valid AND wire_w_sink6_data_range1210w(0);
+ wire_w_lg_sink6_valid131w(0) <= sink6_valid AND wire_w_sink6_data_range130w(0);
+ wire_w_lg_sink6_valid1235w(0) <= sink6_valid AND wire_w_sink6_data_range1234w(0);
+ wire_w_lg_sink6_valid1259w(0) <= sink6_valid AND wire_w_sink6_data_range1258w(0);
+ wire_w_lg_sink6_valid1283w(0) <= sink6_valid AND wire_w_sink6_data_range1282w(0);
+ wire_w_lg_sink6_valid1307w(0) <= sink6_valid AND wire_w_sink6_data_range1306w(0);
+ wire_w_lg_sink6_valid1331w(0) <= sink6_valid AND wire_w_sink6_data_range1330w(0);
+ wire_w_lg_sink6_valid1355w(0) <= sink6_valid AND wire_w_sink6_data_range1354w(0);
+ wire_w_lg_sink6_valid1379w(0) <= sink6_valid AND wire_w_sink6_data_range1378w(0);
+ wire_w_lg_sink6_valid1403w(0) <= sink6_valid AND wire_w_sink6_data_range1402w(0);
+ wire_w_lg_sink6_valid1427w(0) <= sink6_valid AND wire_w_sink6_data_range1426w(0);
+ wire_w_lg_sink6_valid1451w(0) <= sink6_valid AND wire_w_sink6_data_range1450w(0);
+ wire_w_lg_sink6_valid155w(0) <= sink6_valid AND wire_w_sink6_data_range154w(0);
+ wire_w_lg_sink6_valid1475w(0) <= sink6_valid AND wire_w_sink6_data_range1474w(0);
+ wire_w_lg_sink6_valid1499w(0) <= sink6_valid AND wire_w_sink6_data_range1498w(0);
+ wire_w_lg_sink6_valid1523w(0) <= sink6_valid AND wire_w_sink6_data_range1522w(0);
+ wire_w_lg_sink6_valid1547w(0) <= sink6_valid AND wire_w_sink6_data_range1546w(0);
+ wire_w_lg_sink6_valid1571w(0) <= sink6_valid AND wire_w_sink6_data_range1570w(0);
+ wire_w_lg_sink6_valid1595w(0) <= sink6_valid AND wire_w_sink6_data_range1594w(0);
+ wire_w_lg_sink6_valid1619w(0) <= sink6_valid AND wire_w_sink6_data_range1618w(0);
+ wire_w_lg_sink6_valid1643w(0) <= sink6_valid AND wire_w_sink6_data_range1642w(0);
+ wire_w_lg_sink6_valid1667w(0) <= sink6_valid AND wire_w_sink6_data_range1666w(0);
+ wire_w_lg_sink6_valid179w(0) <= sink6_valid AND wire_w_sink6_data_range178w(0);
+ wire_w_lg_sink6_valid203w(0) <= sink6_valid AND wire_w_sink6_data_range202w(0);
+ wire_w_lg_sink6_valid227w(0) <= sink6_valid AND wire_w_sink6_data_range226w(0);
+ wire_w_lg_sink6_valid251w(0) <= sink6_valid AND wire_w_sink6_data_range250w(0);
+ wire_w_lg_sink7_valid1694w(0) <= sink7_valid AND wire_w_sink7_channel_range1693w(0);
+ wire_w_lg_sink7_valid1719w(0) <= sink7_valid AND wire_w_sink7_channel_range1718w(0);
+ wire_w_lg_sink7_valid1743w(0) <= sink7_valid AND wire_w_sink7_channel_range1742w(0);
+ wire_w_lg_sink7_valid1767w(0) <= sink7_valid AND wire_w_sink7_channel_range1766w(0);
+ wire_w_lg_sink7_valid1791w(0) <= sink7_valid AND wire_w_sink7_channel_range1790w(0);
+ wire_w_lg_sink7_valid1815w(0) <= sink7_valid AND wire_w_sink7_channel_range1814w(0);
+ wire_w_lg_sink7_valid1839w(0) <= sink7_valid AND wire_w_sink7_channel_range1838w(0);
+ wire_w_lg_sink7_valid1863w(0) <= sink7_valid AND wire_w_sink7_channel_range1862w(0);
+ wire_w_lg_sink7_valid37w(0) <= sink7_valid AND wire_w_sink7_data_range36w(0);
+ wire_w_lg_sink7_valid278w(0) <= sink7_valid AND wire_w_sink7_data_range277w(0);
+ wire_w_lg_sink7_valid302w(0) <= sink7_valid AND wire_w_sink7_data_range301w(0);
+ wire_w_lg_sink7_valid326w(0) <= sink7_valid AND wire_w_sink7_data_range325w(0);
+ wire_w_lg_sink7_valid350w(0) <= sink7_valid AND wire_w_sink7_data_range349w(0);
+ wire_w_lg_sink7_valid374w(0) <= sink7_valid AND wire_w_sink7_data_range373w(0);
+ wire_w_lg_sink7_valid398w(0) <= sink7_valid AND wire_w_sink7_data_range397w(0);
+ wire_w_lg_sink7_valid422w(0) <= sink7_valid AND wire_w_sink7_data_range421w(0);
+ wire_w_lg_sink7_valid446w(0) <= sink7_valid AND wire_w_sink7_data_range445w(0);
+ wire_w_lg_sink7_valid470w(0) <= sink7_valid AND wire_w_sink7_data_range469w(0);
+ wire_w_lg_sink7_valid494w(0) <= sink7_valid AND wire_w_sink7_data_range493w(0);
+ wire_w_lg_sink7_valid62w(0) <= sink7_valid AND wire_w_sink7_data_range61w(0);
+ wire_w_lg_sink7_valid518w(0) <= sink7_valid AND wire_w_sink7_data_range517w(0);
+ wire_w_lg_sink7_valid542w(0) <= sink7_valid AND wire_w_sink7_data_range541w(0);
+ wire_w_lg_sink7_valid566w(0) <= sink7_valid AND wire_w_sink7_data_range565w(0);
+ wire_w_lg_sink7_valid590w(0) <= sink7_valid AND wire_w_sink7_data_range589w(0);
+ wire_w_lg_sink7_valid614w(0) <= sink7_valid AND wire_w_sink7_data_range613w(0);
+ wire_w_lg_sink7_valid638w(0) <= sink7_valid AND wire_w_sink7_data_range637w(0);
+ wire_w_lg_sink7_valid662w(0) <= sink7_valid AND wire_w_sink7_data_range661w(0);
+ wire_w_lg_sink7_valid686w(0) <= sink7_valid AND wire_w_sink7_data_range685w(0);
+ wire_w_lg_sink7_valid710w(0) <= sink7_valid AND wire_w_sink7_data_range709w(0);
+ wire_w_lg_sink7_valid734w(0) <= sink7_valid AND wire_w_sink7_data_range733w(0);
+ wire_w_lg_sink7_valid86w(0) <= sink7_valid AND wire_w_sink7_data_range85w(0);
+ wire_w_lg_sink7_valid758w(0) <= sink7_valid AND wire_w_sink7_data_range757w(0);
+ wire_w_lg_sink7_valid782w(0) <= sink7_valid AND wire_w_sink7_data_range781w(0);
+ wire_w_lg_sink7_valid806w(0) <= sink7_valid AND wire_w_sink7_data_range805w(0);
+ wire_w_lg_sink7_valid830w(0) <= sink7_valid AND wire_w_sink7_data_range829w(0);
+ wire_w_lg_sink7_valid854w(0) <= sink7_valid AND wire_w_sink7_data_range853w(0);
+ wire_w_lg_sink7_valid878w(0) <= sink7_valid AND wire_w_sink7_data_range877w(0);
+ wire_w_lg_sink7_valid902w(0) <= sink7_valid AND wire_w_sink7_data_range901w(0);
+ wire_w_lg_sink7_valid926w(0) <= sink7_valid AND wire_w_sink7_data_range925w(0);
+ wire_w_lg_sink7_valid950w(0) <= sink7_valid AND wire_w_sink7_data_range949w(0);
+ wire_w_lg_sink7_valid974w(0) <= sink7_valid AND wire_w_sink7_data_range973w(0);
+ wire_w_lg_sink7_valid110w(0) <= sink7_valid AND wire_w_sink7_data_range109w(0);
+ wire_w_lg_sink7_valid998w(0) <= sink7_valid AND wire_w_sink7_data_range997w(0);
+ wire_w_lg_sink7_valid1022w(0) <= sink7_valid AND wire_w_sink7_data_range1021w(0);
+ wire_w_lg_sink7_valid1046w(0) <= sink7_valid AND wire_w_sink7_data_range1045w(0);
+ wire_w_lg_sink7_valid1070w(0) <= sink7_valid AND wire_w_sink7_data_range1069w(0);
+ wire_w_lg_sink7_valid1094w(0) <= sink7_valid AND wire_w_sink7_data_range1093w(0);
+ wire_w_lg_sink7_valid1118w(0) <= sink7_valid AND wire_w_sink7_data_range1117w(0);
+ wire_w_lg_sink7_valid1142w(0) <= sink7_valid AND wire_w_sink7_data_range1141w(0);
+ wire_w_lg_sink7_valid1166w(0) <= sink7_valid AND wire_w_sink7_data_range1165w(0);
+ wire_w_lg_sink7_valid1190w(0) <= sink7_valid AND wire_w_sink7_data_range1189w(0);
+ wire_w_lg_sink7_valid1214w(0) <= sink7_valid AND wire_w_sink7_data_range1213w(0);
+ wire_w_lg_sink7_valid134w(0) <= sink7_valid AND wire_w_sink7_data_range133w(0);
+ wire_w_lg_sink7_valid1238w(0) <= sink7_valid AND wire_w_sink7_data_range1237w(0);
+ wire_w_lg_sink7_valid1262w(0) <= sink7_valid AND wire_w_sink7_data_range1261w(0);
+ wire_w_lg_sink7_valid1286w(0) <= sink7_valid AND wire_w_sink7_data_range1285w(0);
+ wire_w_lg_sink7_valid1310w(0) <= sink7_valid AND wire_w_sink7_data_range1309w(0);
+ wire_w_lg_sink7_valid1334w(0) <= sink7_valid AND wire_w_sink7_data_range1333w(0);
+ wire_w_lg_sink7_valid1358w(0) <= sink7_valid AND wire_w_sink7_data_range1357w(0);
+ wire_w_lg_sink7_valid1382w(0) <= sink7_valid AND wire_w_sink7_data_range1381w(0);
+ wire_w_lg_sink7_valid1406w(0) <= sink7_valid AND wire_w_sink7_data_range1405w(0);
+ wire_w_lg_sink7_valid1430w(0) <= sink7_valid AND wire_w_sink7_data_range1429w(0);
+ wire_w_lg_sink7_valid1454w(0) <= sink7_valid AND wire_w_sink7_data_range1453w(0);
+ wire_w_lg_sink7_valid158w(0) <= sink7_valid AND wire_w_sink7_data_range157w(0);
+ wire_w_lg_sink7_valid1478w(0) <= sink7_valid AND wire_w_sink7_data_range1477w(0);
+ wire_w_lg_sink7_valid1502w(0) <= sink7_valid AND wire_w_sink7_data_range1501w(0);
+ wire_w_lg_sink7_valid1526w(0) <= sink7_valid AND wire_w_sink7_data_range1525w(0);
+ wire_w_lg_sink7_valid1550w(0) <= sink7_valid AND wire_w_sink7_data_range1549w(0);
+ wire_w_lg_sink7_valid1574w(0) <= sink7_valid AND wire_w_sink7_data_range1573w(0);
+ wire_w_lg_sink7_valid1598w(0) <= sink7_valid AND wire_w_sink7_data_range1597w(0);
+ wire_w_lg_sink7_valid1622w(0) <= sink7_valid AND wire_w_sink7_data_range1621w(0);
+ wire_w_lg_sink7_valid1646w(0) <= sink7_valid AND wire_w_sink7_data_range1645w(0);
+ wire_w_lg_sink7_valid1670w(0) <= sink7_valid AND wire_w_sink7_data_range1669w(0);
+ wire_w_lg_sink7_valid182w(0) <= sink7_valid AND wire_w_sink7_data_range181w(0);
+ wire_w_lg_sink7_valid206w(0) <= sink7_valid AND wire_w_sink7_data_range205w(0);
+ wire_w_lg_sink7_valid230w(0) <= sink7_valid AND wire_w_sink7_data_range229w(0);
+ wire_w_lg_sink7_valid254w(0) <= sink7_valid AND wire_w_sink7_data_range253w(0);
+ wire_w_lg_w_lg_sink0_valid1674w1677w(0) <= wire_w_lg_sink0_valid1674w(0) OR wire_w_lg_sink1_valid1676w(0);
+ wire_w_lg_w_lg_sink0_valid1699w1702w(0) <= wire_w_lg_sink0_valid1699w(0) OR wire_w_lg_sink1_valid1701w(0);
+ wire_w_lg_w_lg_sink0_valid1723w1726w(0) <= wire_w_lg_sink0_valid1723w(0) OR wire_w_lg_sink1_valid1725w(0);
+ wire_w_lg_w_lg_sink0_valid1747w1750w(0) <= wire_w_lg_sink0_valid1747w(0) OR wire_w_lg_sink1_valid1749w(0);
+ wire_w_lg_w_lg_sink0_valid1771w1774w(0) <= wire_w_lg_sink0_valid1771w(0) OR wire_w_lg_sink1_valid1773w(0);
+ wire_w_lg_w_lg_sink0_valid1795w1798w(0) <= wire_w_lg_sink0_valid1795w(0) OR wire_w_lg_sink1_valid1797w(0);
+ wire_w_lg_w_lg_sink0_valid1819w1822w(0) <= wire_w_lg_sink0_valid1819w(0) OR wire_w_lg_sink1_valid1821w(0);
+ wire_w_lg_w_lg_sink0_valid1843w1846w(0) <= wire_w_lg_sink0_valid1843w(0) OR wire_w_lg_sink1_valid1845w(0);
+ wire_w_lg_w_lg_sink0_valid17w20w(0) <= wire_w_lg_sink0_valid17w(0) OR wire_w_lg_sink1_valid19w(0);
+ wire_w_lg_w_lg_sink0_valid258w261w(0) <= wire_w_lg_sink0_valid258w(0) OR wire_w_lg_sink1_valid260w(0);
+ wire_w_lg_w_lg_sink0_valid282w285w(0) <= wire_w_lg_sink0_valid282w(0) OR wire_w_lg_sink1_valid284w(0);
+ wire_w_lg_w_lg_sink0_valid306w309w(0) <= wire_w_lg_sink0_valid306w(0) OR wire_w_lg_sink1_valid308w(0);
+ wire_w_lg_w_lg_sink0_valid330w333w(0) <= wire_w_lg_sink0_valid330w(0) OR wire_w_lg_sink1_valid332w(0);
+ wire_w_lg_w_lg_sink0_valid354w357w(0) <= wire_w_lg_sink0_valid354w(0) OR wire_w_lg_sink1_valid356w(0);
+ wire_w_lg_w_lg_sink0_valid378w381w(0) <= wire_w_lg_sink0_valid378w(0) OR wire_w_lg_sink1_valid380w(0);
+ wire_w_lg_w_lg_sink0_valid402w405w(0) <= wire_w_lg_sink0_valid402w(0) OR wire_w_lg_sink1_valid404w(0);
+ wire_w_lg_w_lg_sink0_valid426w429w(0) <= wire_w_lg_sink0_valid426w(0) OR wire_w_lg_sink1_valid428w(0);
+ wire_w_lg_w_lg_sink0_valid450w453w(0) <= wire_w_lg_sink0_valid450w(0) OR wire_w_lg_sink1_valid452w(0);
+ wire_w_lg_w_lg_sink0_valid474w477w(0) <= wire_w_lg_sink0_valid474w(0) OR wire_w_lg_sink1_valid476w(0);
+ wire_w_lg_w_lg_sink0_valid42w45w(0) <= wire_w_lg_sink0_valid42w(0) OR wire_w_lg_sink1_valid44w(0);
+ wire_w_lg_w_lg_sink0_valid498w501w(0) <= wire_w_lg_sink0_valid498w(0) OR wire_w_lg_sink1_valid500w(0);
+ wire_w_lg_w_lg_sink0_valid522w525w(0) <= wire_w_lg_sink0_valid522w(0) OR wire_w_lg_sink1_valid524w(0);
+ wire_w_lg_w_lg_sink0_valid546w549w(0) <= wire_w_lg_sink0_valid546w(0) OR wire_w_lg_sink1_valid548w(0);
+ wire_w_lg_w_lg_sink0_valid570w573w(0) <= wire_w_lg_sink0_valid570w(0) OR wire_w_lg_sink1_valid572w(0);
+ wire_w_lg_w_lg_sink0_valid594w597w(0) <= wire_w_lg_sink0_valid594w(0) OR wire_w_lg_sink1_valid596w(0);
+ wire_w_lg_w_lg_sink0_valid618w621w(0) <= wire_w_lg_sink0_valid618w(0) OR wire_w_lg_sink1_valid620w(0);
+ wire_w_lg_w_lg_sink0_valid642w645w(0) <= wire_w_lg_sink0_valid642w(0) OR wire_w_lg_sink1_valid644w(0);
+ wire_w_lg_w_lg_sink0_valid666w669w(0) <= wire_w_lg_sink0_valid666w(0) OR wire_w_lg_sink1_valid668w(0);
+ wire_w_lg_w_lg_sink0_valid690w693w(0) <= wire_w_lg_sink0_valid690w(0) OR wire_w_lg_sink1_valid692w(0);
+ wire_w_lg_w_lg_sink0_valid714w717w(0) <= wire_w_lg_sink0_valid714w(0) OR wire_w_lg_sink1_valid716w(0);
+ wire_w_lg_w_lg_sink0_valid66w69w(0) <= wire_w_lg_sink0_valid66w(0) OR wire_w_lg_sink1_valid68w(0);
+ wire_w_lg_w_lg_sink0_valid738w741w(0) <= wire_w_lg_sink0_valid738w(0) OR wire_w_lg_sink1_valid740w(0);
+ wire_w_lg_w_lg_sink0_valid762w765w(0) <= wire_w_lg_sink0_valid762w(0) OR wire_w_lg_sink1_valid764w(0);
+ wire_w_lg_w_lg_sink0_valid786w789w(0) <= wire_w_lg_sink0_valid786w(0) OR wire_w_lg_sink1_valid788w(0);
+ wire_w_lg_w_lg_sink0_valid810w813w(0) <= wire_w_lg_sink0_valid810w(0) OR wire_w_lg_sink1_valid812w(0);
+ wire_w_lg_w_lg_sink0_valid834w837w(0) <= wire_w_lg_sink0_valid834w(0) OR wire_w_lg_sink1_valid836w(0);
+ wire_w_lg_w_lg_sink0_valid858w861w(0) <= wire_w_lg_sink0_valid858w(0) OR wire_w_lg_sink1_valid860w(0);
+ wire_w_lg_w_lg_sink0_valid882w885w(0) <= wire_w_lg_sink0_valid882w(0) OR wire_w_lg_sink1_valid884w(0);
+ wire_w_lg_w_lg_sink0_valid906w909w(0) <= wire_w_lg_sink0_valid906w(0) OR wire_w_lg_sink1_valid908w(0);
+ wire_w_lg_w_lg_sink0_valid930w933w(0) <= wire_w_lg_sink0_valid930w(0) OR wire_w_lg_sink1_valid932w(0);
+ wire_w_lg_w_lg_sink0_valid954w957w(0) <= wire_w_lg_sink0_valid954w(0) OR wire_w_lg_sink1_valid956w(0);
+ wire_w_lg_w_lg_sink0_valid90w93w(0) <= wire_w_lg_sink0_valid90w(0) OR wire_w_lg_sink1_valid92w(0);
+ wire_w_lg_w_lg_sink0_valid978w981w(0) <= wire_w_lg_sink0_valid978w(0) OR wire_w_lg_sink1_valid980w(0);
+ wire_w_lg_w_lg_sink0_valid1002w1005w(0) <= wire_w_lg_sink0_valid1002w(0) OR wire_w_lg_sink1_valid1004w(0);
+ wire_w_lg_w_lg_sink0_valid1026w1029w(0) <= wire_w_lg_sink0_valid1026w(0) OR wire_w_lg_sink1_valid1028w(0);
+ wire_w_lg_w_lg_sink0_valid1050w1053w(0) <= wire_w_lg_sink0_valid1050w(0) OR wire_w_lg_sink1_valid1052w(0);
+ wire_w_lg_w_lg_sink0_valid1074w1077w(0) <= wire_w_lg_sink0_valid1074w(0) OR wire_w_lg_sink1_valid1076w(0);
+ wire_w_lg_w_lg_sink0_valid1098w1101w(0) <= wire_w_lg_sink0_valid1098w(0) OR wire_w_lg_sink1_valid1100w(0);
+ wire_w_lg_w_lg_sink0_valid1122w1125w(0) <= wire_w_lg_sink0_valid1122w(0) OR wire_w_lg_sink1_valid1124w(0);
+ wire_w_lg_w_lg_sink0_valid1146w1149w(0) <= wire_w_lg_sink0_valid1146w(0) OR wire_w_lg_sink1_valid1148w(0);
+ wire_w_lg_w_lg_sink0_valid1170w1173w(0) <= wire_w_lg_sink0_valid1170w(0) OR wire_w_lg_sink1_valid1172w(0);
+ wire_w_lg_w_lg_sink0_valid1194w1197w(0) <= wire_w_lg_sink0_valid1194w(0) OR wire_w_lg_sink1_valid1196w(0);
+ wire_w_lg_w_lg_sink0_valid114w117w(0) <= wire_w_lg_sink0_valid114w(0) OR wire_w_lg_sink1_valid116w(0);
+ wire_w_lg_w_lg_sink0_valid1218w1221w(0) <= wire_w_lg_sink0_valid1218w(0) OR wire_w_lg_sink1_valid1220w(0);
+ wire_w_lg_w_lg_sink0_valid1242w1245w(0) <= wire_w_lg_sink0_valid1242w(0) OR wire_w_lg_sink1_valid1244w(0);
+ wire_w_lg_w_lg_sink0_valid1266w1269w(0) <= wire_w_lg_sink0_valid1266w(0) OR wire_w_lg_sink1_valid1268w(0);
+ wire_w_lg_w_lg_sink0_valid1290w1293w(0) <= wire_w_lg_sink0_valid1290w(0) OR wire_w_lg_sink1_valid1292w(0);
+ wire_w_lg_w_lg_sink0_valid1314w1317w(0) <= wire_w_lg_sink0_valid1314w(0) OR wire_w_lg_sink1_valid1316w(0);
+ wire_w_lg_w_lg_sink0_valid1338w1341w(0) <= wire_w_lg_sink0_valid1338w(0) OR wire_w_lg_sink1_valid1340w(0);
+ wire_w_lg_w_lg_sink0_valid1362w1365w(0) <= wire_w_lg_sink0_valid1362w(0) OR wire_w_lg_sink1_valid1364w(0);
+ wire_w_lg_w_lg_sink0_valid1386w1389w(0) <= wire_w_lg_sink0_valid1386w(0) OR wire_w_lg_sink1_valid1388w(0);
+ wire_w_lg_w_lg_sink0_valid1410w1413w(0) <= wire_w_lg_sink0_valid1410w(0) OR wire_w_lg_sink1_valid1412w(0);
+ wire_w_lg_w_lg_sink0_valid1434w1437w(0) <= wire_w_lg_sink0_valid1434w(0) OR wire_w_lg_sink1_valid1436w(0);
+ wire_w_lg_w_lg_sink0_valid138w141w(0) <= wire_w_lg_sink0_valid138w(0) OR wire_w_lg_sink1_valid140w(0);
+ wire_w_lg_w_lg_sink0_valid1458w1461w(0) <= wire_w_lg_sink0_valid1458w(0) OR wire_w_lg_sink1_valid1460w(0);
+ wire_w_lg_w_lg_sink0_valid1482w1485w(0) <= wire_w_lg_sink0_valid1482w(0) OR wire_w_lg_sink1_valid1484w(0);
+ wire_w_lg_w_lg_sink0_valid1506w1509w(0) <= wire_w_lg_sink0_valid1506w(0) OR wire_w_lg_sink1_valid1508w(0);
+ wire_w_lg_w_lg_sink0_valid1530w1533w(0) <= wire_w_lg_sink0_valid1530w(0) OR wire_w_lg_sink1_valid1532w(0);
+ wire_w_lg_w_lg_sink0_valid1554w1557w(0) <= wire_w_lg_sink0_valid1554w(0) OR wire_w_lg_sink1_valid1556w(0);
+ wire_w_lg_w_lg_sink0_valid1578w1581w(0) <= wire_w_lg_sink0_valid1578w(0) OR wire_w_lg_sink1_valid1580w(0);
+ wire_w_lg_w_lg_sink0_valid1602w1605w(0) <= wire_w_lg_sink0_valid1602w(0) OR wire_w_lg_sink1_valid1604w(0);
+ wire_w_lg_w_lg_sink0_valid1626w1629w(0) <= wire_w_lg_sink0_valid1626w(0) OR wire_w_lg_sink1_valid1628w(0);
+ wire_w_lg_w_lg_sink0_valid1650w1653w(0) <= wire_w_lg_sink0_valid1650w(0) OR wire_w_lg_sink1_valid1652w(0);
+ wire_w_lg_w_lg_sink0_valid162w165w(0) <= wire_w_lg_sink0_valid162w(0) OR wire_w_lg_sink1_valid164w(0);
+ wire_w_lg_w_lg_sink0_valid186w189w(0) <= wire_w_lg_sink0_valid186w(0) OR wire_w_lg_sink1_valid188w(0);
+ wire_w_lg_w_lg_sink0_valid210w213w(0) <= wire_w_lg_sink0_valid210w(0) OR wire_w_lg_sink1_valid212w(0);
+ wire_w_lg_w_lg_sink0_valid234w237w(0) <= wire_w_lg_sink0_valid234w(0) OR wire_w_lg_sink1_valid236w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid1674w1677w1680w(0) <= wire_w_lg_w_lg_sink0_valid1674w1677w(0) OR wire_w_lg_sink2_valid1679w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid1699w1702w1705w(0) <= wire_w_lg_w_lg_sink0_valid1699w1702w(0) OR wire_w_lg_sink2_valid1704w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid1723w1726w1729w(0) <= wire_w_lg_w_lg_sink0_valid1723w1726w(0) OR wire_w_lg_sink2_valid1728w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid1747w1750w1753w(0) <= wire_w_lg_w_lg_sink0_valid1747w1750w(0) OR wire_w_lg_sink2_valid1752w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid1771w1774w1777w(0) <= wire_w_lg_w_lg_sink0_valid1771w1774w(0) OR wire_w_lg_sink2_valid1776w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid1795w1798w1801w(0) <= wire_w_lg_w_lg_sink0_valid1795w1798w(0) OR wire_w_lg_sink2_valid1800w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid1819w1822w1825w(0) <= wire_w_lg_w_lg_sink0_valid1819w1822w(0) OR wire_w_lg_sink2_valid1824w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid1843w1846w1849w(0) <= wire_w_lg_w_lg_sink0_valid1843w1846w(0) OR wire_w_lg_sink2_valid1848w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid17w20w23w(0) <= wire_w_lg_w_lg_sink0_valid17w20w(0) OR wire_w_lg_sink2_valid22w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid258w261w264w(0) <= wire_w_lg_w_lg_sink0_valid258w261w(0) OR wire_w_lg_sink2_valid263w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid282w285w288w(0) <= wire_w_lg_w_lg_sink0_valid282w285w(0) OR wire_w_lg_sink2_valid287w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid306w309w312w(0) <= wire_w_lg_w_lg_sink0_valid306w309w(0) OR wire_w_lg_sink2_valid311w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid330w333w336w(0) <= wire_w_lg_w_lg_sink0_valid330w333w(0) OR wire_w_lg_sink2_valid335w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid354w357w360w(0) <= wire_w_lg_w_lg_sink0_valid354w357w(0) OR wire_w_lg_sink2_valid359w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid378w381w384w(0) <= wire_w_lg_w_lg_sink0_valid378w381w(0) OR wire_w_lg_sink2_valid383w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid402w405w408w(0) <= wire_w_lg_w_lg_sink0_valid402w405w(0) OR wire_w_lg_sink2_valid407w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid426w429w432w(0) <= wire_w_lg_w_lg_sink0_valid426w429w(0) OR wire_w_lg_sink2_valid431w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid450w453w456w(0) <= wire_w_lg_w_lg_sink0_valid450w453w(0) OR wire_w_lg_sink2_valid455w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid474w477w480w(0) <= wire_w_lg_w_lg_sink0_valid474w477w(0) OR wire_w_lg_sink2_valid479w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid42w45w48w(0) <= wire_w_lg_w_lg_sink0_valid42w45w(0) OR wire_w_lg_sink2_valid47w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid498w501w504w(0) <= wire_w_lg_w_lg_sink0_valid498w501w(0) OR wire_w_lg_sink2_valid503w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid522w525w528w(0) <= wire_w_lg_w_lg_sink0_valid522w525w(0) OR wire_w_lg_sink2_valid527w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid546w549w552w(0) <= wire_w_lg_w_lg_sink0_valid546w549w(0) OR wire_w_lg_sink2_valid551w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid570w573w576w(0) <= wire_w_lg_w_lg_sink0_valid570w573w(0) OR wire_w_lg_sink2_valid575w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid594w597w600w(0) <= wire_w_lg_w_lg_sink0_valid594w597w(0) OR wire_w_lg_sink2_valid599w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid618w621w624w(0) <= wire_w_lg_w_lg_sink0_valid618w621w(0) OR wire_w_lg_sink2_valid623w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid642w645w648w(0) <= wire_w_lg_w_lg_sink0_valid642w645w(0) OR wire_w_lg_sink2_valid647w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid666w669w672w(0) <= wire_w_lg_w_lg_sink0_valid666w669w(0) OR wire_w_lg_sink2_valid671w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid690w693w696w(0) <= wire_w_lg_w_lg_sink0_valid690w693w(0) OR wire_w_lg_sink2_valid695w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid714w717w720w(0) <= wire_w_lg_w_lg_sink0_valid714w717w(0) OR wire_w_lg_sink2_valid719w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid66w69w72w(0) <= wire_w_lg_w_lg_sink0_valid66w69w(0) OR wire_w_lg_sink2_valid71w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid738w741w744w(0) <= wire_w_lg_w_lg_sink0_valid738w741w(0) OR wire_w_lg_sink2_valid743w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid762w765w768w(0) <= wire_w_lg_w_lg_sink0_valid762w765w(0) OR wire_w_lg_sink2_valid767w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid786w789w792w(0) <= wire_w_lg_w_lg_sink0_valid786w789w(0) OR wire_w_lg_sink2_valid791w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid810w813w816w(0) <= wire_w_lg_w_lg_sink0_valid810w813w(0) OR wire_w_lg_sink2_valid815w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid834w837w840w(0) <= wire_w_lg_w_lg_sink0_valid834w837w(0) OR wire_w_lg_sink2_valid839w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid858w861w864w(0) <= wire_w_lg_w_lg_sink0_valid858w861w(0) OR wire_w_lg_sink2_valid863w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid882w885w888w(0) <= wire_w_lg_w_lg_sink0_valid882w885w(0) OR wire_w_lg_sink2_valid887w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid906w909w912w(0) <= wire_w_lg_w_lg_sink0_valid906w909w(0) OR wire_w_lg_sink2_valid911w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid930w933w936w(0) <= wire_w_lg_w_lg_sink0_valid930w933w(0) OR wire_w_lg_sink2_valid935w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid954w957w960w(0) <= wire_w_lg_w_lg_sink0_valid954w957w(0) OR wire_w_lg_sink2_valid959w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid90w93w96w(0) <= wire_w_lg_w_lg_sink0_valid90w93w(0) OR wire_w_lg_sink2_valid95w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid978w981w984w(0) <= wire_w_lg_w_lg_sink0_valid978w981w(0) OR wire_w_lg_sink2_valid983w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid1002w1005w1008w(0) <= wire_w_lg_w_lg_sink0_valid1002w1005w(0) OR wire_w_lg_sink2_valid1007w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid1026w1029w1032w(0) <= wire_w_lg_w_lg_sink0_valid1026w1029w(0) OR wire_w_lg_sink2_valid1031w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid1050w1053w1056w(0) <= wire_w_lg_w_lg_sink0_valid1050w1053w(0) OR wire_w_lg_sink2_valid1055w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid1074w1077w1080w(0) <= wire_w_lg_w_lg_sink0_valid1074w1077w(0) OR wire_w_lg_sink2_valid1079w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid1098w1101w1104w(0) <= wire_w_lg_w_lg_sink0_valid1098w1101w(0) OR wire_w_lg_sink2_valid1103w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid1122w1125w1128w(0) <= wire_w_lg_w_lg_sink0_valid1122w1125w(0) OR wire_w_lg_sink2_valid1127w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid1146w1149w1152w(0) <= wire_w_lg_w_lg_sink0_valid1146w1149w(0) OR wire_w_lg_sink2_valid1151w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid1170w1173w1176w(0) <= wire_w_lg_w_lg_sink0_valid1170w1173w(0) OR wire_w_lg_sink2_valid1175w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid1194w1197w1200w(0) <= wire_w_lg_w_lg_sink0_valid1194w1197w(0) OR wire_w_lg_sink2_valid1199w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid114w117w120w(0) <= wire_w_lg_w_lg_sink0_valid114w117w(0) OR wire_w_lg_sink2_valid119w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid1218w1221w1224w(0) <= wire_w_lg_w_lg_sink0_valid1218w1221w(0) OR wire_w_lg_sink2_valid1223w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid1242w1245w1248w(0) <= wire_w_lg_w_lg_sink0_valid1242w1245w(0) OR wire_w_lg_sink2_valid1247w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid1266w1269w1272w(0) <= wire_w_lg_w_lg_sink0_valid1266w1269w(0) OR wire_w_lg_sink2_valid1271w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid1290w1293w1296w(0) <= wire_w_lg_w_lg_sink0_valid1290w1293w(0) OR wire_w_lg_sink2_valid1295w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid1314w1317w1320w(0) <= wire_w_lg_w_lg_sink0_valid1314w1317w(0) OR wire_w_lg_sink2_valid1319w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid1338w1341w1344w(0) <= wire_w_lg_w_lg_sink0_valid1338w1341w(0) OR wire_w_lg_sink2_valid1343w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid1362w1365w1368w(0) <= wire_w_lg_w_lg_sink0_valid1362w1365w(0) OR wire_w_lg_sink2_valid1367w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid1386w1389w1392w(0) <= wire_w_lg_w_lg_sink0_valid1386w1389w(0) OR wire_w_lg_sink2_valid1391w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid1410w1413w1416w(0) <= wire_w_lg_w_lg_sink0_valid1410w1413w(0) OR wire_w_lg_sink2_valid1415w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid1434w1437w1440w(0) <= wire_w_lg_w_lg_sink0_valid1434w1437w(0) OR wire_w_lg_sink2_valid1439w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid138w141w144w(0) <= wire_w_lg_w_lg_sink0_valid138w141w(0) OR wire_w_lg_sink2_valid143w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid1458w1461w1464w(0) <= wire_w_lg_w_lg_sink0_valid1458w1461w(0) OR wire_w_lg_sink2_valid1463w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid1482w1485w1488w(0) <= wire_w_lg_w_lg_sink0_valid1482w1485w(0) OR wire_w_lg_sink2_valid1487w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid1506w1509w1512w(0) <= wire_w_lg_w_lg_sink0_valid1506w1509w(0) OR wire_w_lg_sink2_valid1511w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid1530w1533w1536w(0) <= wire_w_lg_w_lg_sink0_valid1530w1533w(0) OR wire_w_lg_sink2_valid1535w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid1554w1557w1560w(0) <= wire_w_lg_w_lg_sink0_valid1554w1557w(0) OR wire_w_lg_sink2_valid1559w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid1578w1581w1584w(0) <= wire_w_lg_w_lg_sink0_valid1578w1581w(0) OR wire_w_lg_sink2_valid1583w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid1602w1605w1608w(0) <= wire_w_lg_w_lg_sink0_valid1602w1605w(0) OR wire_w_lg_sink2_valid1607w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid1626w1629w1632w(0) <= wire_w_lg_w_lg_sink0_valid1626w1629w(0) OR wire_w_lg_sink2_valid1631w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid1650w1653w1656w(0) <= wire_w_lg_w_lg_sink0_valid1650w1653w(0) OR wire_w_lg_sink2_valid1655w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid162w165w168w(0) <= wire_w_lg_w_lg_sink0_valid162w165w(0) OR wire_w_lg_sink2_valid167w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid186w189w192w(0) <= wire_w_lg_w_lg_sink0_valid186w189w(0) OR wire_w_lg_sink2_valid191w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid210w213w216w(0) <= wire_w_lg_w_lg_sink0_valid210w213w(0) OR wire_w_lg_sink2_valid215w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid234w237w240w(0) <= wire_w_lg_w_lg_sink0_valid234w237w(0) OR wire_w_lg_sink2_valid239w(0);
+ wire_w1683w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid1674w1677w1680w(0) OR wire_w_lg_sink3_valid1682w(0);
+ wire_w1708w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid1699w1702w1705w(0) OR wire_w_lg_sink3_valid1707w(0);
+ wire_w1732w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid1723w1726w1729w(0) OR wire_w_lg_sink3_valid1731w(0);
+ wire_w1756w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid1747w1750w1753w(0) OR wire_w_lg_sink3_valid1755w(0);
+ wire_w1780w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid1771w1774w1777w(0) OR wire_w_lg_sink3_valid1779w(0);
+ wire_w1804w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid1795w1798w1801w(0) OR wire_w_lg_sink3_valid1803w(0);
+ wire_w1828w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid1819w1822w1825w(0) OR wire_w_lg_sink3_valid1827w(0);
+ wire_w1852w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid1843w1846w1849w(0) OR wire_w_lg_sink3_valid1851w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_sink0_valid17w20w23w26w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid17w20w23w(0) OR wire_w_lg_sink3_valid25w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_sink0_valid258w261w264w267w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid258w261w264w(0) OR wire_w_lg_sink3_valid266w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_sink0_valid282w285w288w291w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid282w285w288w(0) OR wire_w_lg_sink3_valid290w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_sink0_valid306w309w312w315w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid306w309w312w(0) OR wire_w_lg_sink3_valid314w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_sink0_valid330w333w336w339w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid330w333w336w(0) OR wire_w_lg_sink3_valid338w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_sink0_valid354w357w360w363w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid354w357w360w(0) OR wire_w_lg_sink3_valid362w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_sink0_valid378w381w384w387w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid378w381w384w(0) OR wire_w_lg_sink3_valid386w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_sink0_valid402w405w408w411w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid402w405w408w(0) OR wire_w_lg_sink3_valid410w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_sink0_valid426w429w432w435w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid426w429w432w(0) OR wire_w_lg_sink3_valid434w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_sink0_valid450w453w456w459w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid450w453w456w(0) OR wire_w_lg_sink3_valid458w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_sink0_valid474w477w480w483w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid474w477w480w(0) OR wire_w_lg_sink3_valid482w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_sink0_valid42w45w48w51w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid42w45w48w(0) OR wire_w_lg_sink3_valid50w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_sink0_valid498w501w504w507w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid498w501w504w(0) OR wire_w_lg_sink3_valid506w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_sink0_valid522w525w528w531w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid522w525w528w(0) OR wire_w_lg_sink3_valid530w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_sink0_valid546w549w552w555w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid546w549w552w(0) OR wire_w_lg_sink3_valid554w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_sink0_valid570w573w576w579w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid570w573w576w(0) OR wire_w_lg_sink3_valid578w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_sink0_valid594w597w600w603w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid594w597w600w(0) OR wire_w_lg_sink3_valid602w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_sink0_valid618w621w624w627w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid618w621w624w(0) OR wire_w_lg_sink3_valid626w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_sink0_valid642w645w648w651w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid642w645w648w(0) OR wire_w_lg_sink3_valid650w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_sink0_valid666w669w672w675w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid666w669w672w(0) OR wire_w_lg_sink3_valid674w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_sink0_valid690w693w696w699w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid690w693w696w(0) OR wire_w_lg_sink3_valid698w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_sink0_valid714w717w720w723w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid714w717w720w(0) OR wire_w_lg_sink3_valid722w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_sink0_valid66w69w72w75w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid66w69w72w(0) OR wire_w_lg_sink3_valid74w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_sink0_valid738w741w744w747w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid738w741w744w(0) OR wire_w_lg_sink3_valid746w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_sink0_valid762w765w768w771w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid762w765w768w(0) OR wire_w_lg_sink3_valid770w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_sink0_valid786w789w792w795w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid786w789w792w(0) OR wire_w_lg_sink3_valid794w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_sink0_valid810w813w816w819w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid810w813w816w(0) OR wire_w_lg_sink3_valid818w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_sink0_valid834w837w840w843w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid834w837w840w(0) OR wire_w_lg_sink3_valid842w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_sink0_valid858w861w864w867w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid858w861w864w(0) OR wire_w_lg_sink3_valid866w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_sink0_valid882w885w888w891w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid882w885w888w(0) OR wire_w_lg_sink3_valid890w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_sink0_valid906w909w912w915w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid906w909w912w(0) OR wire_w_lg_sink3_valid914w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_sink0_valid930w933w936w939w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid930w933w936w(0) OR wire_w_lg_sink3_valid938w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_sink0_valid954w957w960w963w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid954w957w960w(0) OR wire_w_lg_sink3_valid962w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_sink0_valid90w93w96w99w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid90w93w96w(0) OR wire_w_lg_sink3_valid98w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_sink0_valid978w981w984w987w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid978w981w984w(0) OR wire_w_lg_sink3_valid986w(0);
+ wire_w1011w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid1002w1005w1008w(0) OR wire_w_lg_sink3_valid1010w(0);
+ wire_w1035w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid1026w1029w1032w(0) OR wire_w_lg_sink3_valid1034w(0);
+ wire_w1059w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid1050w1053w1056w(0) OR wire_w_lg_sink3_valid1058w(0);
+ wire_w1083w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid1074w1077w1080w(0) OR wire_w_lg_sink3_valid1082w(0);
+ wire_w1107w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid1098w1101w1104w(0) OR wire_w_lg_sink3_valid1106w(0);
+ wire_w1131w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid1122w1125w1128w(0) OR wire_w_lg_sink3_valid1130w(0);
+ wire_w1155w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid1146w1149w1152w(0) OR wire_w_lg_sink3_valid1154w(0);
+ wire_w1179w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid1170w1173w1176w(0) OR wire_w_lg_sink3_valid1178w(0);
+ wire_w1203w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid1194w1197w1200w(0) OR wire_w_lg_sink3_valid1202w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_sink0_valid114w117w120w123w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid114w117w120w(0) OR wire_w_lg_sink3_valid122w(0);
+ wire_w1227w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid1218w1221w1224w(0) OR wire_w_lg_sink3_valid1226w(0);
+ wire_w1251w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid1242w1245w1248w(0) OR wire_w_lg_sink3_valid1250w(0);
+ wire_w1275w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid1266w1269w1272w(0) OR wire_w_lg_sink3_valid1274w(0);
+ wire_w1299w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid1290w1293w1296w(0) OR wire_w_lg_sink3_valid1298w(0);
+ wire_w1323w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid1314w1317w1320w(0) OR wire_w_lg_sink3_valid1322w(0);
+ wire_w1347w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid1338w1341w1344w(0) OR wire_w_lg_sink3_valid1346w(0);
+ wire_w1371w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid1362w1365w1368w(0) OR wire_w_lg_sink3_valid1370w(0);
+ wire_w1395w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid1386w1389w1392w(0) OR wire_w_lg_sink3_valid1394w(0);
+ wire_w1419w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid1410w1413w1416w(0) OR wire_w_lg_sink3_valid1418w(0);
+ wire_w1443w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid1434w1437w1440w(0) OR wire_w_lg_sink3_valid1442w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_sink0_valid138w141w144w147w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid138w141w144w(0) OR wire_w_lg_sink3_valid146w(0);
+ wire_w1467w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid1458w1461w1464w(0) OR wire_w_lg_sink3_valid1466w(0);
+ wire_w1491w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid1482w1485w1488w(0) OR wire_w_lg_sink3_valid1490w(0);
+ wire_w1515w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid1506w1509w1512w(0) OR wire_w_lg_sink3_valid1514w(0);
+ wire_w1539w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid1530w1533w1536w(0) OR wire_w_lg_sink3_valid1538w(0);
+ wire_w1563w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid1554w1557w1560w(0) OR wire_w_lg_sink3_valid1562w(0);
+ wire_w1587w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid1578w1581w1584w(0) OR wire_w_lg_sink3_valid1586w(0);
+ wire_w1611w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid1602w1605w1608w(0) OR wire_w_lg_sink3_valid1610w(0);
+ wire_w1635w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid1626w1629w1632w(0) OR wire_w_lg_sink3_valid1634w(0);
+ wire_w1659w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid1650w1653w1656w(0) OR wire_w_lg_sink3_valid1658w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_sink0_valid162w165w168w171w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid162w165w168w(0) OR wire_w_lg_sink3_valid170w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_sink0_valid186w189w192w195w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid186w189w192w(0) OR wire_w_lg_sink3_valid194w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_sink0_valid210w213w216w219w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid210w213w216w(0) OR wire_w_lg_sink3_valid218w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_sink0_valid234w237w240w243w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid234w237w240w(0) OR wire_w_lg_sink3_valid242w(0);
+ wire_w_lg_w1683w1686w(0) <= wire_w1683w(0) OR wire_w_lg_sink4_valid1685w(0);
+ wire_w_lg_w1708w1711w(0) <= wire_w1708w(0) OR wire_w_lg_sink4_valid1710w(0);
+ wire_w_lg_w1732w1735w(0) <= wire_w1732w(0) OR wire_w_lg_sink4_valid1734w(0);
+ wire_w_lg_w1756w1759w(0) <= wire_w1756w(0) OR wire_w_lg_sink4_valid1758w(0);
+ wire_w_lg_w1780w1783w(0) <= wire_w1780w(0) OR wire_w_lg_sink4_valid1782w(0);
+ wire_w_lg_w1804w1807w(0) <= wire_w1804w(0) OR wire_w_lg_sink4_valid1806w(0);
+ wire_w_lg_w1828w1831w(0) <= wire_w1828w(0) OR wire_w_lg_sink4_valid1830w(0);
+ wire_w_lg_w1852w1855w(0) <= wire_w1852w(0) OR wire_w_lg_sink4_valid1854w(0);
+ wire_w29w(0) <= wire_w_lg_w_lg_w_lg_w_lg_sink0_valid17w20w23w26w(0) OR wire_w_lg_sink4_valid28w(0);
+ wire_w270w(0) <= wire_w_lg_w_lg_w_lg_w_lg_sink0_valid258w261w264w267w(0) OR wire_w_lg_sink4_valid269w(0);
+ wire_w294w(0) <= wire_w_lg_w_lg_w_lg_w_lg_sink0_valid282w285w288w291w(0) OR wire_w_lg_sink4_valid293w(0);
+ wire_w318w(0) <= wire_w_lg_w_lg_w_lg_w_lg_sink0_valid306w309w312w315w(0) OR wire_w_lg_sink4_valid317w(0);
+ wire_w342w(0) <= wire_w_lg_w_lg_w_lg_w_lg_sink0_valid330w333w336w339w(0) OR wire_w_lg_sink4_valid341w(0);
+ wire_w366w(0) <= wire_w_lg_w_lg_w_lg_w_lg_sink0_valid354w357w360w363w(0) OR wire_w_lg_sink4_valid365w(0);
+ wire_w390w(0) <= wire_w_lg_w_lg_w_lg_w_lg_sink0_valid378w381w384w387w(0) OR wire_w_lg_sink4_valid389w(0);
+ wire_w414w(0) <= wire_w_lg_w_lg_w_lg_w_lg_sink0_valid402w405w408w411w(0) OR wire_w_lg_sink4_valid413w(0);
+ wire_w438w(0) <= wire_w_lg_w_lg_w_lg_w_lg_sink0_valid426w429w432w435w(0) OR wire_w_lg_sink4_valid437w(0);
+ wire_w462w(0) <= wire_w_lg_w_lg_w_lg_w_lg_sink0_valid450w453w456w459w(0) OR wire_w_lg_sink4_valid461w(0);
+ wire_w486w(0) <= wire_w_lg_w_lg_w_lg_w_lg_sink0_valid474w477w480w483w(0) OR wire_w_lg_sink4_valid485w(0);
+ wire_w54w(0) <= wire_w_lg_w_lg_w_lg_w_lg_sink0_valid42w45w48w51w(0) OR wire_w_lg_sink4_valid53w(0);
+ wire_w510w(0) <= wire_w_lg_w_lg_w_lg_w_lg_sink0_valid498w501w504w507w(0) OR wire_w_lg_sink4_valid509w(0);
+ wire_w534w(0) <= wire_w_lg_w_lg_w_lg_w_lg_sink0_valid522w525w528w531w(0) OR wire_w_lg_sink4_valid533w(0);
+ wire_w558w(0) <= wire_w_lg_w_lg_w_lg_w_lg_sink0_valid546w549w552w555w(0) OR wire_w_lg_sink4_valid557w(0);
+ wire_w582w(0) <= wire_w_lg_w_lg_w_lg_w_lg_sink0_valid570w573w576w579w(0) OR wire_w_lg_sink4_valid581w(0);
+ wire_w606w(0) <= wire_w_lg_w_lg_w_lg_w_lg_sink0_valid594w597w600w603w(0) OR wire_w_lg_sink4_valid605w(0);
+ wire_w630w(0) <= wire_w_lg_w_lg_w_lg_w_lg_sink0_valid618w621w624w627w(0) OR wire_w_lg_sink4_valid629w(0);
+ wire_w654w(0) <= wire_w_lg_w_lg_w_lg_w_lg_sink0_valid642w645w648w651w(0) OR wire_w_lg_sink4_valid653w(0);
+ wire_w678w(0) <= wire_w_lg_w_lg_w_lg_w_lg_sink0_valid666w669w672w675w(0) OR wire_w_lg_sink4_valid677w(0);
+ wire_w702w(0) <= wire_w_lg_w_lg_w_lg_w_lg_sink0_valid690w693w696w699w(0) OR wire_w_lg_sink4_valid701w(0);
+ wire_w726w(0) <= wire_w_lg_w_lg_w_lg_w_lg_sink0_valid714w717w720w723w(0) OR wire_w_lg_sink4_valid725w(0);
+ wire_w78w(0) <= wire_w_lg_w_lg_w_lg_w_lg_sink0_valid66w69w72w75w(0) OR wire_w_lg_sink4_valid77w(0);
+ wire_w750w(0) <= wire_w_lg_w_lg_w_lg_w_lg_sink0_valid738w741w744w747w(0) OR wire_w_lg_sink4_valid749w(0);
+ wire_w774w(0) <= wire_w_lg_w_lg_w_lg_w_lg_sink0_valid762w765w768w771w(0) OR wire_w_lg_sink4_valid773w(0);
+ wire_w798w(0) <= wire_w_lg_w_lg_w_lg_w_lg_sink0_valid786w789w792w795w(0) OR wire_w_lg_sink4_valid797w(0);
+ wire_w822w(0) <= wire_w_lg_w_lg_w_lg_w_lg_sink0_valid810w813w816w819w(0) OR wire_w_lg_sink4_valid821w(0);
+ wire_w846w(0) <= wire_w_lg_w_lg_w_lg_w_lg_sink0_valid834w837w840w843w(0) OR wire_w_lg_sink4_valid845w(0);
+ wire_w870w(0) <= wire_w_lg_w_lg_w_lg_w_lg_sink0_valid858w861w864w867w(0) OR wire_w_lg_sink4_valid869w(0);
+ wire_w894w(0) <= wire_w_lg_w_lg_w_lg_w_lg_sink0_valid882w885w888w891w(0) OR wire_w_lg_sink4_valid893w(0);
+ wire_w918w(0) <= wire_w_lg_w_lg_w_lg_w_lg_sink0_valid906w909w912w915w(0) OR wire_w_lg_sink4_valid917w(0);
+ wire_w942w(0) <= wire_w_lg_w_lg_w_lg_w_lg_sink0_valid930w933w936w939w(0) OR wire_w_lg_sink4_valid941w(0);
+ wire_w966w(0) <= wire_w_lg_w_lg_w_lg_w_lg_sink0_valid954w957w960w963w(0) OR wire_w_lg_sink4_valid965w(0);
+ wire_w102w(0) <= wire_w_lg_w_lg_w_lg_w_lg_sink0_valid90w93w96w99w(0) OR wire_w_lg_sink4_valid101w(0);
+ wire_w990w(0) <= wire_w_lg_w_lg_w_lg_w_lg_sink0_valid978w981w984w987w(0) OR wire_w_lg_sink4_valid989w(0);
+ wire_w_lg_w1011w1014w(0) <= wire_w1011w(0) OR wire_w_lg_sink4_valid1013w(0);
+ wire_w_lg_w1035w1038w(0) <= wire_w1035w(0) OR wire_w_lg_sink4_valid1037w(0);
+ wire_w_lg_w1059w1062w(0) <= wire_w1059w(0) OR wire_w_lg_sink4_valid1061w(0);
+ wire_w_lg_w1083w1086w(0) <= wire_w1083w(0) OR wire_w_lg_sink4_valid1085w(0);
+ wire_w_lg_w1107w1110w(0) <= wire_w1107w(0) OR wire_w_lg_sink4_valid1109w(0);
+ wire_w_lg_w1131w1134w(0) <= wire_w1131w(0) OR wire_w_lg_sink4_valid1133w(0);
+ wire_w_lg_w1155w1158w(0) <= wire_w1155w(0) OR wire_w_lg_sink4_valid1157w(0);
+ wire_w_lg_w1179w1182w(0) <= wire_w1179w(0) OR wire_w_lg_sink4_valid1181w(0);
+ wire_w_lg_w1203w1206w(0) <= wire_w1203w(0) OR wire_w_lg_sink4_valid1205w(0);
+ wire_w126w(0) <= wire_w_lg_w_lg_w_lg_w_lg_sink0_valid114w117w120w123w(0) OR wire_w_lg_sink4_valid125w(0);
+ wire_w_lg_w1227w1230w(0) <= wire_w1227w(0) OR wire_w_lg_sink4_valid1229w(0);
+ wire_w_lg_w1251w1254w(0) <= wire_w1251w(0) OR wire_w_lg_sink4_valid1253w(0);
+ wire_w_lg_w1275w1278w(0) <= wire_w1275w(0) OR wire_w_lg_sink4_valid1277w(0);
+ wire_w_lg_w1299w1302w(0) <= wire_w1299w(0) OR wire_w_lg_sink4_valid1301w(0);
+ wire_w_lg_w1323w1326w(0) <= wire_w1323w(0) OR wire_w_lg_sink4_valid1325w(0);
+ wire_w_lg_w1347w1350w(0) <= wire_w1347w(0) OR wire_w_lg_sink4_valid1349w(0);
+ wire_w_lg_w1371w1374w(0) <= wire_w1371w(0) OR wire_w_lg_sink4_valid1373w(0);
+ wire_w_lg_w1395w1398w(0) <= wire_w1395w(0) OR wire_w_lg_sink4_valid1397w(0);
+ wire_w_lg_w1419w1422w(0) <= wire_w1419w(0) OR wire_w_lg_sink4_valid1421w(0);
+ wire_w_lg_w1443w1446w(0) <= wire_w1443w(0) OR wire_w_lg_sink4_valid1445w(0);
+ wire_w150w(0) <= wire_w_lg_w_lg_w_lg_w_lg_sink0_valid138w141w144w147w(0) OR wire_w_lg_sink4_valid149w(0);
+ wire_w_lg_w1467w1470w(0) <= wire_w1467w(0) OR wire_w_lg_sink4_valid1469w(0);
+ wire_w_lg_w1491w1494w(0) <= wire_w1491w(0) OR wire_w_lg_sink4_valid1493w(0);
+ wire_w_lg_w1515w1518w(0) <= wire_w1515w(0) OR wire_w_lg_sink4_valid1517w(0);
+ wire_w_lg_w1539w1542w(0) <= wire_w1539w(0) OR wire_w_lg_sink4_valid1541w(0);
+ wire_w_lg_w1563w1566w(0) <= wire_w1563w(0) OR wire_w_lg_sink4_valid1565w(0);
+ wire_w_lg_w1587w1590w(0) <= wire_w1587w(0) OR wire_w_lg_sink4_valid1589w(0);
+ wire_w_lg_w1611w1614w(0) <= wire_w1611w(0) OR wire_w_lg_sink4_valid1613w(0);
+ wire_w_lg_w1635w1638w(0) <= wire_w1635w(0) OR wire_w_lg_sink4_valid1637w(0);
+ wire_w_lg_w1659w1662w(0) <= wire_w1659w(0) OR wire_w_lg_sink4_valid1661w(0);
+ wire_w174w(0) <= wire_w_lg_w_lg_w_lg_w_lg_sink0_valid162w165w168w171w(0) OR wire_w_lg_sink4_valid173w(0);
+ wire_w198w(0) <= wire_w_lg_w_lg_w_lg_w_lg_sink0_valid186w189w192w195w(0) OR wire_w_lg_sink4_valid197w(0);
+ wire_w222w(0) <= wire_w_lg_w_lg_w_lg_w_lg_sink0_valid210w213w216w219w(0) OR wire_w_lg_sink4_valid221w(0);
+ wire_w246w(0) <= wire_w_lg_w_lg_w_lg_w_lg_sink0_valid234w237w240w243w(0) OR wire_w_lg_sink4_valid245w(0);
+ wire_w_lg_w_lg_w1683w1686w1689w(0) <= wire_w_lg_w1683w1686w(0) OR wire_w_lg_sink5_valid1688w(0);
+ wire_w_lg_w_lg_w1708w1711w1714w(0) <= wire_w_lg_w1708w1711w(0) OR wire_w_lg_sink5_valid1713w(0);
+ wire_w_lg_w_lg_w1732w1735w1738w(0) <= wire_w_lg_w1732w1735w(0) OR wire_w_lg_sink5_valid1737w(0);
+ wire_w_lg_w_lg_w1756w1759w1762w(0) <= wire_w_lg_w1756w1759w(0) OR wire_w_lg_sink5_valid1761w(0);
+ wire_w_lg_w_lg_w1780w1783w1786w(0) <= wire_w_lg_w1780w1783w(0) OR wire_w_lg_sink5_valid1785w(0);
+ wire_w_lg_w_lg_w1804w1807w1810w(0) <= wire_w_lg_w1804w1807w(0) OR wire_w_lg_sink5_valid1809w(0);
+ wire_w_lg_w_lg_w1828w1831w1834w(0) <= wire_w_lg_w1828w1831w(0) OR wire_w_lg_sink5_valid1833w(0);
+ wire_w_lg_w_lg_w1852w1855w1858w(0) <= wire_w_lg_w1852w1855w(0) OR wire_w_lg_sink5_valid1857w(0);
+ wire_w_lg_w29w32w(0) <= wire_w29w(0) OR wire_w_lg_sink5_valid31w(0);
+ wire_w_lg_w270w273w(0) <= wire_w270w(0) OR wire_w_lg_sink5_valid272w(0);
+ wire_w_lg_w294w297w(0) <= wire_w294w(0) OR wire_w_lg_sink5_valid296w(0);
+ wire_w_lg_w318w321w(0) <= wire_w318w(0) OR wire_w_lg_sink5_valid320w(0);
+ wire_w_lg_w342w345w(0) <= wire_w342w(0) OR wire_w_lg_sink5_valid344w(0);
+ wire_w_lg_w366w369w(0) <= wire_w366w(0) OR wire_w_lg_sink5_valid368w(0);
+ wire_w_lg_w390w393w(0) <= wire_w390w(0) OR wire_w_lg_sink5_valid392w(0);
+ wire_w_lg_w414w417w(0) <= wire_w414w(0) OR wire_w_lg_sink5_valid416w(0);
+ wire_w_lg_w438w441w(0) <= wire_w438w(0) OR wire_w_lg_sink5_valid440w(0);
+ wire_w_lg_w462w465w(0) <= wire_w462w(0) OR wire_w_lg_sink5_valid464w(0);
+ wire_w_lg_w486w489w(0) <= wire_w486w(0) OR wire_w_lg_sink5_valid488w(0);
+ wire_w_lg_w54w57w(0) <= wire_w54w(0) OR wire_w_lg_sink5_valid56w(0);
+ wire_w_lg_w510w513w(0) <= wire_w510w(0) OR wire_w_lg_sink5_valid512w(0);
+ wire_w_lg_w534w537w(0) <= wire_w534w(0) OR wire_w_lg_sink5_valid536w(0);
+ wire_w_lg_w558w561w(0) <= wire_w558w(0) OR wire_w_lg_sink5_valid560w(0);
+ wire_w_lg_w582w585w(0) <= wire_w582w(0) OR wire_w_lg_sink5_valid584w(0);
+ wire_w_lg_w606w609w(0) <= wire_w606w(0) OR wire_w_lg_sink5_valid608w(0);
+ wire_w_lg_w630w633w(0) <= wire_w630w(0) OR wire_w_lg_sink5_valid632w(0);
+ wire_w_lg_w654w657w(0) <= wire_w654w(0) OR wire_w_lg_sink5_valid656w(0);
+ wire_w_lg_w678w681w(0) <= wire_w678w(0) OR wire_w_lg_sink5_valid680w(0);
+ wire_w_lg_w702w705w(0) <= wire_w702w(0) OR wire_w_lg_sink5_valid704w(0);
+ wire_w_lg_w726w729w(0) <= wire_w726w(0) OR wire_w_lg_sink5_valid728w(0);
+ wire_w_lg_w78w81w(0) <= wire_w78w(0) OR wire_w_lg_sink5_valid80w(0);
+ wire_w_lg_w750w753w(0) <= wire_w750w(0) OR wire_w_lg_sink5_valid752w(0);
+ wire_w_lg_w774w777w(0) <= wire_w774w(0) OR wire_w_lg_sink5_valid776w(0);
+ wire_w_lg_w798w801w(0) <= wire_w798w(0) OR wire_w_lg_sink5_valid800w(0);
+ wire_w_lg_w822w825w(0) <= wire_w822w(0) OR wire_w_lg_sink5_valid824w(0);
+ wire_w_lg_w846w849w(0) <= wire_w846w(0) OR wire_w_lg_sink5_valid848w(0);
+ wire_w_lg_w870w873w(0) <= wire_w870w(0) OR wire_w_lg_sink5_valid872w(0);
+ wire_w_lg_w894w897w(0) <= wire_w894w(0) OR wire_w_lg_sink5_valid896w(0);
+ wire_w_lg_w918w921w(0) <= wire_w918w(0) OR wire_w_lg_sink5_valid920w(0);
+ wire_w_lg_w942w945w(0) <= wire_w942w(0) OR wire_w_lg_sink5_valid944w(0);
+ wire_w_lg_w966w969w(0) <= wire_w966w(0) OR wire_w_lg_sink5_valid968w(0);
+ wire_w_lg_w102w105w(0) <= wire_w102w(0) OR wire_w_lg_sink5_valid104w(0);
+ wire_w_lg_w990w993w(0) <= wire_w990w(0) OR wire_w_lg_sink5_valid992w(0);
+ wire_w_lg_w_lg_w1011w1014w1017w(0) <= wire_w_lg_w1011w1014w(0) OR wire_w_lg_sink5_valid1016w(0);
+ wire_w_lg_w_lg_w1035w1038w1041w(0) <= wire_w_lg_w1035w1038w(0) OR wire_w_lg_sink5_valid1040w(0);
+ wire_w_lg_w_lg_w1059w1062w1065w(0) <= wire_w_lg_w1059w1062w(0) OR wire_w_lg_sink5_valid1064w(0);
+ wire_w_lg_w_lg_w1083w1086w1089w(0) <= wire_w_lg_w1083w1086w(0) OR wire_w_lg_sink5_valid1088w(0);
+ wire_w_lg_w_lg_w1107w1110w1113w(0) <= wire_w_lg_w1107w1110w(0) OR wire_w_lg_sink5_valid1112w(0);
+ wire_w_lg_w_lg_w1131w1134w1137w(0) <= wire_w_lg_w1131w1134w(0) OR wire_w_lg_sink5_valid1136w(0);
+ wire_w_lg_w_lg_w1155w1158w1161w(0) <= wire_w_lg_w1155w1158w(0) OR wire_w_lg_sink5_valid1160w(0);
+ wire_w_lg_w_lg_w1179w1182w1185w(0) <= wire_w_lg_w1179w1182w(0) OR wire_w_lg_sink5_valid1184w(0);
+ wire_w_lg_w_lg_w1203w1206w1209w(0) <= wire_w_lg_w1203w1206w(0) OR wire_w_lg_sink5_valid1208w(0);
+ wire_w_lg_w126w129w(0) <= wire_w126w(0) OR wire_w_lg_sink5_valid128w(0);
+ wire_w_lg_w_lg_w1227w1230w1233w(0) <= wire_w_lg_w1227w1230w(0) OR wire_w_lg_sink5_valid1232w(0);
+ wire_w_lg_w_lg_w1251w1254w1257w(0) <= wire_w_lg_w1251w1254w(0) OR wire_w_lg_sink5_valid1256w(0);
+ wire_w_lg_w_lg_w1275w1278w1281w(0) <= wire_w_lg_w1275w1278w(0) OR wire_w_lg_sink5_valid1280w(0);
+ wire_w_lg_w_lg_w1299w1302w1305w(0) <= wire_w_lg_w1299w1302w(0) OR wire_w_lg_sink5_valid1304w(0);
+ wire_w_lg_w_lg_w1323w1326w1329w(0) <= wire_w_lg_w1323w1326w(0) OR wire_w_lg_sink5_valid1328w(0);
+ wire_w_lg_w_lg_w1347w1350w1353w(0) <= wire_w_lg_w1347w1350w(0) OR wire_w_lg_sink5_valid1352w(0);
+ wire_w_lg_w_lg_w1371w1374w1377w(0) <= wire_w_lg_w1371w1374w(0) OR wire_w_lg_sink5_valid1376w(0);
+ wire_w_lg_w_lg_w1395w1398w1401w(0) <= wire_w_lg_w1395w1398w(0) OR wire_w_lg_sink5_valid1400w(0);
+ wire_w_lg_w_lg_w1419w1422w1425w(0) <= wire_w_lg_w1419w1422w(0) OR wire_w_lg_sink5_valid1424w(0);
+ wire_w_lg_w_lg_w1443w1446w1449w(0) <= wire_w_lg_w1443w1446w(0) OR wire_w_lg_sink5_valid1448w(0);
+ wire_w_lg_w150w153w(0) <= wire_w150w(0) OR wire_w_lg_sink5_valid152w(0);
+ wire_w_lg_w_lg_w1467w1470w1473w(0) <= wire_w_lg_w1467w1470w(0) OR wire_w_lg_sink5_valid1472w(0);
+ wire_w_lg_w_lg_w1491w1494w1497w(0) <= wire_w_lg_w1491w1494w(0) OR wire_w_lg_sink5_valid1496w(0);
+ wire_w_lg_w_lg_w1515w1518w1521w(0) <= wire_w_lg_w1515w1518w(0) OR wire_w_lg_sink5_valid1520w(0);
+ wire_w_lg_w_lg_w1539w1542w1545w(0) <= wire_w_lg_w1539w1542w(0) OR wire_w_lg_sink5_valid1544w(0);
+ wire_w_lg_w_lg_w1563w1566w1569w(0) <= wire_w_lg_w1563w1566w(0) OR wire_w_lg_sink5_valid1568w(0);
+ wire_w_lg_w_lg_w1587w1590w1593w(0) <= wire_w_lg_w1587w1590w(0) OR wire_w_lg_sink5_valid1592w(0);
+ wire_w_lg_w_lg_w1611w1614w1617w(0) <= wire_w_lg_w1611w1614w(0) OR wire_w_lg_sink5_valid1616w(0);
+ wire_w_lg_w_lg_w1635w1638w1641w(0) <= wire_w_lg_w1635w1638w(0) OR wire_w_lg_sink5_valid1640w(0);
+ wire_w_lg_w_lg_w1659w1662w1665w(0) <= wire_w_lg_w1659w1662w(0) OR wire_w_lg_sink5_valid1664w(0);
+ wire_w_lg_w174w177w(0) <= wire_w174w(0) OR wire_w_lg_sink5_valid176w(0);
+ wire_w_lg_w198w201w(0) <= wire_w198w(0) OR wire_w_lg_sink5_valid200w(0);
+ wire_w_lg_w222w225w(0) <= wire_w222w(0) OR wire_w_lg_sink5_valid224w(0);
+ wire_w_lg_w246w249w(0) <= wire_w246w(0) OR wire_w_lg_sink5_valid248w(0);
+ wire_w_lg_w_lg_w_lg_w1683w1686w1689w1692w(0) <= wire_w_lg_w_lg_w1683w1686w1689w(0) OR wire_w_lg_sink6_valid1691w(0);
+ wire_w_lg_w_lg_w_lg_w1708w1711w1714w1717w(0) <= wire_w_lg_w_lg_w1708w1711w1714w(0) OR wire_w_lg_sink6_valid1716w(0);
+ wire_w_lg_w_lg_w_lg_w1732w1735w1738w1741w(0) <= wire_w_lg_w_lg_w1732w1735w1738w(0) OR wire_w_lg_sink6_valid1740w(0);
+ wire_w_lg_w_lg_w_lg_w1756w1759w1762w1765w(0) <= wire_w_lg_w_lg_w1756w1759w1762w(0) OR wire_w_lg_sink6_valid1764w(0);
+ wire_w_lg_w_lg_w_lg_w1780w1783w1786w1789w(0) <= wire_w_lg_w_lg_w1780w1783w1786w(0) OR wire_w_lg_sink6_valid1788w(0);
+ wire_w_lg_w_lg_w_lg_w1804w1807w1810w1813w(0) <= wire_w_lg_w_lg_w1804w1807w1810w(0) OR wire_w_lg_sink6_valid1812w(0);
+ wire_w_lg_w_lg_w_lg_w1828w1831w1834w1837w(0) <= wire_w_lg_w_lg_w1828w1831w1834w(0) OR wire_w_lg_sink6_valid1836w(0);
+ wire_w_lg_w_lg_w_lg_w1852w1855w1858w1861w(0) <= wire_w_lg_w_lg_w1852w1855w1858w(0) OR wire_w_lg_sink6_valid1860w(0);
+ wire_w_lg_w_lg_w29w32w35w(0) <= wire_w_lg_w29w32w(0) OR wire_w_lg_sink6_valid34w(0);
+ wire_w_lg_w_lg_w270w273w276w(0) <= wire_w_lg_w270w273w(0) OR wire_w_lg_sink6_valid275w(0);
+ wire_w_lg_w_lg_w294w297w300w(0) <= wire_w_lg_w294w297w(0) OR wire_w_lg_sink6_valid299w(0);
+ wire_w_lg_w_lg_w318w321w324w(0) <= wire_w_lg_w318w321w(0) OR wire_w_lg_sink6_valid323w(0);
+ wire_w_lg_w_lg_w342w345w348w(0) <= wire_w_lg_w342w345w(0) OR wire_w_lg_sink6_valid347w(0);
+ wire_w_lg_w_lg_w366w369w372w(0) <= wire_w_lg_w366w369w(0) OR wire_w_lg_sink6_valid371w(0);
+ wire_w_lg_w_lg_w390w393w396w(0) <= wire_w_lg_w390w393w(0) OR wire_w_lg_sink6_valid395w(0);
+ wire_w_lg_w_lg_w414w417w420w(0) <= wire_w_lg_w414w417w(0) OR wire_w_lg_sink6_valid419w(0);
+ wire_w_lg_w_lg_w438w441w444w(0) <= wire_w_lg_w438w441w(0) OR wire_w_lg_sink6_valid443w(0);
+ wire_w_lg_w_lg_w462w465w468w(0) <= wire_w_lg_w462w465w(0) OR wire_w_lg_sink6_valid467w(0);
+ wire_w_lg_w_lg_w486w489w492w(0) <= wire_w_lg_w486w489w(0) OR wire_w_lg_sink6_valid491w(0);
+ wire_w_lg_w_lg_w54w57w60w(0) <= wire_w_lg_w54w57w(0) OR wire_w_lg_sink6_valid59w(0);
+ wire_w_lg_w_lg_w510w513w516w(0) <= wire_w_lg_w510w513w(0) OR wire_w_lg_sink6_valid515w(0);
+ wire_w_lg_w_lg_w534w537w540w(0) <= wire_w_lg_w534w537w(0) OR wire_w_lg_sink6_valid539w(0);
+ wire_w_lg_w_lg_w558w561w564w(0) <= wire_w_lg_w558w561w(0) OR wire_w_lg_sink6_valid563w(0);
+ wire_w_lg_w_lg_w582w585w588w(0) <= wire_w_lg_w582w585w(0) OR wire_w_lg_sink6_valid587w(0);
+ wire_w_lg_w_lg_w606w609w612w(0) <= wire_w_lg_w606w609w(0) OR wire_w_lg_sink6_valid611w(0);
+ wire_w_lg_w_lg_w630w633w636w(0) <= wire_w_lg_w630w633w(0) OR wire_w_lg_sink6_valid635w(0);
+ wire_w_lg_w_lg_w654w657w660w(0) <= wire_w_lg_w654w657w(0) OR wire_w_lg_sink6_valid659w(0);
+ wire_w_lg_w_lg_w678w681w684w(0) <= wire_w_lg_w678w681w(0) OR wire_w_lg_sink6_valid683w(0);
+ wire_w_lg_w_lg_w702w705w708w(0) <= wire_w_lg_w702w705w(0) OR wire_w_lg_sink6_valid707w(0);
+ wire_w_lg_w_lg_w726w729w732w(0) <= wire_w_lg_w726w729w(0) OR wire_w_lg_sink6_valid731w(0);
+ wire_w_lg_w_lg_w78w81w84w(0) <= wire_w_lg_w78w81w(0) OR wire_w_lg_sink6_valid83w(0);
+ wire_w_lg_w_lg_w750w753w756w(0) <= wire_w_lg_w750w753w(0) OR wire_w_lg_sink6_valid755w(0);
+ wire_w_lg_w_lg_w774w777w780w(0) <= wire_w_lg_w774w777w(0) OR wire_w_lg_sink6_valid779w(0);
+ wire_w_lg_w_lg_w798w801w804w(0) <= wire_w_lg_w798w801w(0) OR wire_w_lg_sink6_valid803w(0);
+ wire_w_lg_w_lg_w822w825w828w(0) <= wire_w_lg_w822w825w(0) OR wire_w_lg_sink6_valid827w(0);
+ wire_w_lg_w_lg_w846w849w852w(0) <= wire_w_lg_w846w849w(0) OR wire_w_lg_sink6_valid851w(0);
+ wire_w_lg_w_lg_w870w873w876w(0) <= wire_w_lg_w870w873w(0) OR wire_w_lg_sink6_valid875w(0);
+ wire_w_lg_w_lg_w894w897w900w(0) <= wire_w_lg_w894w897w(0) OR wire_w_lg_sink6_valid899w(0);
+ wire_w_lg_w_lg_w918w921w924w(0) <= wire_w_lg_w918w921w(0) OR wire_w_lg_sink6_valid923w(0);
+ wire_w_lg_w_lg_w942w945w948w(0) <= wire_w_lg_w942w945w(0) OR wire_w_lg_sink6_valid947w(0);
+ wire_w_lg_w_lg_w966w969w972w(0) <= wire_w_lg_w966w969w(0) OR wire_w_lg_sink6_valid971w(0);
+ wire_w_lg_w_lg_w102w105w108w(0) <= wire_w_lg_w102w105w(0) OR wire_w_lg_sink6_valid107w(0);
+ wire_w_lg_w_lg_w990w993w996w(0) <= wire_w_lg_w990w993w(0) OR wire_w_lg_sink6_valid995w(0);
+ wire_w_lg_w_lg_w_lg_w1011w1014w1017w1020w(0) <= wire_w_lg_w_lg_w1011w1014w1017w(0) OR wire_w_lg_sink6_valid1019w(0);
+ wire_w_lg_w_lg_w_lg_w1035w1038w1041w1044w(0) <= wire_w_lg_w_lg_w1035w1038w1041w(0) OR wire_w_lg_sink6_valid1043w(0);
+ wire_w_lg_w_lg_w_lg_w1059w1062w1065w1068w(0) <= wire_w_lg_w_lg_w1059w1062w1065w(0) OR wire_w_lg_sink6_valid1067w(0);
+ wire_w_lg_w_lg_w_lg_w1083w1086w1089w1092w(0) <= wire_w_lg_w_lg_w1083w1086w1089w(0) OR wire_w_lg_sink6_valid1091w(0);
+ wire_w_lg_w_lg_w_lg_w1107w1110w1113w1116w(0) <= wire_w_lg_w_lg_w1107w1110w1113w(0) OR wire_w_lg_sink6_valid1115w(0);
+ wire_w_lg_w_lg_w_lg_w1131w1134w1137w1140w(0) <= wire_w_lg_w_lg_w1131w1134w1137w(0) OR wire_w_lg_sink6_valid1139w(0);
+ wire_w_lg_w_lg_w_lg_w1155w1158w1161w1164w(0) <= wire_w_lg_w_lg_w1155w1158w1161w(0) OR wire_w_lg_sink6_valid1163w(0);
+ wire_w_lg_w_lg_w_lg_w1179w1182w1185w1188w(0) <= wire_w_lg_w_lg_w1179w1182w1185w(0) OR wire_w_lg_sink6_valid1187w(0);
+ wire_w_lg_w_lg_w_lg_w1203w1206w1209w1212w(0) <= wire_w_lg_w_lg_w1203w1206w1209w(0) OR wire_w_lg_sink6_valid1211w(0);
+ wire_w_lg_w_lg_w126w129w132w(0) <= wire_w_lg_w126w129w(0) OR wire_w_lg_sink6_valid131w(0);
+ wire_w_lg_w_lg_w_lg_w1227w1230w1233w1236w(0) <= wire_w_lg_w_lg_w1227w1230w1233w(0) OR wire_w_lg_sink6_valid1235w(0);
+ wire_w_lg_w_lg_w_lg_w1251w1254w1257w1260w(0) <= wire_w_lg_w_lg_w1251w1254w1257w(0) OR wire_w_lg_sink6_valid1259w(0);
+ wire_w_lg_w_lg_w_lg_w1275w1278w1281w1284w(0) <= wire_w_lg_w_lg_w1275w1278w1281w(0) OR wire_w_lg_sink6_valid1283w(0);
+ wire_w_lg_w_lg_w_lg_w1299w1302w1305w1308w(0) <= wire_w_lg_w_lg_w1299w1302w1305w(0) OR wire_w_lg_sink6_valid1307w(0);
+ wire_w_lg_w_lg_w_lg_w1323w1326w1329w1332w(0) <= wire_w_lg_w_lg_w1323w1326w1329w(0) OR wire_w_lg_sink6_valid1331w(0);
+ wire_w_lg_w_lg_w_lg_w1347w1350w1353w1356w(0) <= wire_w_lg_w_lg_w1347w1350w1353w(0) OR wire_w_lg_sink6_valid1355w(0);
+ wire_w_lg_w_lg_w_lg_w1371w1374w1377w1380w(0) <= wire_w_lg_w_lg_w1371w1374w1377w(0) OR wire_w_lg_sink6_valid1379w(0);
+ wire_w_lg_w_lg_w_lg_w1395w1398w1401w1404w(0) <= wire_w_lg_w_lg_w1395w1398w1401w(0) OR wire_w_lg_sink6_valid1403w(0);
+ wire_w_lg_w_lg_w_lg_w1419w1422w1425w1428w(0) <= wire_w_lg_w_lg_w1419w1422w1425w(0) OR wire_w_lg_sink6_valid1427w(0);
+ wire_w_lg_w_lg_w_lg_w1443w1446w1449w1452w(0) <= wire_w_lg_w_lg_w1443w1446w1449w(0) OR wire_w_lg_sink6_valid1451w(0);
+ wire_w_lg_w_lg_w150w153w156w(0) <= wire_w_lg_w150w153w(0) OR wire_w_lg_sink6_valid155w(0);
+ wire_w_lg_w_lg_w_lg_w1467w1470w1473w1476w(0) <= wire_w_lg_w_lg_w1467w1470w1473w(0) OR wire_w_lg_sink6_valid1475w(0);
+ wire_w_lg_w_lg_w_lg_w1491w1494w1497w1500w(0) <= wire_w_lg_w_lg_w1491w1494w1497w(0) OR wire_w_lg_sink6_valid1499w(0);
+ wire_w_lg_w_lg_w_lg_w1515w1518w1521w1524w(0) <= wire_w_lg_w_lg_w1515w1518w1521w(0) OR wire_w_lg_sink6_valid1523w(0);
+ wire_w_lg_w_lg_w_lg_w1539w1542w1545w1548w(0) <= wire_w_lg_w_lg_w1539w1542w1545w(0) OR wire_w_lg_sink6_valid1547w(0);
+ wire_w_lg_w_lg_w_lg_w1563w1566w1569w1572w(0) <= wire_w_lg_w_lg_w1563w1566w1569w(0) OR wire_w_lg_sink6_valid1571w(0);
+ wire_w_lg_w_lg_w_lg_w1587w1590w1593w1596w(0) <= wire_w_lg_w_lg_w1587w1590w1593w(0) OR wire_w_lg_sink6_valid1595w(0);
+ wire_w_lg_w_lg_w_lg_w1611w1614w1617w1620w(0) <= wire_w_lg_w_lg_w1611w1614w1617w(0) OR wire_w_lg_sink6_valid1619w(0);
+ wire_w_lg_w_lg_w_lg_w1635w1638w1641w1644w(0) <= wire_w_lg_w_lg_w1635w1638w1641w(0) OR wire_w_lg_sink6_valid1643w(0);
+ wire_w_lg_w_lg_w_lg_w1659w1662w1665w1668w(0) <= wire_w_lg_w_lg_w1659w1662w1665w(0) OR wire_w_lg_sink6_valid1667w(0);
+ wire_w_lg_w_lg_w174w177w180w(0) <= wire_w_lg_w174w177w(0) OR wire_w_lg_sink6_valid179w(0);
+ wire_w_lg_w_lg_w198w201w204w(0) <= wire_w_lg_w198w201w(0) OR wire_w_lg_sink6_valid203w(0);
+ wire_w_lg_w_lg_w222w225w228w(0) <= wire_w_lg_w222w225w(0) OR wire_w_lg_sink6_valid227w(0);
+ wire_w_lg_w_lg_w246w249w252w(0) <= wire_w_lg_w246w249w(0) OR wire_w_lg_sink6_valid251w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_w1683w1686w1689w1692w1695w(0) <= wire_w_lg_w_lg_w_lg_w1683w1686w1689w1692w(0) OR wire_w_lg_sink7_valid1694w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_w1708w1711w1714w1717w1720w(0) <= wire_w_lg_w_lg_w_lg_w1708w1711w1714w1717w(0) OR wire_w_lg_sink7_valid1719w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_w1732w1735w1738w1741w1744w(0) <= wire_w_lg_w_lg_w_lg_w1732w1735w1738w1741w(0) OR wire_w_lg_sink7_valid1743w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_w1756w1759w1762w1765w1768w(0) <= wire_w_lg_w_lg_w_lg_w1756w1759w1762w1765w(0) OR wire_w_lg_sink7_valid1767w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_w1780w1783w1786w1789w1792w(0) <= wire_w_lg_w_lg_w_lg_w1780w1783w1786w1789w(0) OR wire_w_lg_sink7_valid1791w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_w1804w1807w1810w1813w1816w(0) <= wire_w_lg_w_lg_w_lg_w1804w1807w1810w1813w(0) OR wire_w_lg_sink7_valid1815w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_w1828w1831w1834w1837w1840w(0) <= wire_w_lg_w_lg_w_lg_w1828w1831w1834w1837w(0) OR wire_w_lg_sink7_valid1839w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_w1852w1855w1858w1861w1864w(0) <= wire_w_lg_w_lg_w_lg_w1852w1855w1858w1861w(0) OR wire_w_lg_sink7_valid1863w(0);
+ wire_w_lg_w_lg_w_lg_w29w32w35w38w(0) <= wire_w_lg_w_lg_w29w32w35w(0) OR wire_w_lg_sink7_valid37w(0);
+ wire_w_lg_w_lg_w_lg_w270w273w276w279w(0) <= wire_w_lg_w_lg_w270w273w276w(0) OR wire_w_lg_sink7_valid278w(0);
+ wire_w_lg_w_lg_w_lg_w294w297w300w303w(0) <= wire_w_lg_w_lg_w294w297w300w(0) OR wire_w_lg_sink7_valid302w(0);
+ wire_w_lg_w_lg_w_lg_w318w321w324w327w(0) <= wire_w_lg_w_lg_w318w321w324w(0) OR wire_w_lg_sink7_valid326w(0);
+ wire_w_lg_w_lg_w_lg_w342w345w348w351w(0) <= wire_w_lg_w_lg_w342w345w348w(0) OR wire_w_lg_sink7_valid350w(0);
+ wire_w_lg_w_lg_w_lg_w366w369w372w375w(0) <= wire_w_lg_w_lg_w366w369w372w(0) OR wire_w_lg_sink7_valid374w(0);
+ wire_w_lg_w_lg_w_lg_w390w393w396w399w(0) <= wire_w_lg_w_lg_w390w393w396w(0) OR wire_w_lg_sink7_valid398w(0);
+ wire_w_lg_w_lg_w_lg_w414w417w420w423w(0) <= wire_w_lg_w_lg_w414w417w420w(0) OR wire_w_lg_sink7_valid422w(0);
+ wire_w_lg_w_lg_w_lg_w438w441w444w447w(0) <= wire_w_lg_w_lg_w438w441w444w(0) OR wire_w_lg_sink7_valid446w(0);
+ wire_w_lg_w_lg_w_lg_w462w465w468w471w(0) <= wire_w_lg_w_lg_w462w465w468w(0) OR wire_w_lg_sink7_valid470w(0);
+ wire_w_lg_w_lg_w_lg_w486w489w492w495w(0) <= wire_w_lg_w_lg_w486w489w492w(0) OR wire_w_lg_sink7_valid494w(0);
+ wire_w_lg_w_lg_w_lg_w54w57w60w63w(0) <= wire_w_lg_w_lg_w54w57w60w(0) OR wire_w_lg_sink7_valid62w(0);
+ wire_w_lg_w_lg_w_lg_w510w513w516w519w(0) <= wire_w_lg_w_lg_w510w513w516w(0) OR wire_w_lg_sink7_valid518w(0);
+ wire_w_lg_w_lg_w_lg_w534w537w540w543w(0) <= wire_w_lg_w_lg_w534w537w540w(0) OR wire_w_lg_sink7_valid542w(0);
+ wire_w_lg_w_lg_w_lg_w558w561w564w567w(0) <= wire_w_lg_w_lg_w558w561w564w(0) OR wire_w_lg_sink7_valid566w(0);
+ wire_w_lg_w_lg_w_lg_w582w585w588w591w(0) <= wire_w_lg_w_lg_w582w585w588w(0) OR wire_w_lg_sink7_valid590w(0);
+ wire_w_lg_w_lg_w_lg_w606w609w612w615w(0) <= wire_w_lg_w_lg_w606w609w612w(0) OR wire_w_lg_sink7_valid614w(0);
+ wire_w_lg_w_lg_w_lg_w630w633w636w639w(0) <= wire_w_lg_w_lg_w630w633w636w(0) OR wire_w_lg_sink7_valid638w(0);
+ wire_w_lg_w_lg_w_lg_w654w657w660w663w(0) <= wire_w_lg_w_lg_w654w657w660w(0) OR wire_w_lg_sink7_valid662w(0);
+ wire_w_lg_w_lg_w_lg_w678w681w684w687w(0) <= wire_w_lg_w_lg_w678w681w684w(0) OR wire_w_lg_sink7_valid686w(0);
+ wire_w_lg_w_lg_w_lg_w702w705w708w711w(0) <= wire_w_lg_w_lg_w702w705w708w(0) OR wire_w_lg_sink7_valid710w(0);
+ wire_w_lg_w_lg_w_lg_w726w729w732w735w(0) <= wire_w_lg_w_lg_w726w729w732w(0) OR wire_w_lg_sink7_valid734w(0);
+ wire_w_lg_w_lg_w_lg_w78w81w84w87w(0) <= wire_w_lg_w_lg_w78w81w84w(0) OR wire_w_lg_sink7_valid86w(0);
+ wire_w_lg_w_lg_w_lg_w750w753w756w759w(0) <= wire_w_lg_w_lg_w750w753w756w(0) OR wire_w_lg_sink7_valid758w(0);
+ wire_w_lg_w_lg_w_lg_w774w777w780w783w(0) <= wire_w_lg_w_lg_w774w777w780w(0) OR wire_w_lg_sink7_valid782w(0);
+ wire_w_lg_w_lg_w_lg_w798w801w804w807w(0) <= wire_w_lg_w_lg_w798w801w804w(0) OR wire_w_lg_sink7_valid806w(0);
+ wire_w_lg_w_lg_w_lg_w822w825w828w831w(0) <= wire_w_lg_w_lg_w822w825w828w(0) OR wire_w_lg_sink7_valid830w(0);
+ wire_w_lg_w_lg_w_lg_w846w849w852w855w(0) <= wire_w_lg_w_lg_w846w849w852w(0) OR wire_w_lg_sink7_valid854w(0);
+ wire_w_lg_w_lg_w_lg_w870w873w876w879w(0) <= wire_w_lg_w_lg_w870w873w876w(0) OR wire_w_lg_sink7_valid878w(0);
+ wire_w_lg_w_lg_w_lg_w894w897w900w903w(0) <= wire_w_lg_w_lg_w894w897w900w(0) OR wire_w_lg_sink7_valid902w(0);
+ wire_w_lg_w_lg_w_lg_w918w921w924w927w(0) <= wire_w_lg_w_lg_w918w921w924w(0) OR wire_w_lg_sink7_valid926w(0);
+ wire_w_lg_w_lg_w_lg_w942w945w948w951w(0) <= wire_w_lg_w_lg_w942w945w948w(0) OR wire_w_lg_sink7_valid950w(0);
+ wire_w_lg_w_lg_w_lg_w966w969w972w975w(0) <= wire_w_lg_w_lg_w966w969w972w(0) OR wire_w_lg_sink7_valid974w(0);
+ wire_w_lg_w_lg_w_lg_w102w105w108w111w(0) <= wire_w_lg_w_lg_w102w105w108w(0) OR wire_w_lg_sink7_valid110w(0);
+ wire_w_lg_w_lg_w_lg_w990w993w996w999w(0) <= wire_w_lg_w_lg_w990w993w996w(0) OR wire_w_lg_sink7_valid998w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_w1011w1014w1017w1020w1023w(0) <= wire_w_lg_w_lg_w_lg_w1011w1014w1017w1020w(0) OR wire_w_lg_sink7_valid1022w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_w1035w1038w1041w1044w1047w(0) <= wire_w_lg_w_lg_w_lg_w1035w1038w1041w1044w(0) OR wire_w_lg_sink7_valid1046w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_w1059w1062w1065w1068w1071w(0) <= wire_w_lg_w_lg_w_lg_w1059w1062w1065w1068w(0) OR wire_w_lg_sink7_valid1070w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_w1083w1086w1089w1092w1095w(0) <= wire_w_lg_w_lg_w_lg_w1083w1086w1089w1092w(0) OR wire_w_lg_sink7_valid1094w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_w1107w1110w1113w1116w1119w(0) <= wire_w_lg_w_lg_w_lg_w1107w1110w1113w1116w(0) OR wire_w_lg_sink7_valid1118w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_w1131w1134w1137w1140w1143w(0) <= wire_w_lg_w_lg_w_lg_w1131w1134w1137w1140w(0) OR wire_w_lg_sink7_valid1142w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_w1155w1158w1161w1164w1167w(0) <= wire_w_lg_w_lg_w_lg_w1155w1158w1161w1164w(0) OR wire_w_lg_sink7_valid1166w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_w1179w1182w1185w1188w1191w(0) <= wire_w_lg_w_lg_w_lg_w1179w1182w1185w1188w(0) OR wire_w_lg_sink7_valid1190w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_w1203w1206w1209w1212w1215w(0) <= wire_w_lg_w_lg_w_lg_w1203w1206w1209w1212w(0) OR wire_w_lg_sink7_valid1214w(0);
+ wire_w_lg_w_lg_w_lg_w126w129w132w135w(0) <= wire_w_lg_w_lg_w126w129w132w(0) OR wire_w_lg_sink7_valid134w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_w1227w1230w1233w1236w1239w(0) <= wire_w_lg_w_lg_w_lg_w1227w1230w1233w1236w(0) OR wire_w_lg_sink7_valid1238w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_w1251w1254w1257w1260w1263w(0) <= wire_w_lg_w_lg_w_lg_w1251w1254w1257w1260w(0) OR wire_w_lg_sink7_valid1262w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_w1275w1278w1281w1284w1287w(0) <= wire_w_lg_w_lg_w_lg_w1275w1278w1281w1284w(0) OR wire_w_lg_sink7_valid1286w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_w1299w1302w1305w1308w1311w(0) <= wire_w_lg_w_lg_w_lg_w1299w1302w1305w1308w(0) OR wire_w_lg_sink7_valid1310w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_w1323w1326w1329w1332w1335w(0) <= wire_w_lg_w_lg_w_lg_w1323w1326w1329w1332w(0) OR wire_w_lg_sink7_valid1334w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_w1347w1350w1353w1356w1359w(0) <= wire_w_lg_w_lg_w_lg_w1347w1350w1353w1356w(0) OR wire_w_lg_sink7_valid1358w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_w1371w1374w1377w1380w1383w(0) <= wire_w_lg_w_lg_w_lg_w1371w1374w1377w1380w(0) OR wire_w_lg_sink7_valid1382w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_w1395w1398w1401w1404w1407w(0) <= wire_w_lg_w_lg_w_lg_w1395w1398w1401w1404w(0) OR wire_w_lg_sink7_valid1406w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_w1419w1422w1425w1428w1431w(0) <= wire_w_lg_w_lg_w_lg_w1419w1422w1425w1428w(0) OR wire_w_lg_sink7_valid1430w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_w1443w1446w1449w1452w1455w(0) <= wire_w_lg_w_lg_w_lg_w1443w1446w1449w1452w(0) OR wire_w_lg_sink7_valid1454w(0);
+ wire_w_lg_w_lg_w_lg_w150w153w156w159w(0) <= wire_w_lg_w_lg_w150w153w156w(0) OR wire_w_lg_sink7_valid158w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_w1467w1470w1473w1476w1479w(0) <= wire_w_lg_w_lg_w_lg_w1467w1470w1473w1476w(0) OR wire_w_lg_sink7_valid1478w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_w1491w1494w1497w1500w1503w(0) <= wire_w_lg_w_lg_w_lg_w1491w1494w1497w1500w(0) OR wire_w_lg_sink7_valid1502w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_w1515w1518w1521w1524w1527w(0) <= wire_w_lg_w_lg_w_lg_w1515w1518w1521w1524w(0) OR wire_w_lg_sink7_valid1526w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_w1539w1542w1545w1548w1551w(0) <= wire_w_lg_w_lg_w_lg_w1539w1542w1545w1548w(0) OR wire_w_lg_sink7_valid1550w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_w1563w1566w1569w1572w1575w(0) <= wire_w_lg_w_lg_w_lg_w1563w1566w1569w1572w(0) OR wire_w_lg_sink7_valid1574w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_w1587w1590w1593w1596w1599w(0) <= wire_w_lg_w_lg_w_lg_w1587w1590w1593w1596w(0) OR wire_w_lg_sink7_valid1598w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_w1611w1614w1617w1620w1623w(0) <= wire_w_lg_w_lg_w_lg_w1611w1614w1617w1620w(0) OR wire_w_lg_sink7_valid1622w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_w1635w1638w1641w1644w1647w(0) <= wire_w_lg_w_lg_w_lg_w1635w1638w1641w1644w(0) OR wire_w_lg_sink7_valid1646w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_w1659w1662w1665w1668w1671w(0) <= wire_w_lg_w_lg_w_lg_w1659w1662w1665w1668w(0) OR wire_w_lg_sink7_valid1670w(0);
+ wire_w_lg_w_lg_w_lg_w174w177w180w183w(0) <= wire_w_lg_w_lg_w174w177w180w(0) OR wire_w_lg_sink7_valid182w(0);
+ wire_w_lg_w_lg_w_lg_w198w201w204w207w(0) <= wire_w_lg_w_lg_w198w201w204w(0) OR wire_w_lg_sink7_valid206w(0);
+ wire_w_lg_w_lg_w_lg_w222w225w228w231w(0) <= wire_w_lg_w_lg_w222w225w228w(0) OR wire_w_lg_sink7_valid230w(0);
+ wire_w_lg_w_lg_w_lg_w246w249w252w255w(0) <= wire_w_lg_w_lg_w246w249w252w(0) OR wire_w_lg_sink7_valid254w(0);
+ s_wire_altera_merlin_multiplexer_0002_wideor1_31_dataout <= (((((((sink0_valid OR sink1_valid) OR sink2_valid) OR sink3_valid) OR sink4_valid) OR sink5_valid) OR sink6_valid) OR sink7_valid);
+ sink0_ready <= (sink0_valid AND src_ready);
+ sink1_ready <= (sink1_valid AND src_ready);
+ sink2_ready <= (sink2_valid AND src_ready);
+ sink3_ready <= (sink3_valid AND src_ready);
+ sink4_ready <= (sink4_valid AND src_ready);
+ sink5_ready <= (sink5_valid AND src_ready);
+ sink6_ready <= (sink6_valid AND src_ready);
+ sink7_ready <= (sink7_valid AND src_ready);
+ src_channel <= ( wire_w_lg_w_lg_w_lg_w_lg_w1852w1855w1858w1861w1864w & wire_w_lg_w_lg_w_lg_w_lg_w1828w1831w1834w1837w1840w & wire_w_lg_w_lg_w_lg_w_lg_w1804w1807w1810w1813w1816w & wire_w_lg_w_lg_w_lg_w_lg_w1780w1783w1786w1789w1792w & wire_w_lg_w_lg_w_lg_w_lg_w1756w1759w1762w1765w1768w & wire_w_lg_w_lg_w_lg_w_lg_w1732w1735w1738w1741w1744w & wire_w_lg_w_lg_w_lg_w_lg_w1708w1711w1714w1717w1720w & wire_w_lg_w_lg_w_lg_w_lg_w1683w1686w1689w1692w1695w);
+ src_data <= ( wire_w_lg_w_lg_w_lg_w_lg_w1659w1662w1665w1668w1671w & wire_w_lg_w_lg_w_lg_w_lg_w1635w1638w1641w1644w1647w & wire_w_lg_w_lg_w_lg_w_lg_w1611w1614w1617w1620w1623w & wire_w_lg_w_lg_w_lg_w_lg_w1587w1590w1593w1596w1599w & wire_w_lg_w_lg_w_lg_w_lg_w1563w1566w1569w1572w1575w & wire_w_lg_w_lg_w_lg_w_lg_w1539w1542w1545w1548w1551w & wire_w_lg_w_lg_w_lg_w_lg_w1515w1518w1521w1524w1527w & wire_w_lg_w_lg_w_lg_w_lg_w1491w1494w1497w1500w1503w & wire_w_lg_w_lg_w_lg_w_lg_w1467w1470w1473w1476w1479w & wire_w_lg_w_lg_w_lg_w_lg_w1443w1446w1449w1452w1455w & wire_w_lg_w_lg_w_lg_w_lg_w1419w1422w1425w1428w1431w & wire_w_lg_w_lg_w_lg_w_lg_w1395w1398w1401w1404w1407w & wire_w_lg_w_lg_w_lg_w_lg_w1371w1374w1377w1380w1383w & wire_w_lg_w_lg_w_lg_w_lg_w1347w1350w1353w1356w1359w & wire_w_lg_w_lg_w_lg_w_lg_w1323w1326w1329w1332w1335w & wire_w_lg_w_lg_w_lg_w_lg_w1299w1302w1305w1308w1311w & wire_w_lg_w_lg_w_lg_w_lg_w1275w1278w1281w1284w1287w & wire_w_lg_w_lg_w_lg_w_lg_w1251w1254w1257w1260w1263w & wire_w_lg_w_lg_w_lg_w_lg_w1227w1230w1233w1236w1239w & wire_w_lg_w_lg_w_lg_w_lg_w1203w1206w1209w1212w1215w & wire_w_lg_w_lg_w_lg_w_lg_w1179w1182w1185w1188w1191w & wire_w_lg_w_lg_w_lg_w_lg_w1155w1158w1161w1164w1167w & wire_w_lg_w_lg_w_lg_w_lg_w1131w1134w1137w1140w1143w & wire_w_lg_w_lg_w_lg_w_lg_w1107w1110w1113w1116w1119w & wire_w_lg_w_lg_w_lg_w_lg_w1083w1086w1089w1092w1095w & wire_w_lg_w_lg_w_lg_w_lg_w1059w1062w1065w1068w1071w & wire_w_lg_w_lg_w_lg_w_lg_w1035w1038w1041w1044w1047w & wire_w_lg_w_lg_w_lg_w_lg_w1011w1014w1017w1020w1023w & wire_w_lg_w_lg_w_lg_w990w993w996w999w & wire_w_lg_w_lg_w_lg_w966w969w972w975w & wire_w_lg_w_lg_w_lg_w942w945w948w951w & wire_w_lg_w_lg_w_lg_w918w921w924w927w & wire_w_lg_w_lg_w_lg_w894w897w900w903w & wire_w_lg_w_lg_w_lg_w870w873w876w879w & wire_w_lg_w_lg_w_lg_w846w849w852w855w & wire_w_lg_w_lg_w_lg_w822w825w828w831w & wire_w_lg_w_lg_w_lg_w798w801w804w807w & wire_w_lg_w_lg_w_lg_w774w777w780w783w & wire_w_lg_w_lg_w_lg_w750w753w756w759w & wire_w_lg_w_lg_w_lg_w726w729w732w735w & wire_w_lg_w_lg_w_lg_w702w705w708w711w & wire_w_lg_w_lg_w_lg_w678w681w684w687w
+ & wire_w_lg_w_lg_w_lg_w654w657w660w663w & wire_w_lg_w_lg_w_lg_w630w633w636w639w & wire_w_lg_w_lg_w_lg_w606w609w612w615w & wire_w_lg_w_lg_w_lg_w582w585w588w591w & wire_w_lg_w_lg_w_lg_w558w561w564w567w & wire_w_lg_w_lg_w_lg_w534w537w540w543w & wire_w_lg_w_lg_w_lg_w510w513w516w519w & wire_w_lg_w_lg_w_lg_w486w489w492w495w & wire_w_lg_w_lg_w_lg_w462w465w468w471w & wire_w_lg_w_lg_w_lg_w438w441w444w447w & wire_w_lg_w_lg_w_lg_w414w417w420w423w & wire_w_lg_w_lg_w_lg_w390w393w396w399w & wire_w_lg_w_lg_w_lg_w366w369w372w375w & wire_w_lg_w_lg_w_lg_w342w345w348w351w & wire_w_lg_w_lg_w_lg_w318w321w324w327w & wire_w_lg_w_lg_w_lg_w294w297w300w303w & wire_w_lg_w_lg_w_lg_w270w273w276w279w & wire_w_lg_w_lg_w_lg_w246w249w252w255w & wire_w_lg_w_lg_w_lg_w222w225w228w231w & wire_w_lg_w_lg_w_lg_w198w201w204w207w & wire_w_lg_w_lg_w_lg_w174w177w180w183w & wire_w_lg_w_lg_w_lg_w150w153w156w159w & wire_w_lg_w_lg_w_lg_w126w129w132w135w & wire_w_lg_w_lg_w_lg_w102w105w108w111w & wire_w_lg_w_lg_w_lg_w78w81w84w87w & wire_w_lg_w_lg_w_lg_w54w57w60w63w & wire_w_lg_w_lg_w_lg_w29w32w35w38w);
+ src_endofpacket <= ((((((((sink0_valid AND sink0_endofpacket) OR (sink1_valid AND sink1_endofpacket)) OR (sink2_valid AND sink2_endofpacket)) OR (sink3_valid AND sink3_endofpacket)) OR (sink4_valid AND sink4_endofpacket)) OR (sink5_valid AND sink5_endofpacket)) OR (sink6_valid AND sink6_endofpacket)) OR (sink7_valid AND sink7_endofpacket));
+ src_startofpacket <= ((((((((sink0_valid AND sink0_startofpacket) OR (sink1_valid AND sink1_startofpacket)) OR (sink2_valid AND sink2_startofpacket)) OR (sink3_valid AND sink3_startofpacket)) OR (sink4_valid AND sink4_startofpacket)) OR (sink5_valid AND sink5_startofpacket)) OR (sink6_valid AND sink6_startofpacket)) OR (sink7_valid AND sink7_startofpacket));
+ src_valid <= s_wire_altera_merlin_multiplexer_0002_wideor1_31_dataout;
+ wire_w_sink0_channel_range1673w(0) <= sink0_channel(0);
+ wire_w_sink0_channel_range1698w(0) <= sink0_channel(1);
+ wire_w_sink0_channel_range1722w(0) <= sink0_channel(2);
+ wire_w_sink0_channel_range1746w(0) <= sink0_channel(3);
+ wire_w_sink0_channel_range1770w(0) <= sink0_channel(4);
+ wire_w_sink0_channel_range1794w(0) <= sink0_channel(5);
+ wire_w_sink0_channel_range1818w(0) <= sink0_channel(6);
+ wire_w_sink0_channel_range1842w(0) <= sink0_channel(7);
+ wire_w_sink0_data_range16w(0) <= sink0_data(0);
+ wire_w_sink0_data_range257w(0) <= sink0_data(10);
+ wire_w_sink0_data_range281w(0) <= sink0_data(11);
+ wire_w_sink0_data_range305w(0) <= sink0_data(12);
+ wire_w_sink0_data_range329w(0) <= sink0_data(13);
+ wire_w_sink0_data_range353w(0) <= sink0_data(14);
+ wire_w_sink0_data_range377w(0) <= sink0_data(15);
+ wire_w_sink0_data_range401w(0) <= sink0_data(16);
+ wire_w_sink0_data_range425w(0) <= sink0_data(17);
+ wire_w_sink0_data_range449w(0) <= sink0_data(18);
+ wire_w_sink0_data_range473w(0) <= sink0_data(19);
+ wire_w_sink0_data_range41w(0) <= sink0_data(1);
+ wire_w_sink0_data_range497w(0) <= sink0_data(20);
+ wire_w_sink0_data_range521w(0) <= sink0_data(21);
+ wire_w_sink0_data_range545w(0) <= sink0_data(22);
+ wire_w_sink0_data_range569w(0) <= sink0_data(23);
+ wire_w_sink0_data_range593w(0) <= sink0_data(24);
+ wire_w_sink0_data_range617w(0) <= sink0_data(25);
+ wire_w_sink0_data_range641w(0) <= sink0_data(26);
+ wire_w_sink0_data_range665w(0) <= sink0_data(27);
+ wire_w_sink0_data_range689w(0) <= sink0_data(28);
+ wire_w_sink0_data_range713w(0) <= sink0_data(29);
+ wire_w_sink0_data_range65w(0) <= sink0_data(2);
+ wire_w_sink0_data_range737w(0) <= sink0_data(30);
+ wire_w_sink0_data_range761w(0) <= sink0_data(31);
+ wire_w_sink0_data_range785w(0) <= sink0_data(32);
+ wire_w_sink0_data_range809w(0) <= sink0_data(33);
+ wire_w_sink0_data_range833w(0) <= sink0_data(34);
+ wire_w_sink0_data_range857w(0) <= sink0_data(35);
+ wire_w_sink0_data_range881w(0) <= sink0_data(36);
+ wire_w_sink0_data_range905w(0) <= sink0_data(37);
+ wire_w_sink0_data_range929w(0) <= sink0_data(38);
+ wire_w_sink0_data_range953w(0) <= sink0_data(39);
+ wire_w_sink0_data_range89w(0) <= sink0_data(3);
+ wire_w_sink0_data_range977w(0) <= sink0_data(40);
+ wire_w_sink0_data_range1001w(0) <= sink0_data(41);
+ wire_w_sink0_data_range1025w(0) <= sink0_data(42);
+ wire_w_sink0_data_range1049w(0) <= sink0_data(43);
+ wire_w_sink0_data_range1073w(0) <= sink0_data(44);
+ wire_w_sink0_data_range1097w(0) <= sink0_data(45);
+ wire_w_sink0_data_range1121w(0) <= sink0_data(46);
+ wire_w_sink0_data_range1145w(0) <= sink0_data(47);
+ wire_w_sink0_data_range1169w(0) <= sink0_data(48);
+ wire_w_sink0_data_range1193w(0) <= sink0_data(49);
+ wire_w_sink0_data_range113w(0) <= sink0_data(4);
+ wire_w_sink0_data_range1217w(0) <= sink0_data(50);
+ wire_w_sink0_data_range1241w(0) <= sink0_data(51);
+ wire_w_sink0_data_range1265w(0) <= sink0_data(52);
+ wire_w_sink0_data_range1289w(0) <= sink0_data(53);
+ wire_w_sink0_data_range1313w(0) <= sink0_data(54);
+ wire_w_sink0_data_range1337w(0) <= sink0_data(55);
+ wire_w_sink0_data_range1361w(0) <= sink0_data(56);
+ wire_w_sink0_data_range1385w(0) <= sink0_data(57);
+ wire_w_sink0_data_range1409w(0) <= sink0_data(58);
+ wire_w_sink0_data_range1433w(0) <= sink0_data(59);
+ wire_w_sink0_data_range137w(0) <= sink0_data(5);
+ wire_w_sink0_data_range1457w(0) <= sink0_data(60);
+ wire_w_sink0_data_range1481w(0) <= sink0_data(61);
+ wire_w_sink0_data_range1505w(0) <= sink0_data(62);
+ wire_w_sink0_data_range1529w(0) <= sink0_data(63);
+ wire_w_sink0_data_range1553w(0) <= sink0_data(64);
+ wire_w_sink0_data_range1577w(0) <= sink0_data(65);
+ wire_w_sink0_data_range1601w(0) <= sink0_data(66);
+ wire_w_sink0_data_range1625w(0) <= sink0_data(67);
+ wire_w_sink0_data_range1649w(0) <= sink0_data(68);
+ wire_w_sink0_data_range161w(0) <= sink0_data(6);
+ wire_w_sink0_data_range185w(0) <= sink0_data(7);
+ wire_w_sink0_data_range209w(0) <= sink0_data(8);
+ wire_w_sink0_data_range233w(0) <= sink0_data(9);
+ wire_w_sink1_channel_range1675w(0) <= sink1_channel(0);
+ wire_w_sink1_channel_range1700w(0) <= sink1_channel(1);
+ wire_w_sink1_channel_range1724w(0) <= sink1_channel(2);
+ wire_w_sink1_channel_range1748w(0) <= sink1_channel(3);
+ wire_w_sink1_channel_range1772w(0) <= sink1_channel(4);
+ wire_w_sink1_channel_range1796w(0) <= sink1_channel(5);
+ wire_w_sink1_channel_range1820w(0) <= sink1_channel(6);
+ wire_w_sink1_channel_range1844w(0) <= sink1_channel(7);
+ wire_w_sink1_data_range18w(0) <= sink1_data(0);
+ wire_w_sink1_data_range259w(0) <= sink1_data(10);
+ wire_w_sink1_data_range283w(0) <= sink1_data(11);
+ wire_w_sink1_data_range307w(0) <= sink1_data(12);
+ wire_w_sink1_data_range331w(0) <= sink1_data(13);
+ wire_w_sink1_data_range355w(0) <= sink1_data(14);
+ wire_w_sink1_data_range379w(0) <= sink1_data(15);
+ wire_w_sink1_data_range403w(0) <= sink1_data(16);
+ wire_w_sink1_data_range427w(0) <= sink1_data(17);
+ wire_w_sink1_data_range451w(0) <= sink1_data(18);
+ wire_w_sink1_data_range475w(0) <= sink1_data(19);
+ wire_w_sink1_data_range43w(0) <= sink1_data(1);
+ wire_w_sink1_data_range499w(0) <= sink1_data(20);
+ wire_w_sink1_data_range523w(0) <= sink1_data(21);
+ wire_w_sink1_data_range547w(0) <= sink1_data(22);
+ wire_w_sink1_data_range571w(0) <= sink1_data(23);
+ wire_w_sink1_data_range595w(0) <= sink1_data(24);
+ wire_w_sink1_data_range619w(0) <= sink1_data(25);
+ wire_w_sink1_data_range643w(0) <= sink1_data(26);
+ wire_w_sink1_data_range667w(0) <= sink1_data(27);
+ wire_w_sink1_data_range691w(0) <= sink1_data(28);
+ wire_w_sink1_data_range715w(0) <= sink1_data(29);
+ wire_w_sink1_data_range67w(0) <= sink1_data(2);
+ wire_w_sink1_data_range739w(0) <= sink1_data(30);
+ wire_w_sink1_data_range763w(0) <= sink1_data(31);
+ wire_w_sink1_data_range787w(0) <= sink1_data(32);
+ wire_w_sink1_data_range811w(0) <= sink1_data(33);
+ wire_w_sink1_data_range835w(0) <= sink1_data(34);
+ wire_w_sink1_data_range859w(0) <= sink1_data(35);
+ wire_w_sink1_data_range883w(0) <= sink1_data(36);
+ wire_w_sink1_data_range907w(0) <= sink1_data(37);
+ wire_w_sink1_data_range931w(0) <= sink1_data(38);
+ wire_w_sink1_data_range955w(0) <= sink1_data(39);
+ wire_w_sink1_data_range91w(0) <= sink1_data(3);
+ wire_w_sink1_data_range979w(0) <= sink1_data(40);
+ wire_w_sink1_data_range1003w(0) <= sink1_data(41);
+ wire_w_sink1_data_range1027w(0) <= sink1_data(42);
+ wire_w_sink1_data_range1051w(0) <= sink1_data(43);
+ wire_w_sink1_data_range1075w(0) <= sink1_data(44);
+ wire_w_sink1_data_range1099w(0) <= sink1_data(45);
+ wire_w_sink1_data_range1123w(0) <= sink1_data(46);
+ wire_w_sink1_data_range1147w(0) <= sink1_data(47);
+ wire_w_sink1_data_range1171w(0) <= sink1_data(48);
+ wire_w_sink1_data_range1195w(0) <= sink1_data(49);
+ wire_w_sink1_data_range115w(0) <= sink1_data(4);
+ wire_w_sink1_data_range1219w(0) <= sink1_data(50);
+ wire_w_sink1_data_range1243w(0) <= sink1_data(51);
+ wire_w_sink1_data_range1267w(0) <= sink1_data(52);
+ wire_w_sink1_data_range1291w(0) <= sink1_data(53);
+ wire_w_sink1_data_range1315w(0) <= sink1_data(54);
+ wire_w_sink1_data_range1339w(0) <= sink1_data(55);
+ wire_w_sink1_data_range1363w(0) <= sink1_data(56);
+ wire_w_sink1_data_range1387w(0) <= sink1_data(57);
+ wire_w_sink1_data_range1411w(0) <= sink1_data(58);
+ wire_w_sink1_data_range1435w(0) <= sink1_data(59);
+ wire_w_sink1_data_range139w(0) <= sink1_data(5);
+ wire_w_sink1_data_range1459w(0) <= sink1_data(60);
+ wire_w_sink1_data_range1483w(0) <= sink1_data(61);
+ wire_w_sink1_data_range1507w(0) <= sink1_data(62);
+ wire_w_sink1_data_range1531w(0) <= sink1_data(63);
+ wire_w_sink1_data_range1555w(0) <= sink1_data(64);
+ wire_w_sink1_data_range1579w(0) <= sink1_data(65);
+ wire_w_sink1_data_range1603w(0) <= sink1_data(66);
+ wire_w_sink1_data_range1627w(0) <= sink1_data(67);
+ wire_w_sink1_data_range1651w(0) <= sink1_data(68);
+ wire_w_sink1_data_range163w(0) <= sink1_data(6);
+ wire_w_sink1_data_range187w(0) <= sink1_data(7);
+ wire_w_sink1_data_range211w(0) <= sink1_data(8);
+ wire_w_sink1_data_range235w(0) <= sink1_data(9);
+ wire_w_sink2_channel_range1678w(0) <= sink2_channel(0);
+ wire_w_sink2_channel_range1703w(0) <= sink2_channel(1);
+ wire_w_sink2_channel_range1727w(0) <= sink2_channel(2);
+ wire_w_sink2_channel_range1751w(0) <= sink2_channel(3);
+ wire_w_sink2_channel_range1775w(0) <= sink2_channel(4);
+ wire_w_sink2_channel_range1799w(0) <= sink2_channel(5);
+ wire_w_sink2_channel_range1823w(0) <= sink2_channel(6);
+ wire_w_sink2_channel_range1847w(0) <= sink2_channel(7);
+ wire_w_sink2_data_range21w(0) <= sink2_data(0);
+ wire_w_sink2_data_range262w(0) <= sink2_data(10);
+ wire_w_sink2_data_range286w(0) <= sink2_data(11);
+ wire_w_sink2_data_range310w(0) <= sink2_data(12);
+ wire_w_sink2_data_range334w(0) <= sink2_data(13);
+ wire_w_sink2_data_range358w(0) <= sink2_data(14);
+ wire_w_sink2_data_range382w(0) <= sink2_data(15);
+ wire_w_sink2_data_range406w(0) <= sink2_data(16);
+ wire_w_sink2_data_range430w(0) <= sink2_data(17);
+ wire_w_sink2_data_range454w(0) <= sink2_data(18);
+ wire_w_sink2_data_range478w(0) <= sink2_data(19);
+ wire_w_sink2_data_range46w(0) <= sink2_data(1);
+ wire_w_sink2_data_range502w(0) <= sink2_data(20);
+ wire_w_sink2_data_range526w(0) <= sink2_data(21);
+ wire_w_sink2_data_range550w(0) <= sink2_data(22);
+ wire_w_sink2_data_range574w(0) <= sink2_data(23);
+ wire_w_sink2_data_range598w(0) <= sink2_data(24);
+ wire_w_sink2_data_range622w(0) <= sink2_data(25);
+ wire_w_sink2_data_range646w(0) <= sink2_data(26);
+ wire_w_sink2_data_range670w(0) <= sink2_data(27);
+ wire_w_sink2_data_range694w(0) <= sink2_data(28);
+ wire_w_sink2_data_range718w(0) <= sink2_data(29);
+ wire_w_sink2_data_range70w(0) <= sink2_data(2);
+ wire_w_sink2_data_range742w(0) <= sink2_data(30);
+ wire_w_sink2_data_range766w(0) <= sink2_data(31);
+ wire_w_sink2_data_range790w(0) <= sink2_data(32);
+ wire_w_sink2_data_range814w(0) <= sink2_data(33);
+ wire_w_sink2_data_range838w(0) <= sink2_data(34);
+ wire_w_sink2_data_range862w(0) <= sink2_data(35);
+ wire_w_sink2_data_range886w(0) <= sink2_data(36);
+ wire_w_sink2_data_range910w(0) <= sink2_data(37);
+ wire_w_sink2_data_range934w(0) <= sink2_data(38);
+ wire_w_sink2_data_range958w(0) <= sink2_data(39);
+ wire_w_sink2_data_range94w(0) <= sink2_data(3);
+ wire_w_sink2_data_range982w(0) <= sink2_data(40);
+ wire_w_sink2_data_range1006w(0) <= sink2_data(41);
+ wire_w_sink2_data_range1030w(0) <= sink2_data(42);
+ wire_w_sink2_data_range1054w(0) <= sink2_data(43);
+ wire_w_sink2_data_range1078w(0) <= sink2_data(44);
+ wire_w_sink2_data_range1102w(0) <= sink2_data(45);
+ wire_w_sink2_data_range1126w(0) <= sink2_data(46);
+ wire_w_sink2_data_range1150w(0) <= sink2_data(47);
+ wire_w_sink2_data_range1174w(0) <= sink2_data(48);
+ wire_w_sink2_data_range1198w(0) <= sink2_data(49);
+ wire_w_sink2_data_range118w(0) <= sink2_data(4);
+ wire_w_sink2_data_range1222w(0) <= sink2_data(50);
+ wire_w_sink2_data_range1246w(0) <= sink2_data(51);
+ wire_w_sink2_data_range1270w(0) <= sink2_data(52);
+ wire_w_sink2_data_range1294w(0) <= sink2_data(53);
+ wire_w_sink2_data_range1318w(0) <= sink2_data(54);
+ wire_w_sink2_data_range1342w(0) <= sink2_data(55);
+ wire_w_sink2_data_range1366w(0) <= sink2_data(56);
+ wire_w_sink2_data_range1390w(0) <= sink2_data(57);
+ wire_w_sink2_data_range1414w(0) <= sink2_data(58);
+ wire_w_sink2_data_range1438w(0) <= sink2_data(59);
+ wire_w_sink2_data_range142w(0) <= sink2_data(5);
+ wire_w_sink2_data_range1462w(0) <= sink2_data(60);
+ wire_w_sink2_data_range1486w(0) <= sink2_data(61);
+ wire_w_sink2_data_range1510w(0) <= sink2_data(62);
+ wire_w_sink2_data_range1534w(0) <= sink2_data(63);
+ wire_w_sink2_data_range1558w(0) <= sink2_data(64);
+ wire_w_sink2_data_range1582w(0) <= sink2_data(65);
+ wire_w_sink2_data_range1606w(0) <= sink2_data(66);
+ wire_w_sink2_data_range1630w(0) <= sink2_data(67);
+ wire_w_sink2_data_range1654w(0) <= sink2_data(68);
+ wire_w_sink2_data_range166w(0) <= sink2_data(6);
+ wire_w_sink2_data_range190w(0) <= sink2_data(7);
+ wire_w_sink2_data_range214w(0) <= sink2_data(8);
+ wire_w_sink2_data_range238w(0) <= sink2_data(9);
+ wire_w_sink3_channel_range1681w(0) <= sink3_channel(0);
+ wire_w_sink3_channel_range1706w(0) <= sink3_channel(1);
+ wire_w_sink3_channel_range1730w(0) <= sink3_channel(2);
+ wire_w_sink3_channel_range1754w(0) <= sink3_channel(3);
+ wire_w_sink3_channel_range1778w(0) <= sink3_channel(4);
+ wire_w_sink3_channel_range1802w(0) <= sink3_channel(5);
+ wire_w_sink3_channel_range1826w(0) <= sink3_channel(6);
+ wire_w_sink3_channel_range1850w(0) <= sink3_channel(7);
+ wire_w_sink3_data_range24w(0) <= sink3_data(0);
+ wire_w_sink3_data_range265w(0) <= sink3_data(10);
+ wire_w_sink3_data_range289w(0) <= sink3_data(11);
+ wire_w_sink3_data_range313w(0) <= sink3_data(12);
+ wire_w_sink3_data_range337w(0) <= sink3_data(13);
+ wire_w_sink3_data_range361w(0) <= sink3_data(14);
+ wire_w_sink3_data_range385w(0) <= sink3_data(15);
+ wire_w_sink3_data_range409w(0) <= sink3_data(16);
+ wire_w_sink3_data_range433w(0) <= sink3_data(17);
+ wire_w_sink3_data_range457w(0) <= sink3_data(18);
+ wire_w_sink3_data_range481w(0) <= sink3_data(19);
+ wire_w_sink3_data_range49w(0) <= sink3_data(1);
+ wire_w_sink3_data_range505w(0) <= sink3_data(20);
+ wire_w_sink3_data_range529w(0) <= sink3_data(21);
+ wire_w_sink3_data_range553w(0) <= sink3_data(22);
+ wire_w_sink3_data_range577w(0) <= sink3_data(23);
+ wire_w_sink3_data_range601w(0) <= sink3_data(24);
+ wire_w_sink3_data_range625w(0) <= sink3_data(25);
+ wire_w_sink3_data_range649w(0) <= sink3_data(26);
+ wire_w_sink3_data_range673w(0) <= sink3_data(27);
+ wire_w_sink3_data_range697w(0) <= sink3_data(28);
+ wire_w_sink3_data_range721w(0) <= sink3_data(29);
+ wire_w_sink3_data_range73w(0) <= sink3_data(2);
+ wire_w_sink3_data_range745w(0) <= sink3_data(30);
+ wire_w_sink3_data_range769w(0) <= sink3_data(31);
+ wire_w_sink3_data_range793w(0) <= sink3_data(32);
+ wire_w_sink3_data_range817w(0) <= sink3_data(33);
+ wire_w_sink3_data_range841w(0) <= sink3_data(34);
+ wire_w_sink3_data_range865w(0) <= sink3_data(35);
+ wire_w_sink3_data_range889w(0) <= sink3_data(36);
+ wire_w_sink3_data_range913w(0) <= sink3_data(37);
+ wire_w_sink3_data_range937w(0) <= sink3_data(38);
+ wire_w_sink3_data_range961w(0) <= sink3_data(39);
+ wire_w_sink3_data_range97w(0) <= sink3_data(3);
+ wire_w_sink3_data_range985w(0) <= sink3_data(40);
+ wire_w_sink3_data_range1009w(0) <= sink3_data(41);
+ wire_w_sink3_data_range1033w(0) <= sink3_data(42);
+ wire_w_sink3_data_range1057w(0) <= sink3_data(43);
+ wire_w_sink3_data_range1081w(0) <= sink3_data(44);
+ wire_w_sink3_data_range1105w(0) <= sink3_data(45);
+ wire_w_sink3_data_range1129w(0) <= sink3_data(46);
+ wire_w_sink3_data_range1153w(0) <= sink3_data(47);
+ wire_w_sink3_data_range1177w(0) <= sink3_data(48);
+ wire_w_sink3_data_range1201w(0) <= sink3_data(49);
+ wire_w_sink3_data_range121w(0) <= sink3_data(4);
+ wire_w_sink3_data_range1225w(0) <= sink3_data(50);
+ wire_w_sink3_data_range1249w(0) <= sink3_data(51);
+ wire_w_sink3_data_range1273w(0) <= sink3_data(52);
+ wire_w_sink3_data_range1297w(0) <= sink3_data(53);
+ wire_w_sink3_data_range1321w(0) <= sink3_data(54);
+ wire_w_sink3_data_range1345w(0) <= sink3_data(55);
+ wire_w_sink3_data_range1369w(0) <= sink3_data(56);
+ wire_w_sink3_data_range1393w(0) <= sink3_data(57);
+ wire_w_sink3_data_range1417w(0) <= sink3_data(58);
+ wire_w_sink3_data_range1441w(0) <= sink3_data(59);
+ wire_w_sink3_data_range145w(0) <= sink3_data(5);
+ wire_w_sink3_data_range1465w(0) <= sink3_data(60);
+ wire_w_sink3_data_range1489w(0) <= sink3_data(61);
+ wire_w_sink3_data_range1513w(0) <= sink3_data(62);
+ wire_w_sink3_data_range1537w(0) <= sink3_data(63);
+ wire_w_sink3_data_range1561w(0) <= sink3_data(64);
+ wire_w_sink3_data_range1585w(0) <= sink3_data(65);
+ wire_w_sink3_data_range1609w(0) <= sink3_data(66);
+ wire_w_sink3_data_range1633w(0) <= sink3_data(67);
+ wire_w_sink3_data_range1657w(0) <= sink3_data(68);
+ wire_w_sink3_data_range169w(0) <= sink3_data(6);
+ wire_w_sink3_data_range193w(0) <= sink3_data(7);
+ wire_w_sink3_data_range217w(0) <= sink3_data(8);
+ wire_w_sink3_data_range241w(0) <= sink3_data(9);
+ wire_w_sink4_channel_range1684w(0) <= sink4_channel(0);
+ wire_w_sink4_channel_range1709w(0) <= sink4_channel(1);
+ wire_w_sink4_channel_range1733w(0) <= sink4_channel(2);
+ wire_w_sink4_channel_range1757w(0) <= sink4_channel(3);
+ wire_w_sink4_channel_range1781w(0) <= sink4_channel(4);
+ wire_w_sink4_channel_range1805w(0) <= sink4_channel(5);
+ wire_w_sink4_channel_range1829w(0) <= sink4_channel(6);
+ wire_w_sink4_channel_range1853w(0) <= sink4_channel(7);
+ wire_w_sink4_data_range27w(0) <= sink4_data(0);
+ wire_w_sink4_data_range268w(0) <= sink4_data(10);
+ wire_w_sink4_data_range292w(0) <= sink4_data(11);
+ wire_w_sink4_data_range316w(0) <= sink4_data(12);
+ wire_w_sink4_data_range340w(0) <= sink4_data(13);
+ wire_w_sink4_data_range364w(0) <= sink4_data(14);
+ wire_w_sink4_data_range388w(0) <= sink4_data(15);
+ wire_w_sink4_data_range412w(0) <= sink4_data(16);
+ wire_w_sink4_data_range436w(0) <= sink4_data(17);
+ wire_w_sink4_data_range460w(0) <= sink4_data(18);
+ wire_w_sink4_data_range484w(0) <= sink4_data(19);
+ wire_w_sink4_data_range52w(0) <= sink4_data(1);
+ wire_w_sink4_data_range508w(0) <= sink4_data(20);
+ wire_w_sink4_data_range532w(0) <= sink4_data(21);
+ wire_w_sink4_data_range556w(0) <= sink4_data(22);
+ wire_w_sink4_data_range580w(0) <= sink4_data(23);
+ wire_w_sink4_data_range604w(0) <= sink4_data(24);
+ wire_w_sink4_data_range628w(0) <= sink4_data(25);
+ wire_w_sink4_data_range652w(0) <= sink4_data(26);
+ wire_w_sink4_data_range676w(0) <= sink4_data(27);
+ wire_w_sink4_data_range700w(0) <= sink4_data(28);
+ wire_w_sink4_data_range724w(0) <= sink4_data(29);
+ wire_w_sink4_data_range76w(0) <= sink4_data(2);
+ wire_w_sink4_data_range748w(0) <= sink4_data(30);
+ wire_w_sink4_data_range772w(0) <= sink4_data(31);
+ wire_w_sink4_data_range796w(0) <= sink4_data(32);
+ wire_w_sink4_data_range820w(0) <= sink4_data(33);
+ wire_w_sink4_data_range844w(0) <= sink4_data(34);
+ wire_w_sink4_data_range868w(0) <= sink4_data(35);
+ wire_w_sink4_data_range892w(0) <= sink4_data(36);
+ wire_w_sink4_data_range916w(0) <= sink4_data(37);
+ wire_w_sink4_data_range940w(0) <= sink4_data(38);
+ wire_w_sink4_data_range964w(0) <= sink4_data(39);
+ wire_w_sink4_data_range100w(0) <= sink4_data(3);
+ wire_w_sink4_data_range988w(0) <= sink4_data(40);
+ wire_w_sink4_data_range1012w(0) <= sink4_data(41);
+ wire_w_sink4_data_range1036w(0) <= sink4_data(42);
+ wire_w_sink4_data_range1060w(0) <= sink4_data(43);
+ wire_w_sink4_data_range1084w(0) <= sink4_data(44);
+ wire_w_sink4_data_range1108w(0) <= sink4_data(45);
+ wire_w_sink4_data_range1132w(0) <= sink4_data(46);
+ wire_w_sink4_data_range1156w(0) <= sink4_data(47);
+ wire_w_sink4_data_range1180w(0) <= sink4_data(48);
+ wire_w_sink4_data_range1204w(0) <= sink4_data(49);
+ wire_w_sink4_data_range124w(0) <= sink4_data(4);
+ wire_w_sink4_data_range1228w(0) <= sink4_data(50);
+ wire_w_sink4_data_range1252w(0) <= sink4_data(51);
+ wire_w_sink4_data_range1276w(0) <= sink4_data(52);
+ wire_w_sink4_data_range1300w(0) <= sink4_data(53);
+ wire_w_sink4_data_range1324w(0) <= sink4_data(54);
+ wire_w_sink4_data_range1348w(0) <= sink4_data(55);
+ wire_w_sink4_data_range1372w(0) <= sink4_data(56);
+ wire_w_sink4_data_range1396w(0) <= sink4_data(57);
+ wire_w_sink4_data_range1420w(0) <= sink4_data(58);
+ wire_w_sink4_data_range1444w(0) <= sink4_data(59);
+ wire_w_sink4_data_range148w(0) <= sink4_data(5);
+ wire_w_sink4_data_range1468w(0) <= sink4_data(60);
+ wire_w_sink4_data_range1492w(0) <= sink4_data(61);
+ wire_w_sink4_data_range1516w(0) <= sink4_data(62);
+ wire_w_sink4_data_range1540w(0) <= sink4_data(63);
+ wire_w_sink4_data_range1564w(0) <= sink4_data(64);
+ wire_w_sink4_data_range1588w(0) <= sink4_data(65);
+ wire_w_sink4_data_range1612w(0) <= sink4_data(66);
+ wire_w_sink4_data_range1636w(0) <= sink4_data(67);
+ wire_w_sink4_data_range1660w(0) <= sink4_data(68);
+ wire_w_sink4_data_range172w(0) <= sink4_data(6);
+ wire_w_sink4_data_range196w(0) <= sink4_data(7);
+ wire_w_sink4_data_range220w(0) <= sink4_data(8);
+ wire_w_sink4_data_range244w(0) <= sink4_data(9);
+ wire_w_sink5_channel_range1687w(0) <= sink5_channel(0);
+ wire_w_sink5_channel_range1712w(0) <= sink5_channel(1);
+ wire_w_sink5_channel_range1736w(0) <= sink5_channel(2);
+ wire_w_sink5_channel_range1760w(0) <= sink5_channel(3);
+ wire_w_sink5_channel_range1784w(0) <= sink5_channel(4);
+ wire_w_sink5_channel_range1808w(0) <= sink5_channel(5);
+ wire_w_sink5_channel_range1832w(0) <= sink5_channel(6);
+ wire_w_sink5_channel_range1856w(0) <= sink5_channel(7);
+ wire_w_sink5_data_range30w(0) <= sink5_data(0);
+ wire_w_sink5_data_range271w(0) <= sink5_data(10);
+ wire_w_sink5_data_range295w(0) <= sink5_data(11);
+ wire_w_sink5_data_range319w(0) <= sink5_data(12);
+ wire_w_sink5_data_range343w(0) <= sink5_data(13);
+ wire_w_sink5_data_range367w(0) <= sink5_data(14);
+ wire_w_sink5_data_range391w(0) <= sink5_data(15);
+ wire_w_sink5_data_range415w(0) <= sink5_data(16);
+ wire_w_sink5_data_range439w(0) <= sink5_data(17);
+ wire_w_sink5_data_range463w(0) <= sink5_data(18);
+ wire_w_sink5_data_range487w(0) <= sink5_data(19);
+ wire_w_sink5_data_range55w(0) <= sink5_data(1);
+ wire_w_sink5_data_range511w(0) <= sink5_data(20);
+ wire_w_sink5_data_range535w(0) <= sink5_data(21);
+ wire_w_sink5_data_range559w(0) <= sink5_data(22);
+ wire_w_sink5_data_range583w(0) <= sink5_data(23);
+ wire_w_sink5_data_range607w(0) <= sink5_data(24);
+ wire_w_sink5_data_range631w(0) <= sink5_data(25);
+ wire_w_sink5_data_range655w(0) <= sink5_data(26);
+ wire_w_sink5_data_range679w(0) <= sink5_data(27);
+ wire_w_sink5_data_range703w(0) <= sink5_data(28);
+ wire_w_sink5_data_range727w(0) <= sink5_data(29);
+ wire_w_sink5_data_range79w(0) <= sink5_data(2);
+ wire_w_sink5_data_range751w(0) <= sink5_data(30);
+ wire_w_sink5_data_range775w(0) <= sink5_data(31);
+ wire_w_sink5_data_range799w(0) <= sink5_data(32);
+ wire_w_sink5_data_range823w(0) <= sink5_data(33);
+ wire_w_sink5_data_range847w(0) <= sink5_data(34);
+ wire_w_sink5_data_range871w(0) <= sink5_data(35);
+ wire_w_sink5_data_range895w(0) <= sink5_data(36);
+ wire_w_sink5_data_range919w(0) <= sink5_data(37);
+ wire_w_sink5_data_range943w(0) <= sink5_data(38);
+ wire_w_sink5_data_range967w(0) <= sink5_data(39);
+ wire_w_sink5_data_range103w(0) <= sink5_data(3);
+ wire_w_sink5_data_range991w(0) <= sink5_data(40);
+ wire_w_sink5_data_range1015w(0) <= sink5_data(41);
+ wire_w_sink5_data_range1039w(0) <= sink5_data(42);
+ wire_w_sink5_data_range1063w(0) <= sink5_data(43);
+ wire_w_sink5_data_range1087w(0) <= sink5_data(44);
+ wire_w_sink5_data_range1111w(0) <= sink5_data(45);
+ wire_w_sink5_data_range1135w(0) <= sink5_data(46);
+ wire_w_sink5_data_range1159w(0) <= sink5_data(47);
+ wire_w_sink5_data_range1183w(0) <= sink5_data(48);
+ wire_w_sink5_data_range1207w(0) <= sink5_data(49);
+ wire_w_sink5_data_range127w(0) <= sink5_data(4);
+ wire_w_sink5_data_range1231w(0) <= sink5_data(50);
+ wire_w_sink5_data_range1255w(0) <= sink5_data(51);
+ wire_w_sink5_data_range1279w(0) <= sink5_data(52);
+ wire_w_sink5_data_range1303w(0) <= sink5_data(53);
+ wire_w_sink5_data_range1327w(0) <= sink5_data(54);
+ wire_w_sink5_data_range1351w(0) <= sink5_data(55);
+ wire_w_sink5_data_range1375w(0) <= sink5_data(56);
+ wire_w_sink5_data_range1399w(0) <= sink5_data(57);
+ wire_w_sink5_data_range1423w(0) <= sink5_data(58);
+ wire_w_sink5_data_range1447w(0) <= sink5_data(59);
+ wire_w_sink5_data_range151w(0) <= sink5_data(5);
+ wire_w_sink5_data_range1471w(0) <= sink5_data(60);
+ wire_w_sink5_data_range1495w(0) <= sink5_data(61);
+ wire_w_sink5_data_range1519w(0) <= sink5_data(62);
+ wire_w_sink5_data_range1543w(0) <= sink5_data(63);
+ wire_w_sink5_data_range1567w(0) <= sink5_data(64);
+ wire_w_sink5_data_range1591w(0) <= sink5_data(65);
+ wire_w_sink5_data_range1615w(0) <= sink5_data(66);
+ wire_w_sink5_data_range1639w(0) <= sink5_data(67);
+ wire_w_sink5_data_range1663w(0) <= sink5_data(68);
+ wire_w_sink5_data_range175w(0) <= sink5_data(6);
+ wire_w_sink5_data_range199w(0) <= sink5_data(7);
+ wire_w_sink5_data_range223w(0) <= sink5_data(8);
+ wire_w_sink5_data_range247w(0) <= sink5_data(9);
+ wire_w_sink6_channel_range1690w(0) <= sink6_channel(0);
+ wire_w_sink6_channel_range1715w(0) <= sink6_channel(1);
+ wire_w_sink6_channel_range1739w(0) <= sink6_channel(2);
+ wire_w_sink6_channel_range1763w(0) <= sink6_channel(3);
+ wire_w_sink6_channel_range1787w(0) <= sink6_channel(4);
+ wire_w_sink6_channel_range1811w(0) <= sink6_channel(5);
+ wire_w_sink6_channel_range1835w(0) <= sink6_channel(6);
+ wire_w_sink6_channel_range1859w(0) <= sink6_channel(7);
+ wire_w_sink6_data_range33w(0) <= sink6_data(0);
+ wire_w_sink6_data_range274w(0) <= sink6_data(10);
+ wire_w_sink6_data_range298w(0) <= sink6_data(11);
+ wire_w_sink6_data_range322w(0) <= sink6_data(12);
+ wire_w_sink6_data_range346w(0) <= sink6_data(13);
+ wire_w_sink6_data_range370w(0) <= sink6_data(14);
+ wire_w_sink6_data_range394w(0) <= sink6_data(15);
+ wire_w_sink6_data_range418w(0) <= sink6_data(16);
+ wire_w_sink6_data_range442w(0) <= sink6_data(17);
+ wire_w_sink6_data_range466w(0) <= sink6_data(18);
+ wire_w_sink6_data_range490w(0) <= sink6_data(19);
+ wire_w_sink6_data_range58w(0) <= sink6_data(1);
+ wire_w_sink6_data_range514w(0) <= sink6_data(20);
+ wire_w_sink6_data_range538w(0) <= sink6_data(21);
+ wire_w_sink6_data_range562w(0) <= sink6_data(22);
+ wire_w_sink6_data_range586w(0) <= sink6_data(23);
+ wire_w_sink6_data_range610w(0) <= sink6_data(24);
+ wire_w_sink6_data_range634w(0) <= sink6_data(25);
+ wire_w_sink6_data_range658w(0) <= sink6_data(26);
+ wire_w_sink6_data_range682w(0) <= sink6_data(27);
+ wire_w_sink6_data_range706w(0) <= sink6_data(28);
+ wire_w_sink6_data_range730w(0) <= sink6_data(29);
+ wire_w_sink6_data_range82w(0) <= sink6_data(2);
+ wire_w_sink6_data_range754w(0) <= sink6_data(30);
+ wire_w_sink6_data_range778w(0) <= sink6_data(31);
+ wire_w_sink6_data_range802w(0) <= sink6_data(32);
+ wire_w_sink6_data_range826w(0) <= sink6_data(33);
+ wire_w_sink6_data_range850w(0) <= sink6_data(34);
+ wire_w_sink6_data_range874w(0) <= sink6_data(35);
+ wire_w_sink6_data_range898w(0) <= sink6_data(36);
+ wire_w_sink6_data_range922w(0) <= sink6_data(37);
+ wire_w_sink6_data_range946w(0) <= sink6_data(38);
+ wire_w_sink6_data_range970w(0) <= sink6_data(39);
+ wire_w_sink6_data_range106w(0) <= sink6_data(3);
+ wire_w_sink6_data_range994w(0) <= sink6_data(40);
+ wire_w_sink6_data_range1018w(0) <= sink6_data(41);
+ wire_w_sink6_data_range1042w(0) <= sink6_data(42);
+ wire_w_sink6_data_range1066w(0) <= sink6_data(43);
+ wire_w_sink6_data_range1090w(0) <= sink6_data(44);
+ wire_w_sink6_data_range1114w(0) <= sink6_data(45);
+ wire_w_sink6_data_range1138w(0) <= sink6_data(46);
+ wire_w_sink6_data_range1162w(0) <= sink6_data(47);
+ wire_w_sink6_data_range1186w(0) <= sink6_data(48);
+ wire_w_sink6_data_range1210w(0) <= sink6_data(49);
+ wire_w_sink6_data_range130w(0) <= sink6_data(4);
+ wire_w_sink6_data_range1234w(0) <= sink6_data(50);
+ wire_w_sink6_data_range1258w(0) <= sink6_data(51);
+ wire_w_sink6_data_range1282w(0) <= sink6_data(52);
+ wire_w_sink6_data_range1306w(0) <= sink6_data(53);
+ wire_w_sink6_data_range1330w(0) <= sink6_data(54);
+ wire_w_sink6_data_range1354w(0) <= sink6_data(55);
+ wire_w_sink6_data_range1378w(0) <= sink6_data(56);
+ wire_w_sink6_data_range1402w(0) <= sink6_data(57);
+ wire_w_sink6_data_range1426w(0) <= sink6_data(58);
+ wire_w_sink6_data_range1450w(0) <= sink6_data(59);
+ wire_w_sink6_data_range154w(0) <= sink6_data(5);
+ wire_w_sink6_data_range1474w(0) <= sink6_data(60);
+ wire_w_sink6_data_range1498w(0) <= sink6_data(61);
+ wire_w_sink6_data_range1522w(0) <= sink6_data(62);
+ wire_w_sink6_data_range1546w(0) <= sink6_data(63);
+ wire_w_sink6_data_range1570w(0) <= sink6_data(64);
+ wire_w_sink6_data_range1594w(0) <= sink6_data(65);
+ wire_w_sink6_data_range1618w(0) <= sink6_data(66);
+ wire_w_sink6_data_range1642w(0) <= sink6_data(67);
+ wire_w_sink6_data_range1666w(0) <= sink6_data(68);
+ wire_w_sink6_data_range178w(0) <= sink6_data(6);
+ wire_w_sink6_data_range202w(0) <= sink6_data(7);
+ wire_w_sink6_data_range226w(0) <= sink6_data(8);
+ wire_w_sink6_data_range250w(0) <= sink6_data(9);
+ wire_w_sink7_channel_range1693w(0) <= sink7_channel(0);
+ wire_w_sink7_channel_range1718w(0) <= sink7_channel(1);
+ wire_w_sink7_channel_range1742w(0) <= sink7_channel(2);
+ wire_w_sink7_channel_range1766w(0) <= sink7_channel(3);
+ wire_w_sink7_channel_range1790w(0) <= sink7_channel(4);
+ wire_w_sink7_channel_range1814w(0) <= sink7_channel(5);
+ wire_w_sink7_channel_range1838w(0) <= sink7_channel(6);
+ wire_w_sink7_channel_range1862w(0) <= sink7_channel(7);
+ wire_w_sink7_data_range36w(0) <= sink7_data(0);
+ wire_w_sink7_data_range277w(0) <= sink7_data(10);
+ wire_w_sink7_data_range301w(0) <= sink7_data(11);
+ wire_w_sink7_data_range325w(0) <= sink7_data(12);
+ wire_w_sink7_data_range349w(0) <= sink7_data(13);
+ wire_w_sink7_data_range373w(0) <= sink7_data(14);
+ wire_w_sink7_data_range397w(0) <= sink7_data(15);
+ wire_w_sink7_data_range421w(0) <= sink7_data(16);
+ wire_w_sink7_data_range445w(0) <= sink7_data(17);
+ wire_w_sink7_data_range469w(0) <= sink7_data(18);
+ wire_w_sink7_data_range493w(0) <= sink7_data(19);
+ wire_w_sink7_data_range61w(0) <= sink7_data(1);
+ wire_w_sink7_data_range517w(0) <= sink7_data(20);
+ wire_w_sink7_data_range541w(0) <= sink7_data(21);
+ wire_w_sink7_data_range565w(0) <= sink7_data(22);
+ wire_w_sink7_data_range589w(0) <= sink7_data(23);
+ wire_w_sink7_data_range613w(0) <= sink7_data(24);
+ wire_w_sink7_data_range637w(0) <= sink7_data(25);
+ wire_w_sink7_data_range661w(0) <= sink7_data(26);
+ wire_w_sink7_data_range685w(0) <= sink7_data(27);
+ wire_w_sink7_data_range709w(0) <= sink7_data(28);
+ wire_w_sink7_data_range733w(0) <= sink7_data(29);
+ wire_w_sink7_data_range85w(0) <= sink7_data(2);
+ wire_w_sink7_data_range757w(0) <= sink7_data(30);
+ wire_w_sink7_data_range781w(0) <= sink7_data(31);
+ wire_w_sink7_data_range805w(0) <= sink7_data(32);
+ wire_w_sink7_data_range829w(0) <= sink7_data(33);
+ wire_w_sink7_data_range853w(0) <= sink7_data(34);
+ wire_w_sink7_data_range877w(0) <= sink7_data(35);
+ wire_w_sink7_data_range901w(0) <= sink7_data(36);
+ wire_w_sink7_data_range925w(0) <= sink7_data(37);
+ wire_w_sink7_data_range949w(0) <= sink7_data(38);
+ wire_w_sink7_data_range973w(0) <= sink7_data(39);
+ wire_w_sink7_data_range109w(0) <= sink7_data(3);
+ wire_w_sink7_data_range997w(0) <= sink7_data(40);
+ wire_w_sink7_data_range1021w(0) <= sink7_data(41);
+ wire_w_sink7_data_range1045w(0) <= sink7_data(42);
+ wire_w_sink7_data_range1069w(0) <= sink7_data(43);
+ wire_w_sink7_data_range1093w(0) <= sink7_data(44);
+ wire_w_sink7_data_range1117w(0) <= sink7_data(45);
+ wire_w_sink7_data_range1141w(0) <= sink7_data(46);
+ wire_w_sink7_data_range1165w(0) <= sink7_data(47);
+ wire_w_sink7_data_range1189w(0) <= sink7_data(48);
+ wire_w_sink7_data_range1213w(0) <= sink7_data(49);
+ wire_w_sink7_data_range133w(0) <= sink7_data(4);
+ wire_w_sink7_data_range1237w(0) <= sink7_data(50);
+ wire_w_sink7_data_range1261w(0) <= sink7_data(51);
+ wire_w_sink7_data_range1285w(0) <= sink7_data(52);
+ wire_w_sink7_data_range1309w(0) <= sink7_data(53);
+ wire_w_sink7_data_range1333w(0) <= sink7_data(54);
+ wire_w_sink7_data_range1357w(0) <= sink7_data(55);
+ wire_w_sink7_data_range1381w(0) <= sink7_data(56);
+ wire_w_sink7_data_range1405w(0) <= sink7_data(57);
+ wire_w_sink7_data_range1429w(0) <= sink7_data(58);
+ wire_w_sink7_data_range1453w(0) <= sink7_data(59);
+ wire_w_sink7_data_range157w(0) <= sink7_data(5);
+ wire_w_sink7_data_range1477w(0) <= sink7_data(60);
+ wire_w_sink7_data_range1501w(0) <= sink7_data(61);
+ wire_w_sink7_data_range1525w(0) <= sink7_data(62);
+ wire_w_sink7_data_range1549w(0) <= sink7_data(63);
+ wire_w_sink7_data_range1573w(0) <= sink7_data(64);
+ wire_w_sink7_data_range1597w(0) <= sink7_data(65);
+ wire_w_sink7_data_range1621w(0) <= sink7_data(66);
+ wire_w_sink7_data_range1645w(0) <= sink7_data(67);
+ wire_w_sink7_data_range1669w(0) <= sink7_data(68);
+ wire_w_sink7_data_range181w(0) <= sink7_data(6);
+ wire_w_sink7_data_range205w(0) <= sink7_data(7);
+ wire_w_sink7_data_range229w(0) <= sink7_data(8);
+ wire_w_sink7_data_range253w(0) <= sink7_data(9);
+
+ END RTL; --altera_merlin_multiplexer_0002
+--synopsys translate_on
+--VALID FILE
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_multiplexer/altera_merlin_multiplexer_0003.vho b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_multiplexer/altera_merlin_multiplexer_0003.vho
new file mode 100644
index 0000000000..0e0831ec37
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_multiplexer/altera_merlin_multiplexer_0003.vho
@@ -0,0 +1,3150 @@
+--IP Functional Simulation Model
+--VERSION_BEGIN 11.1SP2 cbx_mgl 2012:01:25:21:26:09:SJ cbx_simgen 2012:01:25:21:25:27:SJ VERSION_END
+
+
+-- Copyright (C) 1991-2011 Altera Corporation
+-- Your use of Altera Corporation's design tools, logic functions
+-- and other software and tools, and its AMPP partner logic
+-- functions, and any output files from any of the foregoing
+-- (including device programming or simulation files), and any
+-- associated documentation or information are expressly subject
+-- to the terms and conditions of the Altera Program License
+-- Subscription Agreement, Altera MegaCore Function License
+-- Agreement, or other applicable license agreement, including,
+-- without limitation, that your use is for the sole purpose of
+-- programming logic devices manufactured by Altera and sold by
+-- Altera or its authorized distributors. Please refer to the
+-- applicable agreement for further details.
+
+-- You may only use these simulation model output files for simulation
+-- purposes and expressly not for synthesis or any other purposes (in which
+-- event Altera disclaims all warranties of any kind).
+
+
+--synopsys translate_off
+
+--synthesis_resources =
+ LIBRARY ieee;
+ USE ieee.std_logic_1164.all;
+
+ ENTITY altera_merlin_multiplexer_0003 IS
+ PORT
+ (
+ clk : IN STD_LOGIC;
+ reset : IN STD_LOGIC;
+ sink0_channel : IN STD_LOGIC_VECTOR (6 DOWNTO 0);
+ sink0_data : IN STD_LOGIC_VECTOR (68 DOWNTO 0);
+ sink0_endofpacket : IN STD_LOGIC;
+ sink0_ready : OUT STD_LOGIC;
+ sink0_startofpacket : IN STD_LOGIC;
+ sink0_valid : IN STD_LOGIC;
+ sink1_channel : IN STD_LOGIC_VECTOR (6 DOWNTO 0);
+ sink1_data : IN STD_LOGIC_VECTOR (68 DOWNTO 0);
+ sink1_endofpacket : IN STD_LOGIC;
+ sink1_ready : OUT STD_LOGIC;
+ sink1_startofpacket : IN STD_LOGIC;
+ sink1_valid : IN STD_LOGIC;
+ sink2_channel : IN STD_LOGIC_VECTOR (6 DOWNTO 0);
+ sink2_data : IN STD_LOGIC_VECTOR (68 DOWNTO 0);
+ sink2_endofpacket : IN STD_LOGIC;
+ sink2_ready : OUT STD_LOGIC;
+ sink2_startofpacket : IN STD_LOGIC;
+ sink2_valid : IN STD_LOGIC;
+ sink3_channel : IN STD_LOGIC_VECTOR (6 DOWNTO 0);
+ sink3_data : IN STD_LOGIC_VECTOR (68 DOWNTO 0);
+ sink3_endofpacket : IN STD_LOGIC;
+ sink3_ready : OUT STD_LOGIC;
+ sink3_startofpacket : IN STD_LOGIC;
+ sink3_valid : IN STD_LOGIC;
+ sink4_channel : IN STD_LOGIC_VECTOR (6 DOWNTO 0);
+ sink4_data : IN STD_LOGIC_VECTOR (68 DOWNTO 0);
+ sink4_endofpacket : IN STD_LOGIC;
+ sink4_ready : OUT STD_LOGIC;
+ sink4_startofpacket : IN STD_LOGIC;
+ sink4_valid : IN STD_LOGIC;
+ sink5_channel : IN STD_LOGIC_VECTOR (6 DOWNTO 0);
+ sink5_data : IN STD_LOGIC_VECTOR (68 DOWNTO 0);
+ sink5_endofpacket : IN STD_LOGIC;
+ sink5_ready : OUT STD_LOGIC;
+ sink5_startofpacket : IN STD_LOGIC;
+ sink5_valid : IN STD_LOGIC;
+ sink6_channel : IN STD_LOGIC_VECTOR (6 DOWNTO 0);
+ sink6_data : IN STD_LOGIC_VECTOR (68 DOWNTO 0);
+ sink6_endofpacket : IN STD_LOGIC;
+ sink6_ready : OUT STD_LOGIC;
+ sink6_startofpacket : IN STD_LOGIC;
+ sink6_valid : IN STD_LOGIC;
+ src_channel : OUT STD_LOGIC_VECTOR (6 DOWNTO 0);
+ src_data : OUT STD_LOGIC_VECTOR (68 DOWNTO 0);
+ src_endofpacket : OUT STD_LOGIC;
+ src_ready : IN STD_LOGIC;
+ src_startofpacket : OUT STD_LOGIC;
+ src_valid : OUT STD_LOGIC
+ );
+ END altera_merlin_multiplexer_0003;
+
+ ARCHITECTURE RTL OF altera_merlin_multiplexer_0003 IS
+
+ ATTRIBUTE synthesis_clearbox : natural;
+ ATTRIBUTE synthesis_clearbox OF RTL : ARCHITECTURE IS 1;
+ SIGNAL wire_w_lg_sink0_valid1465w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid1487w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid1508w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid1529w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid1550w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid1571w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid1592w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid15w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid226w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid247w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid268w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid289w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid310w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid331w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid352w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid373w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid394w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid415w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid37w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid436w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid457w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid478w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid499w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid520w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid541w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid562w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid583w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid604w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid625w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid58w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid646w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid667w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid688w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid709w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid730w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid751w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid772w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid793w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid814w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid835w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid79w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid856w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid877w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid898w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid919w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid940w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid961w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid982w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid1003w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid1024w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid1045w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid100w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid1066w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid1087w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid1108w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid1129w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid1150w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid1171w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid1192w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid1213w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid1234w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid1255w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid121w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid1276w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid1297w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid1318w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid1339w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid1360w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid1381w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid1402w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid1423w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid1444w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid142w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid163w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid184w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink0_valid205w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid1467w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid1489w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid1510w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid1531w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid1552w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid1573w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid1594w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid17w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid228w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid249w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid270w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid291w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid312w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid333w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid354w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid375w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid396w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid417w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid39w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid438w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid459w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid480w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid501w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid522w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid543w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid564w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid585w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid606w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid627w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid60w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid648w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid669w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid690w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid711w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid732w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid753w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid774w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid795w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid816w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid837w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid81w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid858w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid879w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid900w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid921w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid942w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid963w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid984w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid1005w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid1026w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid1047w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid102w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid1068w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid1089w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid1110w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid1131w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid1152w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid1173w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid1194w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid1215w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid1236w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid1257w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid123w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid1278w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid1299w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid1320w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid1341w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid1362w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid1383w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid1404w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid1425w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid1446w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid144w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid165w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid186w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink1_valid207w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid1470w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid1492w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid1513w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid1534w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid1555w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid1576w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid1597w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid20w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid231w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid252w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid273w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid294w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid315w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid336w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid357w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid378w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid399w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid420w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid42w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid441w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid462w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid483w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid504w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid525w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid546w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid567w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid588w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid609w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid630w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid63w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid651w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid672w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid693w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid714w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid735w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid756w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid777w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid798w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid819w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid840w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid84w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid861w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid882w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid903w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid924w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid945w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid966w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid987w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid1008w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid1029w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid1050w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid105w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid1071w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid1092w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid1113w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid1134w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid1155w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid1176w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid1197w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid1218w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid1239w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid1260w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid126w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid1281w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid1302w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid1323w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid1344w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid1365w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid1386w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid1407w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid1428w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid1449w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid147w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid168w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid189w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink2_valid210w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid1473w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid1495w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid1516w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid1537w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid1558w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid1579w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid1600w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid23w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid234w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid255w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid276w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid297w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid318w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid339w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid360w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid381w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid402w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid423w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid45w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid444w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid465w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid486w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid507w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid528w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid549w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid570w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid591w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid612w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid633w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid66w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid654w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid675w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid696w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid717w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid738w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid759w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid780w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid801w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid822w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid843w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid87w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid864w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid885w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid906w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid927w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid948w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid969w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid990w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid1011w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid1032w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid1053w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid108w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid1074w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid1095w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid1116w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid1137w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid1158w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid1179w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid1200w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid1221w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid1242w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid1263w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid129w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid1284w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid1305w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid1326w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid1347w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid1368w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid1389w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid1410w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid1431w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid1452w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid150w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid171w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid192w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink3_valid213w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid1476w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid1498w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid1519w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid1540w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid1561w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid1582w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid1603w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid26w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid237w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid258w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid279w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid300w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid321w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid342w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid363w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid384w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid405w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid426w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid48w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid447w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid468w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid489w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid510w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid531w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid552w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid573w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid594w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid615w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid636w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid69w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid657w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid678w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid699w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid720w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid741w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid762w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid783w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid804w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid825w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid846w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid90w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid867w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid888w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid909w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid930w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid951w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid972w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid993w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid1014w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid1035w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid1056w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid111w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid1077w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid1098w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid1119w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid1140w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid1161w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid1182w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid1203w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid1224w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid1245w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid1266w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid132w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid1287w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid1308w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid1329w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid1350w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid1371w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid1392w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid1413w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid1434w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid1455w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid153w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid174w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid195w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink4_valid216w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid1479w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid1501w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid1522w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid1543w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid1564w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid1585w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid1606w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid29w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid240w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid261w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid282w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid303w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid324w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid345w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid366w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid387w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid408w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid429w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid51w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid450w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid471w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid492w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid513w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid534w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid555w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid576w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid597w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid618w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid639w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid72w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid660w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid681w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid702w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid723w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid744w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid765w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid786w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid807w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid828w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid849w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid93w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid870w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid891w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid912w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid933w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid954w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid975w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid996w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid1017w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid1038w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid1059w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid114w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid1080w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid1101w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid1122w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid1143w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid1164w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid1185w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid1206w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid1227w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid1248w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid1269w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid135w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid1290w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid1311w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid1332w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid1353w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid1374w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid1395w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid1416w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid1437w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid1458w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid156w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid177w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid198w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink5_valid219w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid1482w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid1504w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid1525w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid1546w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid1567w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid1588w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid1609w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid32w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid243w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid264w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid285w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid306w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid327w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid348w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid369w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid390w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid411w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid432w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid54w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid453w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid474w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid495w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid516w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid537w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid558w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid579w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid600w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid621w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid642w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid75w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid663w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid684w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid705w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid726w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid747w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid768w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid789w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid810w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid831w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid852w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid96w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid873w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid894w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid915w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid936w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid957w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid978w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid999w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid1020w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid1041w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid1062w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid117w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid1083w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid1104w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid1125w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid1146w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid1167w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid1188w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid1209w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid1230w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid1251w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid1272w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid138w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid1293w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid1314w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid1335w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid1356w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid1377w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid1398w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid1419w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid1440w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid1461w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid159w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid180w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid201w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_sink6_valid222w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid1465w1468w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid1487w1490w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid1508w1511w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid1529w1532w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid1550w1553w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid1571w1574w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid1592w1595w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid15w18w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid226w229w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid247w250w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid268w271w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid289w292w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid310w313w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid331w334w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid352w355w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid373w376w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid394w397w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid415w418w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid37w40w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid436w439w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid457w460w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid478w481w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid499w502w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid520w523w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid541w544w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid562w565w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid583w586w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid604w607w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid625w628w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid58w61w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid646w649w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid667w670w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid688w691w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid709w712w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid730w733w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid751w754w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid772w775w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid793w796w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid814w817w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid835w838w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid79w82w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid856w859w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid877w880w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid898w901w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid919w922w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid940w943w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid961w964w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid982w985w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid1003w1006w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid1024w1027w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid1045w1048w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid100w103w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid1066w1069w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid1087w1090w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid1108w1111w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid1129w1132w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid1150w1153w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid1171w1174w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid1192w1195w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid1213w1216w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid1234w1237w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid1255w1258w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid121w124w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid1276w1279w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid1297w1300w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid1318w1321w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid1339w1342w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid1360w1363w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid1381w1384w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid1402w1405w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid1423w1426w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid1444w1447w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid142w145w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid163w166w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid184w187w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_sink0_valid205w208w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid1465w1468w1471w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid1487w1490w1493w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid1508w1511w1514w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid1529w1532w1535w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid1550w1553w1556w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid1571w1574w1577w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid1592w1595w1598w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid15w18w21w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid226w229w232w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid247w250w253w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid268w271w274w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid289w292w295w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid310w313w316w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid331w334w337w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid352w355w358w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid373w376w379w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid394w397w400w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid415w418w421w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid37w40w43w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid436w439w442w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid457w460w463w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid478w481w484w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid499w502w505w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid520w523w526w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid541w544w547w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid562w565w568w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid583w586w589w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid604w607w610w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid625w628w631w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid58w61w64w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid646w649w652w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid667w670w673w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid688w691w694w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid709w712w715w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid730w733w736w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid751w754w757w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid772w775w778w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid793w796w799w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid814w817w820w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid835w838w841w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid79w82w85w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid856w859w862w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid877w880w883w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid898w901w904w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid919w922w925w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid940w943w946w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid961w964w967w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid982w985w988w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid1003w1006w1009w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid1024w1027w1030w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid1045w1048w1051w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid100w103w106w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid1066w1069w1072w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid1087w1090w1093w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid1108w1111w1114w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid1129w1132w1135w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid1150w1153w1156w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid1171w1174w1177w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid1192w1195w1198w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid1213w1216w1219w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid1234w1237w1240w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid1255w1258w1261w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid121w124w127w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid1276w1279w1282w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid1297w1300w1303w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid1318w1321w1324w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid1339w1342w1345w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid1360w1363w1366w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid1381w1384w1387w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid1402w1405w1408w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid1423w1426w1429w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid1444w1447w1450w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid142w145w148w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid163w166w169w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid184w187w190w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_sink0_valid205w208w211w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w1474w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w1496w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w1517w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w1538w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w1559w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w1580w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w1601w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_sink0_valid15w18w21w24w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_sink0_valid226w229w232w235w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_sink0_valid247w250w253w256w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_sink0_valid268w271w274w277w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_sink0_valid289w292w295w298w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_sink0_valid310w313w316w319w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_sink0_valid331w334w337w340w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_sink0_valid352w355w358w361w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_sink0_valid373w376w379w382w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_sink0_valid394w397w400w403w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_sink0_valid415w418w421w424w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_sink0_valid37w40w43w46w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_sink0_valid436w439w442w445w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_sink0_valid457w460w463w466w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_sink0_valid478w481w484w487w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_sink0_valid499w502w505w508w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_sink0_valid520w523w526w529w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_sink0_valid541w544w547w550w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_sink0_valid562w565w568w571w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_sink0_valid583w586w589w592w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_sink0_valid604w607w610w613w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_sink0_valid625w628w631w634w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_sink0_valid58w61w64w67w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_sink0_valid646w649w652w655w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_sink0_valid667w670w673w676w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_sink0_valid688w691w694w697w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_sink0_valid709w712w715w718w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_sink0_valid730w733w736w739w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_sink0_valid751w754w757w760w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_sink0_valid772w775w778w781w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_sink0_valid793w796w799w802w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_sink0_valid814w817w820w823w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_sink0_valid835w838w841w844w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_sink0_valid79w82w85w88w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_sink0_valid856w859w862w865w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_sink0_valid877w880w883w886w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_sink0_valid898w901w904w907w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_sink0_valid919w922w925w928w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_sink0_valid940w943w946w949w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_sink0_valid961w964w967w970w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_sink0_valid982w985w988w991w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w1012w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w1033w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w1054w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_sink0_valid100w103w106w109w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w1075w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w1096w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w1117w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w1138w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w1159w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w1180w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w1201w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w1222w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w1243w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w1264w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_sink0_valid121w124w127w130w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w1285w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w1306w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w1327w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w1348w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w1369w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w1390w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w1411w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w1432w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w1453w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_sink0_valid142w145w148w151w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_sink0_valid163w166w169w172w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_sink0_valid184w187w190w193w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w_lg_sink0_valid205w208w211w214w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w1474w1477w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w1496w1499w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w1517w1520w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w1538w1541w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w1559w1562w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w1580w1583w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w1601w1604w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w27w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w238w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w259w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w280w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w301w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w322w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w343w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w364w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w385w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w406w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w427w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w49w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w448w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w469w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w490w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w511w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w532w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w553w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w574w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w595w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w616w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w637w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w70w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w658w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w679w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w700w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w721w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w742w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w763w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w784w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w805w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w826w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w847w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w91w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w868w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w889w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w910w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w931w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w952w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w973w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w994w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w1012w1015w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w1033w1036w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w1054w1057w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w112w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w1075w1078w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w1096w1099w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w1117w1120w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w1138w1141w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w1159w1162w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w1180w1183w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w1201w1204w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w1222w1225w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w1243w1246w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w1264w1267w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w133w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w1285w1288w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w1306w1309w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w1327w1330w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w1348w1351w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w1369w1372w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w1390w1393w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w1411w1414w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w1432w1435w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w1453w1456w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w154w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w175w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w196w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w217w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w1474w1477w1480w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w1496w1499w1502w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w1517w1520w1523w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w1538w1541w1544w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w1559w1562w1565w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w1580w1583w1586w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w1601w1604w1607w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w27w30w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w238w241w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w259w262w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w280w283w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w301w304w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w322w325w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w343w346w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w364w367w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w385w388w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w406w409w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w427w430w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w49w52w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w448w451w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w469w472w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w490w493w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w511w514w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w532w535w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w553w556w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w574w577w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w595w598w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w616w619w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w637w640w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w70w73w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w658w661w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w679w682w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w700w703w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w721w724w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w742w745w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w763w766w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w784w787w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w805w808w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w826w829w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w847w850w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w91w94w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w868w871w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w889w892w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w910w913w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w931w934w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w952w955w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w973w976w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w994w997w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w1012w1015w1018w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w1033w1036w1039w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w1054w1057w1060w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w112w115w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w1075w1078w1081w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w1096w1099w1102w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w1117w1120w1123w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w1138w1141w1144w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w1159w1162w1165w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w1180w1183w1186w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w1201w1204w1207w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w1222w1225w1228w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w1243w1246w1249w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w1264w1267w1270w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w133w136w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w1285w1288w1291w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w1306w1309w1312w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w1327w1330w1333w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w1348w1351w1354w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w1369w1372w1375w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w1390w1393w1396w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w1411w1414w1417w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w1432w1435w1438w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w1453w1456w1459w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w154w157w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w175w178w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w196w199w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w217w220w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w1474w1477w1480w1483w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w1496w1499w1502w1505w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w1517w1520w1523w1526w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w1538w1541w1544w1547w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w1559w1562w1565w1568w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w1580w1583w1586w1589w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w1601w1604w1607w1610w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w27w30w33w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w238w241w244w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w259w262w265w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w280w283w286w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w301w304w307w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w322w325w328w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w343w346w349w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w364w367w370w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w385w388w391w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w406w409w412w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w427w430w433w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w49w52w55w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w448w451w454w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w469w472w475w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w490w493w496w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w511w514w517w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w532w535w538w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w553w556w559w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w574w577w580w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w595w598w601w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w616w619w622w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w637w640w643w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w70w73w76w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w658w661w664w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w679w682w685w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w700w703w706w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w721w724w727w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w742w745w748w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w763w766w769w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w784w787w790w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w805w808w811w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w826w829w832w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w847w850w853w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w91w94w97w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w868w871w874w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w889w892w895w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w910w913w916w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w931w934w937w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w952w955w958w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w973w976w979w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w994w997w1000w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w1012w1015w1018w1021w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w1033w1036w1039w1042w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w1054w1057w1060w1063w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w112w115w118w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w1075w1078w1081w1084w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w1096w1099w1102w1105w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w1117w1120w1123w1126w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w1138w1141w1144w1147w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w1159w1162w1165w1168w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w1180w1183w1186w1189w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w1201w1204w1207w1210w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w1222w1225w1228w1231w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w1243w1246w1249w1252w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w1264w1267w1270w1273w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w133w136w139w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w1285w1288w1291w1294w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w1306w1309w1312w1315w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w1327w1330w1333w1336w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w1348w1351w1354w1357w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w1369w1372w1375w1378w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w1390w1393w1396w1399w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w1411w1414w1417w1420w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w1432w1435w1438w1441w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_lg_w1453w1456w1459w1462w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w154w157w160w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w175w178w181w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w196w199w202w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w217w220w223w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL s_wire_altera_merlin_multiplexer_0003_wideor1_28_dataout : STD_LOGIC;
+ SIGNAL wire_w_sink0_channel_range1464w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_channel_range1486w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_channel_range1507w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_channel_range1528w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_channel_range1549w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_channel_range1570w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_channel_range1591w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range14w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range225w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range246w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range267w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range288w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range309w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range330w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range351w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range372w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range393w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range414w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range36w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range435w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range456w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range477w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range498w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range519w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range540w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range561w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range582w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range603w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range624w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range57w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range645w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range666w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range687w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range708w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range729w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range750w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range771w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range792w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range813w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range834w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range78w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range855w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range876w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range897w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range918w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range939w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range960w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range981w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range1002w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range1023w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range1044w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range99w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range1065w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range1086w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range1107w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range1128w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range1149w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range1170w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range1191w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range1212w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range1233w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range1254w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range120w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range1275w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range1296w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range1317w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range1338w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range1359w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range1380w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range1401w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range1422w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range1443w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range141w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range162w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range183w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink0_data_range204w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_channel_range1466w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_channel_range1488w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_channel_range1509w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_channel_range1530w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_channel_range1551w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_channel_range1572w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_channel_range1593w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range16w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range227w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range248w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range269w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range290w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range311w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range332w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range353w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range374w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range395w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range416w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range38w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range437w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range458w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range479w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range500w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range521w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range542w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range563w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range584w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range605w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range626w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range59w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range647w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range668w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range689w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range710w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range731w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range752w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range773w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range794w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range815w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range836w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range80w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range857w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range878w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range899w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range920w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range941w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range962w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range983w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range1004w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range1025w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range1046w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range101w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range1067w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range1088w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range1109w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range1130w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range1151w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range1172w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range1193w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range1214w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range1235w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range1256w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range122w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range1277w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range1298w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range1319w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range1340w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range1361w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range1382w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range1403w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range1424w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range1445w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range143w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range164w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range185w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink1_data_range206w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_channel_range1469w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_channel_range1491w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_channel_range1512w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_channel_range1533w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_channel_range1554w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_channel_range1575w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_channel_range1596w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range19w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range230w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range251w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range272w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range293w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range314w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range335w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range356w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range377w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range398w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range419w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range41w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range440w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range461w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range482w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range503w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range524w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range545w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range566w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range587w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range608w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range629w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range62w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range650w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range671w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range692w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range713w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range734w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range755w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range776w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range797w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range818w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range839w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range83w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range860w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range881w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range902w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range923w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range944w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range965w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range986w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range1007w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range1028w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range1049w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range104w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range1070w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range1091w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range1112w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range1133w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range1154w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range1175w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range1196w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range1217w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range1238w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range1259w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range125w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range1280w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range1301w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range1322w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range1343w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range1364w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range1385w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range1406w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range1427w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range1448w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range146w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range167w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range188w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink2_data_range209w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_channel_range1472w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_channel_range1494w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_channel_range1515w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_channel_range1536w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_channel_range1557w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_channel_range1578w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_channel_range1599w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range22w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range233w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range254w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range275w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range296w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range317w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range338w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range359w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range380w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range401w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range422w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range44w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range443w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range464w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range485w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range506w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range527w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range548w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range569w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range590w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range611w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range632w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range65w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range653w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range674w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range695w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range716w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range737w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range758w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range779w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range800w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range821w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range842w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range86w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range863w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range884w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range905w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range926w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range947w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range968w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range989w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range1010w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range1031w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range1052w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range107w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range1073w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range1094w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range1115w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range1136w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range1157w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range1178w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range1199w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range1220w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range1241w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range1262w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range128w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range1283w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range1304w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range1325w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range1346w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range1367w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range1388w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range1409w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range1430w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range1451w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range149w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range170w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range191w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink3_data_range212w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_channel_range1475w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_channel_range1497w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_channel_range1518w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_channel_range1539w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_channel_range1560w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_channel_range1581w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_channel_range1602w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range25w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range236w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range257w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range278w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range299w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range320w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range341w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range362w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range383w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range404w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range425w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range47w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range446w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range467w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range488w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range509w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range530w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range551w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range572w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range593w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range614w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range635w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range68w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range656w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range677w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range698w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range719w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range740w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range761w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range782w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range803w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range824w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range845w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range89w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range866w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range887w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range908w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range929w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range950w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range971w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range992w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range1013w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range1034w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range1055w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range110w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range1076w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range1097w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range1118w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range1139w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range1160w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range1181w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range1202w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range1223w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range1244w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range1265w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range131w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range1286w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range1307w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range1328w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range1349w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range1370w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range1391w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range1412w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range1433w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range1454w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range152w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range173w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range194w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink4_data_range215w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_channel_range1478w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_channel_range1500w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_channel_range1521w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_channel_range1542w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_channel_range1563w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_channel_range1584w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_channel_range1605w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range28w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range239w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range260w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range281w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range302w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range323w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range344w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range365w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range386w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range407w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range428w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range50w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range449w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range470w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range491w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range512w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range533w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range554w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range575w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range596w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range617w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range638w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range71w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range659w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range680w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range701w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range722w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range743w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range764w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range785w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range806w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range827w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range848w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range92w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range869w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range890w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range911w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range932w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range953w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range974w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range995w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range1016w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range1037w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range1058w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range113w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range1079w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range1100w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range1121w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range1142w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range1163w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range1184w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range1205w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range1226w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range1247w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range1268w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range134w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range1289w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range1310w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range1331w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range1352w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range1373w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range1394w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range1415w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range1436w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range1457w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range155w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range176w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range197w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink5_data_range218w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_channel_range1481w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_channel_range1503w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_channel_range1524w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_channel_range1545w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_channel_range1566w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_channel_range1587w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_channel_range1608w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range31w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range242w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range263w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range284w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range305w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range326w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range347w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range368w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range389w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range410w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range431w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range53w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range452w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range473w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range494w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range515w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range536w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range557w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range578w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range599w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range620w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range641w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range74w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range662w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range683w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range704w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range725w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range746w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range767w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range788w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range809w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range830w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range851w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range95w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range872w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range893w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range914w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range935w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range956w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range977w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range998w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range1019w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range1040w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range1061w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range116w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range1082w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range1103w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range1124w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range1145w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range1166w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range1187w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range1208w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range1229w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range1250w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range1271w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range137w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range1292w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range1313w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range1334w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range1355w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range1376w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range1397w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range1418w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range1439w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range1460w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range158w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range179w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range200w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink6_data_range221w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ BEGIN
+
+ wire_w_lg_sink0_valid1465w(0) <= sink0_valid AND wire_w_sink0_channel_range1464w(0);
+ wire_w_lg_sink0_valid1487w(0) <= sink0_valid AND wire_w_sink0_channel_range1486w(0);
+ wire_w_lg_sink0_valid1508w(0) <= sink0_valid AND wire_w_sink0_channel_range1507w(0);
+ wire_w_lg_sink0_valid1529w(0) <= sink0_valid AND wire_w_sink0_channel_range1528w(0);
+ wire_w_lg_sink0_valid1550w(0) <= sink0_valid AND wire_w_sink0_channel_range1549w(0);
+ wire_w_lg_sink0_valid1571w(0) <= sink0_valid AND wire_w_sink0_channel_range1570w(0);
+ wire_w_lg_sink0_valid1592w(0) <= sink0_valid AND wire_w_sink0_channel_range1591w(0);
+ wire_w_lg_sink0_valid15w(0) <= sink0_valid AND wire_w_sink0_data_range14w(0);
+ wire_w_lg_sink0_valid226w(0) <= sink0_valid AND wire_w_sink0_data_range225w(0);
+ wire_w_lg_sink0_valid247w(0) <= sink0_valid AND wire_w_sink0_data_range246w(0);
+ wire_w_lg_sink0_valid268w(0) <= sink0_valid AND wire_w_sink0_data_range267w(0);
+ wire_w_lg_sink0_valid289w(0) <= sink0_valid AND wire_w_sink0_data_range288w(0);
+ wire_w_lg_sink0_valid310w(0) <= sink0_valid AND wire_w_sink0_data_range309w(0);
+ wire_w_lg_sink0_valid331w(0) <= sink0_valid AND wire_w_sink0_data_range330w(0);
+ wire_w_lg_sink0_valid352w(0) <= sink0_valid AND wire_w_sink0_data_range351w(0);
+ wire_w_lg_sink0_valid373w(0) <= sink0_valid AND wire_w_sink0_data_range372w(0);
+ wire_w_lg_sink0_valid394w(0) <= sink0_valid AND wire_w_sink0_data_range393w(0);
+ wire_w_lg_sink0_valid415w(0) <= sink0_valid AND wire_w_sink0_data_range414w(0);
+ wire_w_lg_sink0_valid37w(0) <= sink0_valid AND wire_w_sink0_data_range36w(0);
+ wire_w_lg_sink0_valid436w(0) <= sink0_valid AND wire_w_sink0_data_range435w(0);
+ wire_w_lg_sink0_valid457w(0) <= sink0_valid AND wire_w_sink0_data_range456w(0);
+ wire_w_lg_sink0_valid478w(0) <= sink0_valid AND wire_w_sink0_data_range477w(0);
+ wire_w_lg_sink0_valid499w(0) <= sink0_valid AND wire_w_sink0_data_range498w(0);
+ wire_w_lg_sink0_valid520w(0) <= sink0_valid AND wire_w_sink0_data_range519w(0);
+ wire_w_lg_sink0_valid541w(0) <= sink0_valid AND wire_w_sink0_data_range540w(0);
+ wire_w_lg_sink0_valid562w(0) <= sink0_valid AND wire_w_sink0_data_range561w(0);
+ wire_w_lg_sink0_valid583w(0) <= sink0_valid AND wire_w_sink0_data_range582w(0);
+ wire_w_lg_sink0_valid604w(0) <= sink0_valid AND wire_w_sink0_data_range603w(0);
+ wire_w_lg_sink0_valid625w(0) <= sink0_valid AND wire_w_sink0_data_range624w(0);
+ wire_w_lg_sink0_valid58w(0) <= sink0_valid AND wire_w_sink0_data_range57w(0);
+ wire_w_lg_sink0_valid646w(0) <= sink0_valid AND wire_w_sink0_data_range645w(0);
+ wire_w_lg_sink0_valid667w(0) <= sink0_valid AND wire_w_sink0_data_range666w(0);
+ wire_w_lg_sink0_valid688w(0) <= sink0_valid AND wire_w_sink0_data_range687w(0);
+ wire_w_lg_sink0_valid709w(0) <= sink0_valid AND wire_w_sink0_data_range708w(0);
+ wire_w_lg_sink0_valid730w(0) <= sink0_valid AND wire_w_sink0_data_range729w(0);
+ wire_w_lg_sink0_valid751w(0) <= sink0_valid AND wire_w_sink0_data_range750w(0);
+ wire_w_lg_sink0_valid772w(0) <= sink0_valid AND wire_w_sink0_data_range771w(0);
+ wire_w_lg_sink0_valid793w(0) <= sink0_valid AND wire_w_sink0_data_range792w(0);
+ wire_w_lg_sink0_valid814w(0) <= sink0_valid AND wire_w_sink0_data_range813w(0);
+ wire_w_lg_sink0_valid835w(0) <= sink0_valid AND wire_w_sink0_data_range834w(0);
+ wire_w_lg_sink0_valid79w(0) <= sink0_valid AND wire_w_sink0_data_range78w(0);
+ wire_w_lg_sink0_valid856w(0) <= sink0_valid AND wire_w_sink0_data_range855w(0);
+ wire_w_lg_sink0_valid877w(0) <= sink0_valid AND wire_w_sink0_data_range876w(0);
+ wire_w_lg_sink0_valid898w(0) <= sink0_valid AND wire_w_sink0_data_range897w(0);
+ wire_w_lg_sink0_valid919w(0) <= sink0_valid AND wire_w_sink0_data_range918w(0);
+ wire_w_lg_sink0_valid940w(0) <= sink0_valid AND wire_w_sink0_data_range939w(0);
+ wire_w_lg_sink0_valid961w(0) <= sink0_valid AND wire_w_sink0_data_range960w(0);
+ wire_w_lg_sink0_valid982w(0) <= sink0_valid AND wire_w_sink0_data_range981w(0);
+ wire_w_lg_sink0_valid1003w(0) <= sink0_valid AND wire_w_sink0_data_range1002w(0);
+ wire_w_lg_sink0_valid1024w(0) <= sink0_valid AND wire_w_sink0_data_range1023w(0);
+ wire_w_lg_sink0_valid1045w(0) <= sink0_valid AND wire_w_sink0_data_range1044w(0);
+ wire_w_lg_sink0_valid100w(0) <= sink0_valid AND wire_w_sink0_data_range99w(0);
+ wire_w_lg_sink0_valid1066w(0) <= sink0_valid AND wire_w_sink0_data_range1065w(0);
+ wire_w_lg_sink0_valid1087w(0) <= sink0_valid AND wire_w_sink0_data_range1086w(0);
+ wire_w_lg_sink0_valid1108w(0) <= sink0_valid AND wire_w_sink0_data_range1107w(0);
+ wire_w_lg_sink0_valid1129w(0) <= sink0_valid AND wire_w_sink0_data_range1128w(0);
+ wire_w_lg_sink0_valid1150w(0) <= sink0_valid AND wire_w_sink0_data_range1149w(0);
+ wire_w_lg_sink0_valid1171w(0) <= sink0_valid AND wire_w_sink0_data_range1170w(0);
+ wire_w_lg_sink0_valid1192w(0) <= sink0_valid AND wire_w_sink0_data_range1191w(0);
+ wire_w_lg_sink0_valid1213w(0) <= sink0_valid AND wire_w_sink0_data_range1212w(0);
+ wire_w_lg_sink0_valid1234w(0) <= sink0_valid AND wire_w_sink0_data_range1233w(0);
+ wire_w_lg_sink0_valid1255w(0) <= sink0_valid AND wire_w_sink0_data_range1254w(0);
+ wire_w_lg_sink0_valid121w(0) <= sink0_valid AND wire_w_sink0_data_range120w(0);
+ wire_w_lg_sink0_valid1276w(0) <= sink0_valid AND wire_w_sink0_data_range1275w(0);
+ wire_w_lg_sink0_valid1297w(0) <= sink0_valid AND wire_w_sink0_data_range1296w(0);
+ wire_w_lg_sink0_valid1318w(0) <= sink0_valid AND wire_w_sink0_data_range1317w(0);
+ wire_w_lg_sink0_valid1339w(0) <= sink0_valid AND wire_w_sink0_data_range1338w(0);
+ wire_w_lg_sink0_valid1360w(0) <= sink0_valid AND wire_w_sink0_data_range1359w(0);
+ wire_w_lg_sink0_valid1381w(0) <= sink0_valid AND wire_w_sink0_data_range1380w(0);
+ wire_w_lg_sink0_valid1402w(0) <= sink0_valid AND wire_w_sink0_data_range1401w(0);
+ wire_w_lg_sink0_valid1423w(0) <= sink0_valid AND wire_w_sink0_data_range1422w(0);
+ wire_w_lg_sink0_valid1444w(0) <= sink0_valid AND wire_w_sink0_data_range1443w(0);
+ wire_w_lg_sink0_valid142w(0) <= sink0_valid AND wire_w_sink0_data_range141w(0);
+ wire_w_lg_sink0_valid163w(0) <= sink0_valid AND wire_w_sink0_data_range162w(0);
+ wire_w_lg_sink0_valid184w(0) <= sink0_valid AND wire_w_sink0_data_range183w(0);
+ wire_w_lg_sink0_valid205w(0) <= sink0_valid AND wire_w_sink0_data_range204w(0);
+ wire_w_lg_sink1_valid1467w(0) <= sink1_valid AND wire_w_sink1_channel_range1466w(0);
+ wire_w_lg_sink1_valid1489w(0) <= sink1_valid AND wire_w_sink1_channel_range1488w(0);
+ wire_w_lg_sink1_valid1510w(0) <= sink1_valid AND wire_w_sink1_channel_range1509w(0);
+ wire_w_lg_sink1_valid1531w(0) <= sink1_valid AND wire_w_sink1_channel_range1530w(0);
+ wire_w_lg_sink1_valid1552w(0) <= sink1_valid AND wire_w_sink1_channel_range1551w(0);
+ wire_w_lg_sink1_valid1573w(0) <= sink1_valid AND wire_w_sink1_channel_range1572w(0);
+ wire_w_lg_sink1_valid1594w(0) <= sink1_valid AND wire_w_sink1_channel_range1593w(0);
+ wire_w_lg_sink1_valid17w(0) <= sink1_valid AND wire_w_sink1_data_range16w(0);
+ wire_w_lg_sink1_valid228w(0) <= sink1_valid AND wire_w_sink1_data_range227w(0);
+ wire_w_lg_sink1_valid249w(0) <= sink1_valid AND wire_w_sink1_data_range248w(0);
+ wire_w_lg_sink1_valid270w(0) <= sink1_valid AND wire_w_sink1_data_range269w(0);
+ wire_w_lg_sink1_valid291w(0) <= sink1_valid AND wire_w_sink1_data_range290w(0);
+ wire_w_lg_sink1_valid312w(0) <= sink1_valid AND wire_w_sink1_data_range311w(0);
+ wire_w_lg_sink1_valid333w(0) <= sink1_valid AND wire_w_sink1_data_range332w(0);
+ wire_w_lg_sink1_valid354w(0) <= sink1_valid AND wire_w_sink1_data_range353w(0);
+ wire_w_lg_sink1_valid375w(0) <= sink1_valid AND wire_w_sink1_data_range374w(0);
+ wire_w_lg_sink1_valid396w(0) <= sink1_valid AND wire_w_sink1_data_range395w(0);
+ wire_w_lg_sink1_valid417w(0) <= sink1_valid AND wire_w_sink1_data_range416w(0);
+ wire_w_lg_sink1_valid39w(0) <= sink1_valid AND wire_w_sink1_data_range38w(0);
+ wire_w_lg_sink1_valid438w(0) <= sink1_valid AND wire_w_sink1_data_range437w(0);
+ wire_w_lg_sink1_valid459w(0) <= sink1_valid AND wire_w_sink1_data_range458w(0);
+ wire_w_lg_sink1_valid480w(0) <= sink1_valid AND wire_w_sink1_data_range479w(0);
+ wire_w_lg_sink1_valid501w(0) <= sink1_valid AND wire_w_sink1_data_range500w(0);
+ wire_w_lg_sink1_valid522w(0) <= sink1_valid AND wire_w_sink1_data_range521w(0);
+ wire_w_lg_sink1_valid543w(0) <= sink1_valid AND wire_w_sink1_data_range542w(0);
+ wire_w_lg_sink1_valid564w(0) <= sink1_valid AND wire_w_sink1_data_range563w(0);
+ wire_w_lg_sink1_valid585w(0) <= sink1_valid AND wire_w_sink1_data_range584w(0);
+ wire_w_lg_sink1_valid606w(0) <= sink1_valid AND wire_w_sink1_data_range605w(0);
+ wire_w_lg_sink1_valid627w(0) <= sink1_valid AND wire_w_sink1_data_range626w(0);
+ wire_w_lg_sink1_valid60w(0) <= sink1_valid AND wire_w_sink1_data_range59w(0);
+ wire_w_lg_sink1_valid648w(0) <= sink1_valid AND wire_w_sink1_data_range647w(0);
+ wire_w_lg_sink1_valid669w(0) <= sink1_valid AND wire_w_sink1_data_range668w(0);
+ wire_w_lg_sink1_valid690w(0) <= sink1_valid AND wire_w_sink1_data_range689w(0);
+ wire_w_lg_sink1_valid711w(0) <= sink1_valid AND wire_w_sink1_data_range710w(0);
+ wire_w_lg_sink1_valid732w(0) <= sink1_valid AND wire_w_sink1_data_range731w(0);
+ wire_w_lg_sink1_valid753w(0) <= sink1_valid AND wire_w_sink1_data_range752w(0);
+ wire_w_lg_sink1_valid774w(0) <= sink1_valid AND wire_w_sink1_data_range773w(0);
+ wire_w_lg_sink1_valid795w(0) <= sink1_valid AND wire_w_sink1_data_range794w(0);
+ wire_w_lg_sink1_valid816w(0) <= sink1_valid AND wire_w_sink1_data_range815w(0);
+ wire_w_lg_sink1_valid837w(0) <= sink1_valid AND wire_w_sink1_data_range836w(0);
+ wire_w_lg_sink1_valid81w(0) <= sink1_valid AND wire_w_sink1_data_range80w(0);
+ wire_w_lg_sink1_valid858w(0) <= sink1_valid AND wire_w_sink1_data_range857w(0);
+ wire_w_lg_sink1_valid879w(0) <= sink1_valid AND wire_w_sink1_data_range878w(0);
+ wire_w_lg_sink1_valid900w(0) <= sink1_valid AND wire_w_sink1_data_range899w(0);
+ wire_w_lg_sink1_valid921w(0) <= sink1_valid AND wire_w_sink1_data_range920w(0);
+ wire_w_lg_sink1_valid942w(0) <= sink1_valid AND wire_w_sink1_data_range941w(0);
+ wire_w_lg_sink1_valid963w(0) <= sink1_valid AND wire_w_sink1_data_range962w(0);
+ wire_w_lg_sink1_valid984w(0) <= sink1_valid AND wire_w_sink1_data_range983w(0);
+ wire_w_lg_sink1_valid1005w(0) <= sink1_valid AND wire_w_sink1_data_range1004w(0);
+ wire_w_lg_sink1_valid1026w(0) <= sink1_valid AND wire_w_sink1_data_range1025w(0);
+ wire_w_lg_sink1_valid1047w(0) <= sink1_valid AND wire_w_sink1_data_range1046w(0);
+ wire_w_lg_sink1_valid102w(0) <= sink1_valid AND wire_w_sink1_data_range101w(0);
+ wire_w_lg_sink1_valid1068w(0) <= sink1_valid AND wire_w_sink1_data_range1067w(0);
+ wire_w_lg_sink1_valid1089w(0) <= sink1_valid AND wire_w_sink1_data_range1088w(0);
+ wire_w_lg_sink1_valid1110w(0) <= sink1_valid AND wire_w_sink1_data_range1109w(0);
+ wire_w_lg_sink1_valid1131w(0) <= sink1_valid AND wire_w_sink1_data_range1130w(0);
+ wire_w_lg_sink1_valid1152w(0) <= sink1_valid AND wire_w_sink1_data_range1151w(0);
+ wire_w_lg_sink1_valid1173w(0) <= sink1_valid AND wire_w_sink1_data_range1172w(0);
+ wire_w_lg_sink1_valid1194w(0) <= sink1_valid AND wire_w_sink1_data_range1193w(0);
+ wire_w_lg_sink1_valid1215w(0) <= sink1_valid AND wire_w_sink1_data_range1214w(0);
+ wire_w_lg_sink1_valid1236w(0) <= sink1_valid AND wire_w_sink1_data_range1235w(0);
+ wire_w_lg_sink1_valid1257w(0) <= sink1_valid AND wire_w_sink1_data_range1256w(0);
+ wire_w_lg_sink1_valid123w(0) <= sink1_valid AND wire_w_sink1_data_range122w(0);
+ wire_w_lg_sink1_valid1278w(0) <= sink1_valid AND wire_w_sink1_data_range1277w(0);
+ wire_w_lg_sink1_valid1299w(0) <= sink1_valid AND wire_w_sink1_data_range1298w(0);
+ wire_w_lg_sink1_valid1320w(0) <= sink1_valid AND wire_w_sink1_data_range1319w(0);
+ wire_w_lg_sink1_valid1341w(0) <= sink1_valid AND wire_w_sink1_data_range1340w(0);
+ wire_w_lg_sink1_valid1362w(0) <= sink1_valid AND wire_w_sink1_data_range1361w(0);
+ wire_w_lg_sink1_valid1383w(0) <= sink1_valid AND wire_w_sink1_data_range1382w(0);
+ wire_w_lg_sink1_valid1404w(0) <= sink1_valid AND wire_w_sink1_data_range1403w(0);
+ wire_w_lg_sink1_valid1425w(0) <= sink1_valid AND wire_w_sink1_data_range1424w(0);
+ wire_w_lg_sink1_valid1446w(0) <= sink1_valid AND wire_w_sink1_data_range1445w(0);
+ wire_w_lg_sink1_valid144w(0) <= sink1_valid AND wire_w_sink1_data_range143w(0);
+ wire_w_lg_sink1_valid165w(0) <= sink1_valid AND wire_w_sink1_data_range164w(0);
+ wire_w_lg_sink1_valid186w(0) <= sink1_valid AND wire_w_sink1_data_range185w(0);
+ wire_w_lg_sink1_valid207w(0) <= sink1_valid AND wire_w_sink1_data_range206w(0);
+ wire_w_lg_sink2_valid1470w(0) <= sink2_valid AND wire_w_sink2_channel_range1469w(0);
+ wire_w_lg_sink2_valid1492w(0) <= sink2_valid AND wire_w_sink2_channel_range1491w(0);
+ wire_w_lg_sink2_valid1513w(0) <= sink2_valid AND wire_w_sink2_channel_range1512w(0);
+ wire_w_lg_sink2_valid1534w(0) <= sink2_valid AND wire_w_sink2_channel_range1533w(0);
+ wire_w_lg_sink2_valid1555w(0) <= sink2_valid AND wire_w_sink2_channel_range1554w(0);
+ wire_w_lg_sink2_valid1576w(0) <= sink2_valid AND wire_w_sink2_channel_range1575w(0);
+ wire_w_lg_sink2_valid1597w(0) <= sink2_valid AND wire_w_sink2_channel_range1596w(0);
+ wire_w_lg_sink2_valid20w(0) <= sink2_valid AND wire_w_sink2_data_range19w(0);
+ wire_w_lg_sink2_valid231w(0) <= sink2_valid AND wire_w_sink2_data_range230w(0);
+ wire_w_lg_sink2_valid252w(0) <= sink2_valid AND wire_w_sink2_data_range251w(0);
+ wire_w_lg_sink2_valid273w(0) <= sink2_valid AND wire_w_sink2_data_range272w(0);
+ wire_w_lg_sink2_valid294w(0) <= sink2_valid AND wire_w_sink2_data_range293w(0);
+ wire_w_lg_sink2_valid315w(0) <= sink2_valid AND wire_w_sink2_data_range314w(0);
+ wire_w_lg_sink2_valid336w(0) <= sink2_valid AND wire_w_sink2_data_range335w(0);
+ wire_w_lg_sink2_valid357w(0) <= sink2_valid AND wire_w_sink2_data_range356w(0);
+ wire_w_lg_sink2_valid378w(0) <= sink2_valid AND wire_w_sink2_data_range377w(0);
+ wire_w_lg_sink2_valid399w(0) <= sink2_valid AND wire_w_sink2_data_range398w(0);
+ wire_w_lg_sink2_valid420w(0) <= sink2_valid AND wire_w_sink2_data_range419w(0);
+ wire_w_lg_sink2_valid42w(0) <= sink2_valid AND wire_w_sink2_data_range41w(0);
+ wire_w_lg_sink2_valid441w(0) <= sink2_valid AND wire_w_sink2_data_range440w(0);
+ wire_w_lg_sink2_valid462w(0) <= sink2_valid AND wire_w_sink2_data_range461w(0);
+ wire_w_lg_sink2_valid483w(0) <= sink2_valid AND wire_w_sink2_data_range482w(0);
+ wire_w_lg_sink2_valid504w(0) <= sink2_valid AND wire_w_sink2_data_range503w(0);
+ wire_w_lg_sink2_valid525w(0) <= sink2_valid AND wire_w_sink2_data_range524w(0);
+ wire_w_lg_sink2_valid546w(0) <= sink2_valid AND wire_w_sink2_data_range545w(0);
+ wire_w_lg_sink2_valid567w(0) <= sink2_valid AND wire_w_sink2_data_range566w(0);
+ wire_w_lg_sink2_valid588w(0) <= sink2_valid AND wire_w_sink2_data_range587w(0);
+ wire_w_lg_sink2_valid609w(0) <= sink2_valid AND wire_w_sink2_data_range608w(0);
+ wire_w_lg_sink2_valid630w(0) <= sink2_valid AND wire_w_sink2_data_range629w(0);
+ wire_w_lg_sink2_valid63w(0) <= sink2_valid AND wire_w_sink2_data_range62w(0);
+ wire_w_lg_sink2_valid651w(0) <= sink2_valid AND wire_w_sink2_data_range650w(0);
+ wire_w_lg_sink2_valid672w(0) <= sink2_valid AND wire_w_sink2_data_range671w(0);
+ wire_w_lg_sink2_valid693w(0) <= sink2_valid AND wire_w_sink2_data_range692w(0);
+ wire_w_lg_sink2_valid714w(0) <= sink2_valid AND wire_w_sink2_data_range713w(0);
+ wire_w_lg_sink2_valid735w(0) <= sink2_valid AND wire_w_sink2_data_range734w(0);
+ wire_w_lg_sink2_valid756w(0) <= sink2_valid AND wire_w_sink2_data_range755w(0);
+ wire_w_lg_sink2_valid777w(0) <= sink2_valid AND wire_w_sink2_data_range776w(0);
+ wire_w_lg_sink2_valid798w(0) <= sink2_valid AND wire_w_sink2_data_range797w(0);
+ wire_w_lg_sink2_valid819w(0) <= sink2_valid AND wire_w_sink2_data_range818w(0);
+ wire_w_lg_sink2_valid840w(0) <= sink2_valid AND wire_w_sink2_data_range839w(0);
+ wire_w_lg_sink2_valid84w(0) <= sink2_valid AND wire_w_sink2_data_range83w(0);
+ wire_w_lg_sink2_valid861w(0) <= sink2_valid AND wire_w_sink2_data_range860w(0);
+ wire_w_lg_sink2_valid882w(0) <= sink2_valid AND wire_w_sink2_data_range881w(0);
+ wire_w_lg_sink2_valid903w(0) <= sink2_valid AND wire_w_sink2_data_range902w(0);
+ wire_w_lg_sink2_valid924w(0) <= sink2_valid AND wire_w_sink2_data_range923w(0);
+ wire_w_lg_sink2_valid945w(0) <= sink2_valid AND wire_w_sink2_data_range944w(0);
+ wire_w_lg_sink2_valid966w(0) <= sink2_valid AND wire_w_sink2_data_range965w(0);
+ wire_w_lg_sink2_valid987w(0) <= sink2_valid AND wire_w_sink2_data_range986w(0);
+ wire_w_lg_sink2_valid1008w(0) <= sink2_valid AND wire_w_sink2_data_range1007w(0);
+ wire_w_lg_sink2_valid1029w(0) <= sink2_valid AND wire_w_sink2_data_range1028w(0);
+ wire_w_lg_sink2_valid1050w(0) <= sink2_valid AND wire_w_sink2_data_range1049w(0);
+ wire_w_lg_sink2_valid105w(0) <= sink2_valid AND wire_w_sink2_data_range104w(0);
+ wire_w_lg_sink2_valid1071w(0) <= sink2_valid AND wire_w_sink2_data_range1070w(0);
+ wire_w_lg_sink2_valid1092w(0) <= sink2_valid AND wire_w_sink2_data_range1091w(0);
+ wire_w_lg_sink2_valid1113w(0) <= sink2_valid AND wire_w_sink2_data_range1112w(0);
+ wire_w_lg_sink2_valid1134w(0) <= sink2_valid AND wire_w_sink2_data_range1133w(0);
+ wire_w_lg_sink2_valid1155w(0) <= sink2_valid AND wire_w_sink2_data_range1154w(0);
+ wire_w_lg_sink2_valid1176w(0) <= sink2_valid AND wire_w_sink2_data_range1175w(0);
+ wire_w_lg_sink2_valid1197w(0) <= sink2_valid AND wire_w_sink2_data_range1196w(0);
+ wire_w_lg_sink2_valid1218w(0) <= sink2_valid AND wire_w_sink2_data_range1217w(0);
+ wire_w_lg_sink2_valid1239w(0) <= sink2_valid AND wire_w_sink2_data_range1238w(0);
+ wire_w_lg_sink2_valid1260w(0) <= sink2_valid AND wire_w_sink2_data_range1259w(0);
+ wire_w_lg_sink2_valid126w(0) <= sink2_valid AND wire_w_sink2_data_range125w(0);
+ wire_w_lg_sink2_valid1281w(0) <= sink2_valid AND wire_w_sink2_data_range1280w(0);
+ wire_w_lg_sink2_valid1302w(0) <= sink2_valid AND wire_w_sink2_data_range1301w(0);
+ wire_w_lg_sink2_valid1323w(0) <= sink2_valid AND wire_w_sink2_data_range1322w(0);
+ wire_w_lg_sink2_valid1344w(0) <= sink2_valid AND wire_w_sink2_data_range1343w(0);
+ wire_w_lg_sink2_valid1365w(0) <= sink2_valid AND wire_w_sink2_data_range1364w(0);
+ wire_w_lg_sink2_valid1386w(0) <= sink2_valid AND wire_w_sink2_data_range1385w(0);
+ wire_w_lg_sink2_valid1407w(0) <= sink2_valid AND wire_w_sink2_data_range1406w(0);
+ wire_w_lg_sink2_valid1428w(0) <= sink2_valid AND wire_w_sink2_data_range1427w(0);
+ wire_w_lg_sink2_valid1449w(0) <= sink2_valid AND wire_w_sink2_data_range1448w(0);
+ wire_w_lg_sink2_valid147w(0) <= sink2_valid AND wire_w_sink2_data_range146w(0);
+ wire_w_lg_sink2_valid168w(0) <= sink2_valid AND wire_w_sink2_data_range167w(0);
+ wire_w_lg_sink2_valid189w(0) <= sink2_valid AND wire_w_sink2_data_range188w(0);
+ wire_w_lg_sink2_valid210w(0) <= sink2_valid AND wire_w_sink2_data_range209w(0);
+ wire_w_lg_sink3_valid1473w(0) <= sink3_valid AND wire_w_sink3_channel_range1472w(0);
+ wire_w_lg_sink3_valid1495w(0) <= sink3_valid AND wire_w_sink3_channel_range1494w(0);
+ wire_w_lg_sink3_valid1516w(0) <= sink3_valid AND wire_w_sink3_channel_range1515w(0);
+ wire_w_lg_sink3_valid1537w(0) <= sink3_valid AND wire_w_sink3_channel_range1536w(0);
+ wire_w_lg_sink3_valid1558w(0) <= sink3_valid AND wire_w_sink3_channel_range1557w(0);
+ wire_w_lg_sink3_valid1579w(0) <= sink3_valid AND wire_w_sink3_channel_range1578w(0);
+ wire_w_lg_sink3_valid1600w(0) <= sink3_valid AND wire_w_sink3_channel_range1599w(0);
+ wire_w_lg_sink3_valid23w(0) <= sink3_valid AND wire_w_sink3_data_range22w(0);
+ wire_w_lg_sink3_valid234w(0) <= sink3_valid AND wire_w_sink3_data_range233w(0);
+ wire_w_lg_sink3_valid255w(0) <= sink3_valid AND wire_w_sink3_data_range254w(0);
+ wire_w_lg_sink3_valid276w(0) <= sink3_valid AND wire_w_sink3_data_range275w(0);
+ wire_w_lg_sink3_valid297w(0) <= sink3_valid AND wire_w_sink3_data_range296w(0);
+ wire_w_lg_sink3_valid318w(0) <= sink3_valid AND wire_w_sink3_data_range317w(0);
+ wire_w_lg_sink3_valid339w(0) <= sink3_valid AND wire_w_sink3_data_range338w(0);
+ wire_w_lg_sink3_valid360w(0) <= sink3_valid AND wire_w_sink3_data_range359w(0);
+ wire_w_lg_sink3_valid381w(0) <= sink3_valid AND wire_w_sink3_data_range380w(0);
+ wire_w_lg_sink3_valid402w(0) <= sink3_valid AND wire_w_sink3_data_range401w(0);
+ wire_w_lg_sink3_valid423w(0) <= sink3_valid AND wire_w_sink3_data_range422w(0);
+ wire_w_lg_sink3_valid45w(0) <= sink3_valid AND wire_w_sink3_data_range44w(0);
+ wire_w_lg_sink3_valid444w(0) <= sink3_valid AND wire_w_sink3_data_range443w(0);
+ wire_w_lg_sink3_valid465w(0) <= sink3_valid AND wire_w_sink3_data_range464w(0);
+ wire_w_lg_sink3_valid486w(0) <= sink3_valid AND wire_w_sink3_data_range485w(0);
+ wire_w_lg_sink3_valid507w(0) <= sink3_valid AND wire_w_sink3_data_range506w(0);
+ wire_w_lg_sink3_valid528w(0) <= sink3_valid AND wire_w_sink3_data_range527w(0);
+ wire_w_lg_sink3_valid549w(0) <= sink3_valid AND wire_w_sink3_data_range548w(0);
+ wire_w_lg_sink3_valid570w(0) <= sink3_valid AND wire_w_sink3_data_range569w(0);
+ wire_w_lg_sink3_valid591w(0) <= sink3_valid AND wire_w_sink3_data_range590w(0);
+ wire_w_lg_sink3_valid612w(0) <= sink3_valid AND wire_w_sink3_data_range611w(0);
+ wire_w_lg_sink3_valid633w(0) <= sink3_valid AND wire_w_sink3_data_range632w(0);
+ wire_w_lg_sink3_valid66w(0) <= sink3_valid AND wire_w_sink3_data_range65w(0);
+ wire_w_lg_sink3_valid654w(0) <= sink3_valid AND wire_w_sink3_data_range653w(0);
+ wire_w_lg_sink3_valid675w(0) <= sink3_valid AND wire_w_sink3_data_range674w(0);
+ wire_w_lg_sink3_valid696w(0) <= sink3_valid AND wire_w_sink3_data_range695w(0);
+ wire_w_lg_sink3_valid717w(0) <= sink3_valid AND wire_w_sink3_data_range716w(0);
+ wire_w_lg_sink3_valid738w(0) <= sink3_valid AND wire_w_sink3_data_range737w(0);
+ wire_w_lg_sink3_valid759w(0) <= sink3_valid AND wire_w_sink3_data_range758w(0);
+ wire_w_lg_sink3_valid780w(0) <= sink3_valid AND wire_w_sink3_data_range779w(0);
+ wire_w_lg_sink3_valid801w(0) <= sink3_valid AND wire_w_sink3_data_range800w(0);
+ wire_w_lg_sink3_valid822w(0) <= sink3_valid AND wire_w_sink3_data_range821w(0);
+ wire_w_lg_sink3_valid843w(0) <= sink3_valid AND wire_w_sink3_data_range842w(0);
+ wire_w_lg_sink3_valid87w(0) <= sink3_valid AND wire_w_sink3_data_range86w(0);
+ wire_w_lg_sink3_valid864w(0) <= sink3_valid AND wire_w_sink3_data_range863w(0);
+ wire_w_lg_sink3_valid885w(0) <= sink3_valid AND wire_w_sink3_data_range884w(0);
+ wire_w_lg_sink3_valid906w(0) <= sink3_valid AND wire_w_sink3_data_range905w(0);
+ wire_w_lg_sink3_valid927w(0) <= sink3_valid AND wire_w_sink3_data_range926w(0);
+ wire_w_lg_sink3_valid948w(0) <= sink3_valid AND wire_w_sink3_data_range947w(0);
+ wire_w_lg_sink3_valid969w(0) <= sink3_valid AND wire_w_sink3_data_range968w(0);
+ wire_w_lg_sink3_valid990w(0) <= sink3_valid AND wire_w_sink3_data_range989w(0);
+ wire_w_lg_sink3_valid1011w(0) <= sink3_valid AND wire_w_sink3_data_range1010w(0);
+ wire_w_lg_sink3_valid1032w(0) <= sink3_valid AND wire_w_sink3_data_range1031w(0);
+ wire_w_lg_sink3_valid1053w(0) <= sink3_valid AND wire_w_sink3_data_range1052w(0);
+ wire_w_lg_sink3_valid108w(0) <= sink3_valid AND wire_w_sink3_data_range107w(0);
+ wire_w_lg_sink3_valid1074w(0) <= sink3_valid AND wire_w_sink3_data_range1073w(0);
+ wire_w_lg_sink3_valid1095w(0) <= sink3_valid AND wire_w_sink3_data_range1094w(0);
+ wire_w_lg_sink3_valid1116w(0) <= sink3_valid AND wire_w_sink3_data_range1115w(0);
+ wire_w_lg_sink3_valid1137w(0) <= sink3_valid AND wire_w_sink3_data_range1136w(0);
+ wire_w_lg_sink3_valid1158w(0) <= sink3_valid AND wire_w_sink3_data_range1157w(0);
+ wire_w_lg_sink3_valid1179w(0) <= sink3_valid AND wire_w_sink3_data_range1178w(0);
+ wire_w_lg_sink3_valid1200w(0) <= sink3_valid AND wire_w_sink3_data_range1199w(0);
+ wire_w_lg_sink3_valid1221w(0) <= sink3_valid AND wire_w_sink3_data_range1220w(0);
+ wire_w_lg_sink3_valid1242w(0) <= sink3_valid AND wire_w_sink3_data_range1241w(0);
+ wire_w_lg_sink3_valid1263w(0) <= sink3_valid AND wire_w_sink3_data_range1262w(0);
+ wire_w_lg_sink3_valid129w(0) <= sink3_valid AND wire_w_sink3_data_range128w(0);
+ wire_w_lg_sink3_valid1284w(0) <= sink3_valid AND wire_w_sink3_data_range1283w(0);
+ wire_w_lg_sink3_valid1305w(0) <= sink3_valid AND wire_w_sink3_data_range1304w(0);
+ wire_w_lg_sink3_valid1326w(0) <= sink3_valid AND wire_w_sink3_data_range1325w(0);
+ wire_w_lg_sink3_valid1347w(0) <= sink3_valid AND wire_w_sink3_data_range1346w(0);
+ wire_w_lg_sink3_valid1368w(0) <= sink3_valid AND wire_w_sink3_data_range1367w(0);
+ wire_w_lg_sink3_valid1389w(0) <= sink3_valid AND wire_w_sink3_data_range1388w(0);
+ wire_w_lg_sink3_valid1410w(0) <= sink3_valid AND wire_w_sink3_data_range1409w(0);
+ wire_w_lg_sink3_valid1431w(0) <= sink3_valid AND wire_w_sink3_data_range1430w(0);
+ wire_w_lg_sink3_valid1452w(0) <= sink3_valid AND wire_w_sink3_data_range1451w(0);
+ wire_w_lg_sink3_valid150w(0) <= sink3_valid AND wire_w_sink3_data_range149w(0);
+ wire_w_lg_sink3_valid171w(0) <= sink3_valid AND wire_w_sink3_data_range170w(0);
+ wire_w_lg_sink3_valid192w(0) <= sink3_valid AND wire_w_sink3_data_range191w(0);
+ wire_w_lg_sink3_valid213w(0) <= sink3_valid AND wire_w_sink3_data_range212w(0);
+ wire_w_lg_sink4_valid1476w(0) <= sink4_valid AND wire_w_sink4_channel_range1475w(0);
+ wire_w_lg_sink4_valid1498w(0) <= sink4_valid AND wire_w_sink4_channel_range1497w(0);
+ wire_w_lg_sink4_valid1519w(0) <= sink4_valid AND wire_w_sink4_channel_range1518w(0);
+ wire_w_lg_sink4_valid1540w(0) <= sink4_valid AND wire_w_sink4_channel_range1539w(0);
+ wire_w_lg_sink4_valid1561w(0) <= sink4_valid AND wire_w_sink4_channel_range1560w(0);
+ wire_w_lg_sink4_valid1582w(0) <= sink4_valid AND wire_w_sink4_channel_range1581w(0);
+ wire_w_lg_sink4_valid1603w(0) <= sink4_valid AND wire_w_sink4_channel_range1602w(0);
+ wire_w_lg_sink4_valid26w(0) <= sink4_valid AND wire_w_sink4_data_range25w(0);
+ wire_w_lg_sink4_valid237w(0) <= sink4_valid AND wire_w_sink4_data_range236w(0);
+ wire_w_lg_sink4_valid258w(0) <= sink4_valid AND wire_w_sink4_data_range257w(0);
+ wire_w_lg_sink4_valid279w(0) <= sink4_valid AND wire_w_sink4_data_range278w(0);
+ wire_w_lg_sink4_valid300w(0) <= sink4_valid AND wire_w_sink4_data_range299w(0);
+ wire_w_lg_sink4_valid321w(0) <= sink4_valid AND wire_w_sink4_data_range320w(0);
+ wire_w_lg_sink4_valid342w(0) <= sink4_valid AND wire_w_sink4_data_range341w(0);
+ wire_w_lg_sink4_valid363w(0) <= sink4_valid AND wire_w_sink4_data_range362w(0);
+ wire_w_lg_sink4_valid384w(0) <= sink4_valid AND wire_w_sink4_data_range383w(0);
+ wire_w_lg_sink4_valid405w(0) <= sink4_valid AND wire_w_sink4_data_range404w(0);
+ wire_w_lg_sink4_valid426w(0) <= sink4_valid AND wire_w_sink4_data_range425w(0);
+ wire_w_lg_sink4_valid48w(0) <= sink4_valid AND wire_w_sink4_data_range47w(0);
+ wire_w_lg_sink4_valid447w(0) <= sink4_valid AND wire_w_sink4_data_range446w(0);
+ wire_w_lg_sink4_valid468w(0) <= sink4_valid AND wire_w_sink4_data_range467w(0);
+ wire_w_lg_sink4_valid489w(0) <= sink4_valid AND wire_w_sink4_data_range488w(0);
+ wire_w_lg_sink4_valid510w(0) <= sink4_valid AND wire_w_sink4_data_range509w(0);
+ wire_w_lg_sink4_valid531w(0) <= sink4_valid AND wire_w_sink4_data_range530w(0);
+ wire_w_lg_sink4_valid552w(0) <= sink4_valid AND wire_w_sink4_data_range551w(0);
+ wire_w_lg_sink4_valid573w(0) <= sink4_valid AND wire_w_sink4_data_range572w(0);
+ wire_w_lg_sink4_valid594w(0) <= sink4_valid AND wire_w_sink4_data_range593w(0);
+ wire_w_lg_sink4_valid615w(0) <= sink4_valid AND wire_w_sink4_data_range614w(0);
+ wire_w_lg_sink4_valid636w(0) <= sink4_valid AND wire_w_sink4_data_range635w(0);
+ wire_w_lg_sink4_valid69w(0) <= sink4_valid AND wire_w_sink4_data_range68w(0);
+ wire_w_lg_sink4_valid657w(0) <= sink4_valid AND wire_w_sink4_data_range656w(0);
+ wire_w_lg_sink4_valid678w(0) <= sink4_valid AND wire_w_sink4_data_range677w(0);
+ wire_w_lg_sink4_valid699w(0) <= sink4_valid AND wire_w_sink4_data_range698w(0);
+ wire_w_lg_sink4_valid720w(0) <= sink4_valid AND wire_w_sink4_data_range719w(0);
+ wire_w_lg_sink4_valid741w(0) <= sink4_valid AND wire_w_sink4_data_range740w(0);
+ wire_w_lg_sink4_valid762w(0) <= sink4_valid AND wire_w_sink4_data_range761w(0);
+ wire_w_lg_sink4_valid783w(0) <= sink4_valid AND wire_w_sink4_data_range782w(0);
+ wire_w_lg_sink4_valid804w(0) <= sink4_valid AND wire_w_sink4_data_range803w(0);
+ wire_w_lg_sink4_valid825w(0) <= sink4_valid AND wire_w_sink4_data_range824w(0);
+ wire_w_lg_sink4_valid846w(0) <= sink4_valid AND wire_w_sink4_data_range845w(0);
+ wire_w_lg_sink4_valid90w(0) <= sink4_valid AND wire_w_sink4_data_range89w(0);
+ wire_w_lg_sink4_valid867w(0) <= sink4_valid AND wire_w_sink4_data_range866w(0);
+ wire_w_lg_sink4_valid888w(0) <= sink4_valid AND wire_w_sink4_data_range887w(0);
+ wire_w_lg_sink4_valid909w(0) <= sink4_valid AND wire_w_sink4_data_range908w(0);
+ wire_w_lg_sink4_valid930w(0) <= sink4_valid AND wire_w_sink4_data_range929w(0);
+ wire_w_lg_sink4_valid951w(0) <= sink4_valid AND wire_w_sink4_data_range950w(0);
+ wire_w_lg_sink4_valid972w(0) <= sink4_valid AND wire_w_sink4_data_range971w(0);
+ wire_w_lg_sink4_valid993w(0) <= sink4_valid AND wire_w_sink4_data_range992w(0);
+ wire_w_lg_sink4_valid1014w(0) <= sink4_valid AND wire_w_sink4_data_range1013w(0);
+ wire_w_lg_sink4_valid1035w(0) <= sink4_valid AND wire_w_sink4_data_range1034w(0);
+ wire_w_lg_sink4_valid1056w(0) <= sink4_valid AND wire_w_sink4_data_range1055w(0);
+ wire_w_lg_sink4_valid111w(0) <= sink4_valid AND wire_w_sink4_data_range110w(0);
+ wire_w_lg_sink4_valid1077w(0) <= sink4_valid AND wire_w_sink4_data_range1076w(0);
+ wire_w_lg_sink4_valid1098w(0) <= sink4_valid AND wire_w_sink4_data_range1097w(0);
+ wire_w_lg_sink4_valid1119w(0) <= sink4_valid AND wire_w_sink4_data_range1118w(0);
+ wire_w_lg_sink4_valid1140w(0) <= sink4_valid AND wire_w_sink4_data_range1139w(0);
+ wire_w_lg_sink4_valid1161w(0) <= sink4_valid AND wire_w_sink4_data_range1160w(0);
+ wire_w_lg_sink4_valid1182w(0) <= sink4_valid AND wire_w_sink4_data_range1181w(0);
+ wire_w_lg_sink4_valid1203w(0) <= sink4_valid AND wire_w_sink4_data_range1202w(0);
+ wire_w_lg_sink4_valid1224w(0) <= sink4_valid AND wire_w_sink4_data_range1223w(0);
+ wire_w_lg_sink4_valid1245w(0) <= sink4_valid AND wire_w_sink4_data_range1244w(0);
+ wire_w_lg_sink4_valid1266w(0) <= sink4_valid AND wire_w_sink4_data_range1265w(0);
+ wire_w_lg_sink4_valid132w(0) <= sink4_valid AND wire_w_sink4_data_range131w(0);
+ wire_w_lg_sink4_valid1287w(0) <= sink4_valid AND wire_w_sink4_data_range1286w(0);
+ wire_w_lg_sink4_valid1308w(0) <= sink4_valid AND wire_w_sink4_data_range1307w(0);
+ wire_w_lg_sink4_valid1329w(0) <= sink4_valid AND wire_w_sink4_data_range1328w(0);
+ wire_w_lg_sink4_valid1350w(0) <= sink4_valid AND wire_w_sink4_data_range1349w(0);
+ wire_w_lg_sink4_valid1371w(0) <= sink4_valid AND wire_w_sink4_data_range1370w(0);
+ wire_w_lg_sink4_valid1392w(0) <= sink4_valid AND wire_w_sink4_data_range1391w(0);
+ wire_w_lg_sink4_valid1413w(0) <= sink4_valid AND wire_w_sink4_data_range1412w(0);
+ wire_w_lg_sink4_valid1434w(0) <= sink4_valid AND wire_w_sink4_data_range1433w(0);
+ wire_w_lg_sink4_valid1455w(0) <= sink4_valid AND wire_w_sink4_data_range1454w(0);
+ wire_w_lg_sink4_valid153w(0) <= sink4_valid AND wire_w_sink4_data_range152w(0);
+ wire_w_lg_sink4_valid174w(0) <= sink4_valid AND wire_w_sink4_data_range173w(0);
+ wire_w_lg_sink4_valid195w(0) <= sink4_valid AND wire_w_sink4_data_range194w(0);
+ wire_w_lg_sink4_valid216w(0) <= sink4_valid AND wire_w_sink4_data_range215w(0);
+ wire_w_lg_sink5_valid1479w(0) <= sink5_valid AND wire_w_sink5_channel_range1478w(0);
+ wire_w_lg_sink5_valid1501w(0) <= sink5_valid AND wire_w_sink5_channel_range1500w(0);
+ wire_w_lg_sink5_valid1522w(0) <= sink5_valid AND wire_w_sink5_channel_range1521w(0);
+ wire_w_lg_sink5_valid1543w(0) <= sink5_valid AND wire_w_sink5_channel_range1542w(0);
+ wire_w_lg_sink5_valid1564w(0) <= sink5_valid AND wire_w_sink5_channel_range1563w(0);
+ wire_w_lg_sink5_valid1585w(0) <= sink5_valid AND wire_w_sink5_channel_range1584w(0);
+ wire_w_lg_sink5_valid1606w(0) <= sink5_valid AND wire_w_sink5_channel_range1605w(0);
+ wire_w_lg_sink5_valid29w(0) <= sink5_valid AND wire_w_sink5_data_range28w(0);
+ wire_w_lg_sink5_valid240w(0) <= sink5_valid AND wire_w_sink5_data_range239w(0);
+ wire_w_lg_sink5_valid261w(0) <= sink5_valid AND wire_w_sink5_data_range260w(0);
+ wire_w_lg_sink5_valid282w(0) <= sink5_valid AND wire_w_sink5_data_range281w(0);
+ wire_w_lg_sink5_valid303w(0) <= sink5_valid AND wire_w_sink5_data_range302w(0);
+ wire_w_lg_sink5_valid324w(0) <= sink5_valid AND wire_w_sink5_data_range323w(0);
+ wire_w_lg_sink5_valid345w(0) <= sink5_valid AND wire_w_sink5_data_range344w(0);
+ wire_w_lg_sink5_valid366w(0) <= sink5_valid AND wire_w_sink5_data_range365w(0);
+ wire_w_lg_sink5_valid387w(0) <= sink5_valid AND wire_w_sink5_data_range386w(0);
+ wire_w_lg_sink5_valid408w(0) <= sink5_valid AND wire_w_sink5_data_range407w(0);
+ wire_w_lg_sink5_valid429w(0) <= sink5_valid AND wire_w_sink5_data_range428w(0);
+ wire_w_lg_sink5_valid51w(0) <= sink5_valid AND wire_w_sink5_data_range50w(0);
+ wire_w_lg_sink5_valid450w(0) <= sink5_valid AND wire_w_sink5_data_range449w(0);
+ wire_w_lg_sink5_valid471w(0) <= sink5_valid AND wire_w_sink5_data_range470w(0);
+ wire_w_lg_sink5_valid492w(0) <= sink5_valid AND wire_w_sink5_data_range491w(0);
+ wire_w_lg_sink5_valid513w(0) <= sink5_valid AND wire_w_sink5_data_range512w(0);
+ wire_w_lg_sink5_valid534w(0) <= sink5_valid AND wire_w_sink5_data_range533w(0);
+ wire_w_lg_sink5_valid555w(0) <= sink5_valid AND wire_w_sink5_data_range554w(0);
+ wire_w_lg_sink5_valid576w(0) <= sink5_valid AND wire_w_sink5_data_range575w(0);
+ wire_w_lg_sink5_valid597w(0) <= sink5_valid AND wire_w_sink5_data_range596w(0);
+ wire_w_lg_sink5_valid618w(0) <= sink5_valid AND wire_w_sink5_data_range617w(0);
+ wire_w_lg_sink5_valid639w(0) <= sink5_valid AND wire_w_sink5_data_range638w(0);
+ wire_w_lg_sink5_valid72w(0) <= sink5_valid AND wire_w_sink5_data_range71w(0);
+ wire_w_lg_sink5_valid660w(0) <= sink5_valid AND wire_w_sink5_data_range659w(0);
+ wire_w_lg_sink5_valid681w(0) <= sink5_valid AND wire_w_sink5_data_range680w(0);
+ wire_w_lg_sink5_valid702w(0) <= sink5_valid AND wire_w_sink5_data_range701w(0);
+ wire_w_lg_sink5_valid723w(0) <= sink5_valid AND wire_w_sink5_data_range722w(0);
+ wire_w_lg_sink5_valid744w(0) <= sink5_valid AND wire_w_sink5_data_range743w(0);
+ wire_w_lg_sink5_valid765w(0) <= sink5_valid AND wire_w_sink5_data_range764w(0);
+ wire_w_lg_sink5_valid786w(0) <= sink5_valid AND wire_w_sink5_data_range785w(0);
+ wire_w_lg_sink5_valid807w(0) <= sink5_valid AND wire_w_sink5_data_range806w(0);
+ wire_w_lg_sink5_valid828w(0) <= sink5_valid AND wire_w_sink5_data_range827w(0);
+ wire_w_lg_sink5_valid849w(0) <= sink5_valid AND wire_w_sink5_data_range848w(0);
+ wire_w_lg_sink5_valid93w(0) <= sink5_valid AND wire_w_sink5_data_range92w(0);
+ wire_w_lg_sink5_valid870w(0) <= sink5_valid AND wire_w_sink5_data_range869w(0);
+ wire_w_lg_sink5_valid891w(0) <= sink5_valid AND wire_w_sink5_data_range890w(0);
+ wire_w_lg_sink5_valid912w(0) <= sink5_valid AND wire_w_sink5_data_range911w(0);
+ wire_w_lg_sink5_valid933w(0) <= sink5_valid AND wire_w_sink5_data_range932w(0);
+ wire_w_lg_sink5_valid954w(0) <= sink5_valid AND wire_w_sink5_data_range953w(0);
+ wire_w_lg_sink5_valid975w(0) <= sink5_valid AND wire_w_sink5_data_range974w(0);
+ wire_w_lg_sink5_valid996w(0) <= sink5_valid AND wire_w_sink5_data_range995w(0);
+ wire_w_lg_sink5_valid1017w(0) <= sink5_valid AND wire_w_sink5_data_range1016w(0);
+ wire_w_lg_sink5_valid1038w(0) <= sink5_valid AND wire_w_sink5_data_range1037w(0);
+ wire_w_lg_sink5_valid1059w(0) <= sink5_valid AND wire_w_sink5_data_range1058w(0);
+ wire_w_lg_sink5_valid114w(0) <= sink5_valid AND wire_w_sink5_data_range113w(0);
+ wire_w_lg_sink5_valid1080w(0) <= sink5_valid AND wire_w_sink5_data_range1079w(0);
+ wire_w_lg_sink5_valid1101w(0) <= sink5_valid AND wire_w_sink5_data_range1100w(0);
+ wire_w_lg_sink5_valid1122w(0) <= sink5_valid AND wire_w_sink5_data_range1121w(0);
+ wire_w_lg_sink5_valid1143w(0) <= sink5_valid AND wire_w_sink5_data_range1142w(0);
+ wire_w_lg_sink5_valid1164w(0) <= sink5_valid AND wire_w_sink5_data_range1163w(0);
+ wire_w_lg_sink5_valid1185w(0) <= sink5_valid AND wire_w_sink5_data_range1184w(0);
+ wire_w_lg_sink5_valid1206w(0) <= sink5_valid AND wire_w_sink5_data_range1205w(0);
+ wire_w_lg_sink5_valid1227w(0) <= sink5_valid AND wire_w_sink5_data_range1226w(0);
+ wire_w_lg_sink5_valid1248w(0) <= sink5_valid AND wire_w_sink5_data_range1247w(0);
+ wire_w_lg_sink5_valid1269w(0) <= sink5_valid AND wire_w_sink5_data_range1268w(0);
+ wire_w_lg_sink5_valid135w(0) <= sink5_valid AND wire_w_sink5_data_range134w(0);
+ wire_w_lg_sink5_valid1290w(0) <= sink5_valid AND wire_w_sink5_data_range1289w(0);
+ wire_w_lg_sink5_valid1311w(0) <= sink5_valid AND wire_w_sink5_data_range1310w(0);
+ wire_w_lg_sink5_valid1332w(0) <= sink5_valid AND wire_w_sink5_data_range1331w(0);
+ wire_w_lg_sink5_valid1353w(0) <= sink5_valid AND wire_w_sink5_data_range1352w(0);
+ wire_w_lg_sink5_valid1374w(0) <= sink5_valid AND wire_w_sink5_data_range1373w(0);
+ wire_w_lg_sink5_valid1395w(0) <= sink5_valid AND wire_w_sink5_data_range1394w(0);
+ wire_w_lg_sink5_valid1416w(0) <= sink5_valid AND wire_w_sink5_data_range1415w(0);
+ wire_w_lg_sink5_valid1437w(0) <= sink5_valid AND wire_w_sink5_data_range1436w(0);
+ wire_w_lg_sink5_valid1458w(0) <= sink5_valid AND wire_w_sink5_data_range1457w(0);
+ wire_w_lg_sink5_valid156w(0) <= sink5_valid AND wire_w_sink5_data_range155w(0);
+ wire_w_lg_sink5_valid177w(0) <= sink5_valid AND wire_w_sink5_data_range176w(0);
+ wire_w_lg_sink5_valid198w(0) <= sink5_valid AND wire_w_sink5_data_range197w(0);
+ wire_w_lg_sink5_valid219w(0) <= sink5_valid AND wire_w_sink5_data_range218w(0);
+ wire_w_lg_sink6_valid1482w(0) <= sink6_valid AND wire_w_sink6_channel_range1481w(0);
+ wire_w_lg_sink6_valid1504w(0) <= sink6_valid AND wire_w_sink6_channel_range1503w(0);
+ wire_w_lg_sink6_valid1525w(0) <= sink6_valid AND wire_w_sink6_channel_range1524w(0);
+ wire_w_lg_sink6_valid1546w(0) <= sink6_valid AND wire_w_sink6_channel_range1545w(0);
+ wire_w_lg_sink6_valid1567w(0) <= sink6_valid AND wire_w_sink6_channel_range1566w(0);
+ wire_w_lg_sink6_valid1588w(0) <= sink6_valid AND wire_w_sink6_channel_range1587w(0);
+ wire_w_lg_sink6_valid1609w(0) <= sink6_valid AND wire_w_sink6_channel_range1608w(0);
+ wire_w_lg_sink6_valid32w(0) <= sink6_valid AND wire_w_sink6_data_range31w(0);
+ wire_w_lg_sink6_valid243w(0) <= sink6_valid AND wire_w_sink6_data_range242w(0);
+ wire_w_lg_sink6_valid264w(0) <= sink6_valid AND wire_w_sink6_data_range263w(0);
+ wire_w_lg_sink6_valid285w(0) <= sink6_valid AND wire_w_sink6_data_range284w(0);
+ wire_w_lg_sink6_valid306w(0) <= sink6_valid AND wire_w_sink6_data_range305w(0);
+ wire_w_lg_sink6_valid327w(0) <= sink6_valid AND wire_w_sink6_data_range326w(0);
+ wire_w_lg_sink6_valid348w(0) <= sink6_valid AND wire_w_sink6_data_range347w(0);
+ wire_w_lg_sink6_valid369w(0) <= sink6_valid AND wire_w_sink6_data_range368w(0);
+ wire_w_lg_sink6_valid390w(0) <= sink6_valid AND wire_w_sink6_data_range389w(0);
+ wire_w_lg_sink6_valid411w(0) <= sink6_valid AND wire_w_sink6_data_range410w(0);
+ wire_w_lg_sink6_valid432w(0) <= sink6_valid AND wire_w_sink6_data_range431w(0);
+ wire_w_lg_sink6_valid54w(0) <= sink6_valid AND wire_w_sink6_data_range53w(0);
+ wire_w_lg_sink6_valid453w(0) <= sink6_valid AND wire_w_sink6_data_range452w(0);
+ wire_w_lg_sink6_valid474w(0) <= sink6_valid AND wire_w_sink6_data_range473w(0);
+ wire_w_lg_sink6_valid495w(0) <= sink6_valid AND wire_w_sink6_data_range494w(0);
+ wire_w_lg_sink6_valid516w(0) <= sink6_valid AND wire_w_sink6_data_range515w(0);
+ wire_w_lg_sink6_valid537w(0) <= sink6_valid AND wire_w_sink6_data_range536w(0);
+ wire_w_lg_sink6_valid558w(0) <= sink6_valid AND wire_w_sink6_data_range557w(0);
+ wire_w_lg_sink6_valid579w(0) <= sink6_valid AND wire_w_sink6_data_range578w(0);
+ wire_w_lg_sink6_valid600w(0) <= sink6_valid AND wire_w_sink6_data_range599w(0);
+ wire_w_lg_sink6_valid621w(0) <= sink6_valid AND wire_w_sink6_data_range620w(0);
+ wire_w_lg_sink6_valid642w(0) <= sink6_valid AND wire_w_sink6_data_range641w(0);
+ wire_w_lg_sink6_valid75w(0) <= sink6_valid AND wire_w_sink6_data_range74w(0);
+ wire_w_lg_sink6_valid663w(0) <= sink6_valid AND wire_w_sink6_data_range662w(0);
+ wire_w_lg_sink6_valid684w(0) <= sink6_valid AND wire_w_sink6_data_range683w(0);
+ wire_w_lg_sink6_valid705w(0) <= sink6_valid AND wire_w_sink6_data_range704w(0);
+ wire_w_lg_sink6_valid726w(0) <= sink6_valid AND wire_w_sink6_data_range725w(0);
+ wire_w_lg_sink6_valid747w(0) <= sink6_valid AND wire_w_sink6_data_range746w(0);
+ wire_w_lg_sink6_valid768w(0) <= sink6_valid AND wire_w_sink6_data_range767w(0);
+ wire_w_lg_sink6_valid789w(0) <= sink6_valid AND wire_w_sink6_data_range788w(0);
+ wire_w_lg_sink6_valid810w(0) <= sink6_valid AND wire_w_sink6_data_range809w(0);
+ wire_w_lg_sink6_valid831w(0) <= sink6_valid AND wire_w_sink6_data_range830w(0);
+ wire_w_lg_sink6_valid852w(0) <= sink6_valid AND wire_w_sink6_data_range851w(0);
+ wire_w_lg_sink6_valid96w(0) <= sink6_valid AND wire_w_sink6_data_range95w(0);
+ wire_w_lg_sink6_valid873w(0) <= sink6_valid AND wire_w_sink6_data_range872w(0);
+ wire_w_lg_sink6_valid894w(0) <= sink6_valid AND wire_w_sink6_data_range893w(0);
+ wire_w_lg_sink6_valid915w(0) <= sink6_valid AND wire_w_sink6_data_range914w(0);
+ wire_w_lg_sink6_valid936w(0) <= sink6_valid AND wire_w_sink6_data_range935w(0);
+ wire_w_lg_sink6_valid957w(0) <= sink6_valid AND wire_w_sink6_data_range956w(0);
+ wire_w_lg_sink6_valid978w(0) <= sink6_valid AND wire_w_sink6_data_range977w(0);
+ wire_w_lg_sink6_valid999w(0) <= sink6_valid AND wire_w_sink6_data_range998w(0);
+ wire_w_lg_sink6_valid1020w(0) <= sink6_valid AND wire_w_sink6_data_range1019w(0);
+ wire_w_lg_sink6_valid1041w(0) <= sink6_valid AND wire_w_sink6_data_range1040w(0);
+ wire_w_lg_sink6_valid1062w(0) <= sink6_valid AND wire_w_sink6_data_range1061w(0);
+ wire_w_lg_sink6_valid117w(0) <= sink6_valid AND wire_w_sink6_data_range116w(0);
+ wire_w_lg_sink6_valid1083w(0) <= sink6_valid AND wire_w_sink6_data_range1082w(0);
+ wire_w_lg_sink6_valid1104w(0) <= sink6_valid AND wire_w_sink6_data_range1103w(0);
+ wire_w_lg_sink6_valid1125w(0) <= sink6_valid AND wire_w_sink6_data_range1124w(0);
+ wire_w_lg_sink6_valid1146w(0) <= sink6_valid AND wire_w_sink6_data_range1145w(0);
+ wire_w_lg_sink6_valid1167w(0) <= sink6_valid AND wire_w_sink6_data_range1166w(0);
+ wire_w_lg_sink6_valid1188w(0) <= sink6_valid AND wire_w_sink6_data_range1187w(0);
+ wire_w_lg_sink6_valid1209w(0) <= sink6_valid AND wire_w_sink6_data_range1208w(0);
+ wire_w_lg_sink6_valid1230w(0) <= sink6_valid AND wire_w_sink6_data_range1229w(0);
+ wire_w_lg_sink6_valid1251w(0) <= sink6_valid AND wire_w_sink6_data_range1250w(0);
+ wire_w_lg_sink6_valid1272w(0) <= sink6_valid AND wire_w_sink6_data_range1271w(0);
+ wire_w_lg_sink6_valid138w(0) <= sink6_valid AND wire_w_sink6_data_range137w(0);
+ wire_w_lg_sink6_valid1293w(0) <= sink6_valid AND wire_w_sink6_data_range1292w(0);
+ wire_w_lg_sink6_valid1314w(0) <= sink6_valid AND wire_w_sink6_data_range1313w(0);
+ wire_w_lg_sink6_valid1335w(0) <= sink6_valid AND wire_w_sink6_data_range1334w(0);
+ wire_w_lg_sink6_valid1356w(0) <= sink6_valid AND wire_w_sink6_data_range1355w(0);
+ wire_w_lg_sink6_valid1377w(0) <= sink6_valid AND wire_w_sink6_data_range1376w(0);
+ wire_w_lg_sink6_valid1398w(0) <= sink6_valid AND wire_w_sink6_data_range1397w(0);
+ wire_w_lg_sink6_valid1419w(0) <= sink6_valid AND wire_w_sink6_data_range1418w(0);
+ wire_w_lg_sink6_valid1440w(0) <= sink6_valid AND wire_w_sink6_data_range1439w(0);
+ wire_w_lg_sink6_valid1461w(0) <= sink6_valid AND wire_w_sink6_data_range1460w(0);
+ wire_w_lg_sink6_valid159w(0) <= sink6_valid AND wire_w_sink6_data_range158w(0);
+ wire_w_lg_sink6_valid180w(0) <= sink6_valid AND wire_w_sink6_data_range179w(0);
+ wire_w_lg_sink6_valid201w(0) <= sink6_valid AND wire_w_sink6_data_range200w(0);
+ wire_w_lg_sink6_valid222w(0) <= sink6_valid AND wire_w_sink6_data_range221w(0);
+ wire_w_lg_w_lg_sink0_valid1465w1468w(0) <= wire_w_lg_sink0_valid1465w(0) OR wire_w_lg_sink1_valid1467w(0);
+ wire_w_lg_w_lg_sink0_valid1487w1490w(0) <= wire_w_lg_sink0_valid1487w(0) OR wire_w_lg_sink1_valid1489w(0);
+ wire_w_lg_w_lg_sink0_valid1508w1511w(0) <= wire_w_lg_sink0_valid1508w(0) OR wire_w_lg_sink1_valid1510w(0);
+ wire_w_lg_w_lg_sink0_valid1529w1532w(0) <= wire_w_lg_sink0_valid1529w(0) OR wire_w_lg_sink1_valid1531w(0);
+ wire_w_lg_w_lg_sink0_valid1550w1553w(0) <= wire_w_lg_sink0_valid1550w(0) OR wire_w_lg_sink1_valid1552w(0);
+ wire_w_lg_w_lg_sink0_valid1571w1574w(0) <= wire_w_lg_sink0_valid1571w(0) OR wire_w_lg_sink1_valid1573w(0);
+ wire_w_lg_w_lg_sink0_valid1592w1595w(0) <= wire_w_lg_sink0_valid1592w(0) OR wire_w_lg_sink1_valid1594w(0);
+ wire_w_lg_w_lg_sink0_valid15w18w(0) <= wire_w_lg_sink0_valid15w(0) OR wire_w_lg_sink1_valid17w(0);
+ wire_w_lg_w_lg_sink0_valid226w229w(0) <= wire_w_lg_sink0_valid226w(0) OR wire_w_lg_sink1_valid228w(0);
+ wire_w_lg_w_lg_sink0_valid247w250w(0) <= wire_w_lg_sink0_valid247w(0) OR wire_w_lg_sink1_valid249w(0);
+ wire_w_lg_w_lg_sink0_valid268w271w(0) <= wire_w_lg_sink0_valid268w(0) OR wire_w_lg_sink1_valid270w(0);
+ wire_w_lg_w_lg_sink0_valid289w292w(0) <= wire_w_lg_sink0_valid289w(0) OR wire_w_lg_sink1_valid291w(0);
+ wire_w_lg_w_lg_sink0_valid310w313w(0) <= wire_w_lg_sink0_valid310w(0) OR wire_w_lg_sink1_valid312w(0);
+ wire_w_lg_w_lg_sink0_valid331w334w(0) <= wire_w_lg_sink0_valid331w(0) OR wire_w_lg_sink1_valid333w(0);
+ wire_w_lg_w_lg_sink0_valid352w355w(0) <= wire_w_lg_sink0_valid352w(0) OR wire_w_lg_sink1_valid354w(0);
+ wire_w_lg_w_lg_sink0_valid373w376w(0) <= wire_w_lg_sink0_valid373w(0) OR wire_w_lg_sink1_valid375w(0);
+ wire_w_lg_w_lg_sink0_valid394w397w(0) <= wire_w_lg_sink0_valid394w(0) OR wire_w_lg_sink1_valid396w(0);
+ wire_w_lg_w_lg_sink0_valid415w418w(0) <= wire_w_lg_sink0_valid415w(0) OR wire_w_lg_sink1_valid417w(0);
+ wire_w_lg_w_lg_sink0_valid37w40w(0) <= wire_w_lg_sink0_valid37w(0) OR wire_w_lg_sink1_valid39w(0);
+ wire_w_lg_w_lg_sink0_valid436w439w(0) <= wire_w_lg_sink0_valid436w(0) OR wire_w_lg_sink1_valid438w(0);
+ wire_w_lg_w_lg_sink0_valid457w460w(0) <= wire_w_lg_sink0_valid457w(0) OR wire_w_lg_sink1_valid459w(0);
+ wire_w_lg_w_lg_sink0_valid478w481w(0) <= wire_w_lg_sink0_valid478w(0) OR wire_w_lg_sink1_valid480w(0);
+ wire_w_lg_w_lg_sink0_valid499w502w(0) <= wire_w_lg_sink0_valid499w(0) OR wire_w_lg_sink1_valid501w(0);
+ wire_w_lg_w_lg_sink0_valid520w523w(0) <= wire_w_lg_sink0_valid520w(0) OR wire_w_lg_sink1_valid522w(0);
+ wire_w_lg_w_lg_sink0_valid541w544w(0) <= wire_w_lg_sink0_valid541w(0) OR wire_w_lg_sink1_valid543w(0);
+ wire_w_lg_w_lg_sink0_valid562w565w(0) <= wire_w_lg_sink0_valid562w(0) OR wire_w_lg_sink1_valid564w(0);
+ wire_w_lg_w_lg_sink0_valid583w586w(0) <= wire_w_lg_sink0_valid583w(0) OR wire_w_lg_sink1_valid585w(0);
+ wire_w_lg_w_lg_sink0_valid604w607w(0) <= wire_w_lg_sink0_valid604w(0) OR wire_w_lg_sink1_valid606w(0);
+ wire_w_lg_w_lg_sink0_valid625w628w(0) <= wire_w_lg_sink0_valid625w(0) OR wire_w_lg_sink1_valid627w(0);
+ wire_w_lg_w_lg_sink0_valid58w61w(0) <= wire_w_lg_sink0_valid58w(0) OR wire_w_lg_sink1_valid60w(0);
+ wire_w_lg_w_lg_sink0_valid646w649w(0) <= wire_w_lg_sink0_valid646w(0) OR wire_w_lg_sink1_valid648w(0);
+ wire_w_lg_w_lg_sink0_valid667w670w(0) <= wire_w_lg_sink0_valid667w(0) OR wire_w_lg_sink1_valid669w(0);
+ wire_w_lg_w_lg_sink0_valid688w691w(0) <= wire_w_lg_sink0_valid688w(0) OR wire_w_lg_sink1_valid690w(0);
+ wire_w_lg_w_lg_sink0_valid709w712w(0) <= wire_w_lg_sink0_valid709w(0) OR wire_w_lg_sink1_valid711w(0);
+ wire_w_lg_w_lg_sink0_valid730w733w(0) <= wire_w_lg_sink0_valid730w(0) OR wire_w_lg_sink1_valid732w(0);
+ wire_w_lg_w_lg_sink0_valid751w754w(0) <= wire_w_lg_sink0_valid751w(0) OR wire_w_lg_sink1_valid753w(0);
+ wire_w_lg_w_lg_sink0_valid772w775w(0) <= wire_w_lg_sink0_valid772w(0) OR wire_w_lg_sink1_valid774w(0);
+ wire_w_lg_w_lg_sink0_valid793w796w(0) <= wire_w_lg_sink0_valid793w(0) OR wire_w_lg_sink1_valid795w(0);
+ wire_w_lg_w_lg_sink0_valid814w817w(0) <= wire_w_lg_sink0_valid814w(0) OR wire_w_lg_sink1_valid816w(0);
+ wire_w_lg_w_lg_sink0_valid835w838w(0) <= wire_w_lg_sink0_valid835w(0) OR wire_w_lg_sink1_valid837w(0);
+ wire_w_lg_w_lg_sink0_valid79w82w(0) <= wire_w_lg_sink0_valid79w(0) OR wire_w_lg_sink1_valid81w(0);
+ wire_w_lg_w_lg_sink0_valid856w859w(0) <= wire_w_lg_sink0_valid856w(0) OR wire_w_lg_sink1_valid858w(0);
+ wire_w_lg_w_lg_sink0_valid877w880w(0) <= wire_w_lg_sink0_valid877w(0) OR wire_w_lg_sink1_valid879w(0);
+ wire_w_lg_w_lg_sink0_valid898w901w(0) <= wire_w_lg_sink0_valid898w(0) OR wire_w_lg_sink1_valid900w(0);
+ wire_w_lg_w_lg_sink0_valid919w922w(0) <= wire_w_lg_sink0_valid919w(0) OR wire_w_lg_sink1_valid921w(0);
+ wire_w_lg_w_lg_sink0_valid940w943w(0) <= wire_w_lg_sink0_valid940w(0) OR wire_w_lg_sink1_valid942w(0);
+ wire_w_lg_w_lg_sink0_valid961w964w(0) <= wire_w_lg_sink0_valid961w(0) OR wire_w_lg_sink1_valid963w(0);
+ wire_w_lg_w_lg_sink0_valid982w985w(0) <= wire_w_lg_sink0_valid982w(0) OR wire_w_lg_sink1_valid984w(0);
+ wire_w_lg_w_lg_sink0_valid1003w1006w(0) <= wire_w_lg_sink0_valid1003w(0) OR wire_w_lg_sink1_valid1005w(0);
+ wire_w_lg_w_lg_sink0_valid1024w1027w(0) <= wire_w_lg_sink0_valid1024w(0) OR wire_w_lg_sink1_valid1026w(0);
+ wire_w_lg_w_lg_sink0_valid1045w1048w(0) <= wire_w_lg_sink0_valid1045w(0) OR wire_w_lg_sink1_valid1047w(0);
+ wire_w_lg_w_lg_sink0_valid100w103w(0) <= wire_w_lg_sink0_valid100w(0) OR wire_w_lg_sink1_valid102w(0);
+ wire_w_lg_w_lg_sink0_valid1066w1069w(0) <= wire_w_lg_sink0_valid1066w(0) OR wire_w_lg_sink1_valid1068w(0);
+ wire_w_lg_w_lg_sink0_valid1087w1090w(0) <= wire_w_lg_sink0_valid1087w(0) OR wire_w_lg_sink1_valid1089w(0);
+ wire_w_lg_w_lg_sink0_valid1108w1111w(0) <= wire_w_lg_sink0_valid1108w(0) OR wire_w_lg_sink1_valid1110w(0);
+ wire_w_lg_w_lg_sink0_valid1129w1132w(0) <= wire_w_lg_sink0_valid1129w(0) OR wire_w_lg_sink1_valid1131w(0);
+ wire_w_lg_w_lg_sink0_valid1150w1153w(0) <= wire_w_lg_sink0_valid1150w(0) OR wire_w_lg_sink1_valid1152w(0);
+ wire_w_lg_w_lg_sink0_valid1171w1174w(0) <= wire_w_lg_sink0_valid1171w(0) OR wire_w_lg_sink1_valid1173w(0);
+ wire_w_lg_w_lg_sink0_valid1192w1195w(0) <= wire_w_lg_sink0_valid1192w(0) OR wire_w_lg_sink1_valid1194w(0);
+ wire_w_lg_w_lg_sink0_valid1213w1216w(0) <= wire_w_lg_sink0_valid1213w(0) OR wire_w_lg_sink1_valid1215w(0);
+ wire_w_lg_w_lg_sink0_valid1234w1237w(0) <= wire_w_lg_sink0_valid1234w(0) OR wire_w_lg_sink1_valid1236w(0);
+ wire_w_lg_w_lg_sink0_valid1255w1258w(0) <= wire_w_lg_sink0_valid1255w(0) OR wire_w_lg_sink1_valid1257w(0);
+ wire_w_lg_w_lg_sink0_valid121w124w(0) <= wire_w_lg_sink0_valid121w(0) OR wire_w_lg_sink1_valid123w(0);
+ wire_w_lg_w_lg_sink0_valid1276w1279w(0) <= wire_w_lg_sink0_valid1276w(0) OR wire_w_lg_sink1_valid1278w(0);
+ wire_w_lg_w_lg_sink0_valid1297w1300w(0) <= wire_w_lg_sink0_valid1297w(0) OR wire_w_lg_sink1_valid1299w(0);
+ wire_w_lg_w_lg_sink0_valid1318w1321w(0) <= wire_w_lg_sink0_valid1318w(0) OR wire_w_lg_sink1_valid1320w(0);
+ wire_w_lg_w_lg_sink0_valid1339w1342w(0) <= wire_w_lg_sink0_valid1339w(0) OR wire_w_lg_sink1_valid1341w(0);
+ wire_w_lg_w_lg_sink0_valid1360w1363w(0) <= wire_w_lg_sink0_valid1360w(0) OR wire_w_lg_sink1_valid1362w(0);
+ wire_w_lg_w_lg_sink0_valid1381w1384w(0) <= wire_w_lg_sink0_valid1381w(0) OR wire_w_lg_sink1_valid1383w(0);
+ wire_w_lg_w_lg_sink0_valid1402w1405w(0) <= wire_w_lg_sink0_valid1402w(0) OR wire_w_lg_sink1_valid1404w(0);
+ wire_w_lg_w_lg_sink0_valid1423w1426w(0) <= wire_w_lg_sink0_valid1423w(0) OR wire_w_lg_sink1_valid1425w(0);
+ wire_w_lg_w_lg_sink0_valid1444w1447w(0) <= wire_w_lg_sink0_valid1444w(0) OR wire_w_lg_sink1_valid1446w(0);
+ wire_w_lg_w_lg_sink0_valid142w145w(0) <= wire_w_lg_sink0_valid142w(0) OR wire_w_lg_sink1_valid144w(0);
+ wire_w_lg_w_lg_sink0_valid163w166w(0) <= wire_w_lg_sink0_valid163w(0) OR wire_w_lg_sink1_valid165w(0);
+ wire_w_lg_w_lg_sink0_valid184w187w(0) <= wire_w_lg_sink0_valid184w(0) OR wire_w_lg_sink1_valid186w(0);
+ wire_w_lg_w_lg_sink0_valid205w208w(0) <= wire_w_lg_sink0_valid205w(0) OR wire_w_lg_sink1_valid207w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid1465w1468w1471w(0) <= wire_w_lg_w_lg_sink0_valid1465w1468w(0) OR wire_w_lg_sink2_valid1470w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid1487w1490w1493w(0) <= wire_w_lg_w_lg_sink0_valid1487w1490w(0) OR wire_w_lg_sink2_valid1492w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid1508w1511w1514w(0) <= wire_w_lg_w_lg_sink0_valid1508w1511w(0) OR wire_w_lg_sink2_valid1513w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid1529w1532w1535w(0) <= wire_w_lg_w_lg_sink0_valid1529w1532w(0) OR wire_w_lg_sink2_valid1534w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid1550w1553w1556w(0) <= wire_w_lg_w_lg_sink0_valid1550w1553w(0) OR wire_w_lg_sink2_valid1555w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid1571w1574w1577w(0) <= wire_w_lg_w_lg_sink0_valid1571w1574w(0) OR wire_w_lg_sink2_valid1576w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid1592w1595w1598w(0) <= wire_w_lg_w_lg_sink0_valid1592w1595w(0) OR wire_w_lg_sink2_valid1597w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid15w18w21w(0) <= wire_w_lg_w_lg_sink0_valid15w18w(0) OR wire_w_lg_sink2_valid20w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid226w229w232w(0) <= wire_w_lg_w_lg_sink0_valid226w229w(0) OR wire_w_lg_sink2_valid231w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid247w250w253w(0) <= wire_w_lg_w_lg_sink0_valid247w250w(0) OR wire_w_lg_sink2_valid252w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid268w271w274w(0) <= wire_w_lg_w_lg_sink0_valid268w271w(0) OR wire_w_lg_sink2_valid273w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid289w292w295w(0) <= wire_w_lg_w_lg_sink0_valid289w292w(0) OR wire_w_lg_sink2_valid294w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid310w313w316w(0) <= wire_w_lg_w_lg_sink0_valid310w313w(0) OR wire_w_lg_sink2_valid315w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid331w334w337w(0) <= wire_w_lg_w_lg_sink0_valid331w334w(0) OR wire_w_lg_sink2_valid336w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid352w355w358w(0) <= wire_w_lg_w_lg_sink0_valid352w355w(0) OR wire_w_lg_sink2_valid357w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid373w376w379w(0) <= wire_w_lg_w_lg_sink0_valid373w376w(0) OR wire_w_lg_sink2_valid378w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid394w397w400w(0) <= wire_w_lg_w_lg_sink0_valid394w397w(0) OR wire_w_lg_sink2_valid399w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid415w418w421w(0) <= wire_w_lg_w_lg_sink0_valid415w418w(0) OR wire_w_lg_sink2_valid420w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid37w40w43w(0) <= wire_w_lg_w_lg_sink0_valid37w40w(0) OR wire_w_lg_sink2_valid42w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid436w439w442w(0) <= wire_w_lg_w_lg_sink0_valid436w439w(0) OR wire_w_lg_sink2_valid441w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid457w460w463w(0) <= wire_w_lg_w_lg_sink0_valid457w460w(0) OR wire_w_lg_sink2_valid462w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid478w481w484w(0) <= wire_w_lg_w_lg_sink0_valid478w481w(0) OR wire_w_lg_sink2_valid483w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid499w502w505w(0) <= wire_w_lg_w_lg_sink0_valid499w502w(0) OR wire_w_lg_sink2_valid504w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid520w523w526w(0) <= wire_w_lg_w_lg_sink0_valid520w523w(0) OR wire_w_lg_sink2_valid525w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid541w544w547w(0) <= wire_w_lg_w_lg_sink0_valid541w544w(0) OR wire_w_lg_sink2_valid546w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid562w565w568w(0) <= wire_w_lg_w_lg_sink0_valid562w565w(0) OR wire_w_lg_sink2_valid567w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid583w586w589w(0) <= wire_w_lg_w_lg_sink0_valid583w586w(0) OR wire_w_lg_sink2_valid588w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid604w607w610w(0) <= wire_w_lg_w_lg_sink0_valid604w607w(0) OR wire_w_lg_sink2_valid609w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid625w628w631w(0) <= wire_w_lg_w_lg_sink0_valid625w628w(0) OR wire_w_lg_sink2_valid630w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid58w61w64w(0) <= wire_w_lg_w_lg_sink0_valid58w61w(0) OR wire_w_lg_sink2_valid63w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid646w649w652w(0) <= wire_w_lg_w_lg_sink0_valid646w649w(0) OR wire_w_lg_sink2_valid651w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid667w670w673w(0) <= wire_w_lg_w_lg_sink0_valid667w670w(0) OR wire_w_lg_sink2_valid672w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid688w691w694w(0) <= wire_w_lg_w_lg_sink0_valid688w691w(0) OR wire_w_lg_sink2_valid693w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid709w712w715w(0) <= wire_w_lg_w_lg_sink0_valid709w712w(0) OR wire_w_lg_sink2_valid714w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid730w733w736w(0) <= wire_w_lg_w_lg_sink0_valid730w733w(0) OR wire_w_lg_sink2_valid735w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid751w754w757w(0) <= wire_w_lg_w_lg_sink0_valid751w754w(0) OR wire_w_lg_sink2_valid756w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid772w775w778w(0) <= wire_w_lg_w_lg_sink0_valid772w775w(0) OR wire_w_lg_sink2_valid777w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid793w796w799w(0) <= wire_w_lg_w_lg_sink0_valid793w796w(0) OR wire_w_lg_sink2_valid798w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid814w817w820w(0) <= wire_w_lg_w_lg_sink0_valid814w817w(0) OR wire_w_lg_sink2_valid819w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid835w838w841w(0) <= wire_w_lg_w_lg_sink0_valid835w838w(0) OR wire_w_lg_sink2_valid840w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid79w82w85w(0) <= wire_w_lg_w_lg_sink0_valid79w82w(0) OR wire_w_lg_sink2_valid84w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid856w859w862w(0) <= wire_w_lg_w_lg_sink0_valid856w859w(0) OR wire_w_lg_sink2_valid861w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid877w880w883w(0) <= wire_w_lg_w_lg_sink0_valid877w880w(0) OR wire_w_lg_sink2_valid882w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid898w901w904w(0) <= wire_w_lg_w_lg_sink0_valid898w901w(0) OR wire_w_lg_sink2_valid903w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid919w922w925w(0) <= wire_w_lg_w_lg_sink0_valid919w922w(0) OR wire_w_lg_sink2_valid924w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid940w943w946w(0) <= wire_w_lg_w_lg_sink0_valid940w943w(0) OR wire_w_lg_sink2_valid945w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid961w964w967w(0) <= wire_w_lg_w_lg_sink0_valid961w964w(0) OR wire_w_lg_sink2_valid966w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid982w985w988w(0) <= wire_w_lg_w_lg_sink0_valid982w985w(0) OR wire_w_lg_sink2_valid987w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid1003w1006w1009w(0) <= wire_w_lg_w_lg_sink0_valid1003w1006w(0) OR wire_w_lg_sink2_valid1008w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid1024w1027w1030w(0) <= wire_w_lg_w_lg_sink0_valid1024w1027w(0) OR wire_w_lg_sink2_valid1029w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid1045w1048w1051w(0) <= wire_w_lg_w_lg_sink0_valid1045w1048w(0) OR wire_w_lg_sink2_valid1050w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid100w103w106w(0) <= wire_w_lg_w_lg_sink0_valid100w103w(0) OR wire_w_lg_sink2_valid105w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid1066w1069w1072w(0) <= wire_w_lg_w_lg_sink0_valid1066w1069w(0) OR wire_w_lg_sink2_valid1071w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid1087w1090w1093w(0) <= wire_w_lg_w_lg_sink0_valid1087w1090w(0) OR wire_w_lg_sink2_valid1092w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid1108w1111w1114w(0) <= wire_w_lg_w_lg_sink0_valid1108w1111w(0) OR wire_w_lg_sink2_valid1113w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid1129w1132w1135w(0) <= wire_w_lg_w_lg_sink0_valid1129w1132w(0) OR wire_w_lg_sink2_valid1134w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid1150w1153w1156w(0) <= wire_w_lg_w_lg_sink0_valid1150w1153w(0) OR wire_w_lg_sink2_valid1155w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid1171w1174w1177w(0) <= wire_w_lg_w_lg_sink0_valid1171w1174w(0) OR wire_w_lg_sink2_valid1176w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid1192w1195w1198w(0) <= wire_w_lg_w_lg_sink0_valid1192w1195w(0) OR wire_w_lg_sink2_valid1197w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid1213w1216w1219w(0) <= wire_w_lg_w_lg_sink0_valid1213w1216w(0) OR wire_w_lg_sink2_valid1218w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid1234w1237w1240w(0) <= wire_w_lg_w_lg_sink0_valid1234w1237w(0) OR wire_w_lg_sink2_valid1239w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid1255w1258w1261w(0) <= wire_w_lg_w_lg_sink0_valid1255w1258w(0) OR wire_w_lg_sink2_valid1260w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid121w124w127w(0) <= wire_w_lg_w_lg_sink0_valid121w124w(0) OR wire_w_lg_sink2_valid126w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid1276w1279w1282w(0) <= wire_w_lg_w_lg_sink0_valid1276w1279w(0) OR wire_w_lg_sink2_valid1281w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid1297w1300w1303w(0) <= wire_w_lg_w_lg_sink0_valid1297w1300w(0) OR wire_w_lg_sink2_valid1302w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid1318w1321w1324w(0) <= wire_w_lg_w_lg_sink0_valid1318w1321w(0) OR wire_w_lg_sink2_valid1323w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid1339w1342w1345w(0) <= wire_w_lg_w_lg_sink0_valid1339w1342w(0) OR wire_w_lg_sink2_valid1344w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid1360w1363w1366w(0) <= wire_w_lg_w_lg_sink0_valid1360w1363w(0) OR wire_w_lg_sink2_valid1365w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid1381w1384w1387w(0) <= wire_w_lg_w_lg_sink0_valid1381w1384w(0) OR wire_w_lg_sink2_valid1386w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid1402w1405w1408w(0) <= wire_w_lg_w_lg_sink0_valid1402w1405w(0) OR wire_w_lg_sink2_valid1407w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid1423w1426w1429w(0) <= wire_w_lg_w_lg_sink0_valid1423w1426w(0) OR wire_w_lg_sink2_valid1428w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid1444w1447w1450w(0) <= wire_w_lg_w_lg_sink0_valid1444w1447w(0) OR wire_w_lg_sink2_valid1449w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid142w145w148w(0) <= wire_w_lg_w_lg_sink0_valid142w145w(0) OR wire_w_lg_sink2_valid147w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid163w166w169w(0) <= wire_w_lg_w_lg_sink0_valid163w166w(0) OR wire_w_lg_sink2_valid168w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid184w187w190w(0) <= wire_w_lg_w_lg_sink0_valid184w187w(0) OR wire_w_lg_sink2_valid189w(0);
+ wire_w_lg_w_lg_w_lg_sink0_valid205w208w211w(0) <= wire_w_lg_w_lg_sink0_valid205w208w(0) OR wire_w_lg_sink2_valid210w(0);
+ wire_w1474w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid1465w1468w1471w(0) OR wire_w_lg_sink3_valid1473w(0);
+ wire_w1496w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid1487w1490w1493w(0) OR wire_w_lg_sink3_valid1495w(0);
+ wire_w1517w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid1508w1511w1514w(0) OR wire_w_lg_sink3_valid1516w(0);
+ wire_w1538w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid1529w1532w1535w(0) OR wire_w_lg_sink3_valid1537w(0);
+ wire_w1559w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid1550w1553w1556w(0) OR wire_w_lg_sink3_valid1558w(0);
+ wire_w1580w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid1571w1574w1577w(0) OR wire_w_lg_sink3_valid1579w(0);
+ wire_w1601w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid1592w1595w1598w(0) OR wire_w_lg_sink3_valid1600w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_sink0_valid15w18w21w24w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid15w18w21w(0) OR wire_w_lg_sink3_valid23w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_sink0_valid226w229w232w235w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid226w229w232w(0) OR wire_w_lg_sink3_valid234w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_sink0_valid247w250w253w256w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid247w250w253w(0) OR wire_w_lg_sink3_valid255w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_sink0_valid268w271w274w277w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid268w271w274w(0) OR wire_w_lg_sink3_valid276w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_sink0_valid289w292w295w298w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid289w292w295w(0) OR wire_w_lg_sink3_valid297w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_sink0_valid310w313w316w319w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid310w313w316w(0) OR wire_w_lg_sink3_valid318w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_sink0_valid331w334w337w340w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid331w334w337w(0) OR wire_w_lg_sink3_valid339w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_sink0_valid352w355w358w361w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid352w355w358w(0) OR wire_w_lg_sink3_valid360w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_sink0_valid373w376w379w382w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid373w376w379w(0) OR wire_w_lg_sink3_valid381w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_sink0_valid394w397w400w403w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid394w397w400w(0) OR wire_w_lg_sink3_valid402w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_sink0_valid415w418w421w424w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid415w418w421w(0) OR wire_w_lg_sink3_valid423w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_sink0_valid37w40w43w46w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid37w40w43w(0) OR wire_w_lg_sink3_valid45w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_sink0_valid436w439w442w445w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid436w439w442w(0) OR wire_w_lg_sink3_valid444w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_sink0_valid457w460w463w466w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid457w460w463w(0) OR wire_w_lg_sink3_valid465w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_sink0_valid478w481w484w487w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid478w481w484w(0) OR wire_w_lg_sink3_valid486w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_sink0_valid499w502w505w508w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid499w502w505w(0) OR wire_w_lg_sink3_valid507w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_sink0_valid520w523w526w529w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid520w523w526w(0) OR wire_w_lg_sink3_valid528w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_sink0_valid541w544w547w550w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid541w544w547w(0) OR wire_w_lg_sink3_valid549w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_sink0_valid562w565w568w571w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid562w565w568w(0) OR wire_w_lg_sink3_valid570w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_sink0_valid583w586w589w592w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid583w586w589w(0) OR wire_w_lg_sink3_valid591w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_sink0_valid604w607w610w613w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid604w607w610w(0) OR wire_w_lg_sink3_valid612w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_sink0_valid625w628w631w634w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid625w628w631w(0) OR wire_w_lg_sink3_valid633w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_sink0_valid58w61w64w67w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid58w61w64w(0) OR wire_w_lg_sink3_valid66w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_sink0_valid646w649w652w655w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid646w649w652w(0) OR wire_w_lg_sink3_valid654w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_sink0_valid667w670w673w676w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid667w670w673w(0) OR wire_w_lg_sink3_valid675w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_sink0_valid688w691w694w697w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid688w691w694w(0) OR wire_w_lg_sink3_valid696w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_sink0_valid709w712w715w718w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid709w712w715w(0) OR wire_w_lg_sink3_valid717w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_sink0_valid730w733w736w739w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid730w733w736w(0) OR wire_w_lg_sink3_valid738w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_sink0_valid751w754w757w760w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid751w754w757w(0) OR wire_w_lg_sink3_valid759w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_sink0_valid772w775w778w781w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid772w775w778w(0) OR wire_w_lg_sink3_valid780w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_sink0_valid793w796w799w802w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid793w796w799w(0) OR wire_w_lg_sink3_valid801w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_sink0_valid814w817w820w823w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid814w817w820w(0) OR wire_w_lg_sink3_valid822w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_sink0_valid835w838w841w844w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid835w838w841w(0) OR wire_w_lg_sink3_valid843w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_sink0_valid79w82w85w88w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid79w82w85w(0) OR wire_w_lg_sink3_valid87w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_sink0_valid856w859w862w865w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid856w859w862w(0) OR wire_w_lg_sink3_valid864w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_sink0_valid877w880w883w886w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid877w880w883w(0) OR wire_w_lg_sink3_valid885w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_sink0_valid898w901w904w907w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid898w901w904w(0) OR wire_w_lg_sink3_valid906w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_sink0_valid919w922w925w928w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid919w922w925w(0) OR wire_w_lg_sink3_valid927w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_sink0_valid940w943w946w949w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid940w943w946w(0) OR wire_w_lg_sink3_valid948w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_sink0_valid961w964w967w970w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid961w964w967w(0) OR wire_w_lg_sink3_valid969w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_sink0_valid982w985w988w991w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid982w985w988w(0) OR wire_w_lg_sink3_valid990w(0);
+ wire_w1012w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid1003w1006w1009w(0) OR wire_w_lg_sink3_valid1011w(0);
+ wire_w1033w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid1024w1027w1030w(0) OR wire_w_lg_sink3_valid1032w(0);
+ wire_w1054w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid1045w1048w1051w(0) OR wire_w_lg_sink3_valid1053w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_sink0_valid100w103w106w109w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid100w103w106w(0) OR wire_w_lg_sink3_valid108w(0);
+ wire_w1075w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid1066w1069w1072w(0) OR wire_w_lg_sink3_valid1074w(0);
+ wire_w1096w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid1087w1090w1093w(0) OR wire_w_lg_sink3_valid1095w(0);
+ wire_w1117w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid1108w1111w1114w(0) OR wire_w_lg_sink3_valid1116w(0);
+ wire_w1138w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid1129w1132w1135w(0) OR wire_w_lg_sink3_valid1137w(0);
+ wire_w1159w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid1150w1153w1156w(0) OR wire_w_lg_sink3_valid1158w(0);
+ wire_w1180w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid1171w1174w1177w(0) OR wire_w_lg_sink3_valid1179w(0);
+ wire_w1201w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid1192w1195w1198w(0) OR wire_w_lg_sink3_valid1200w(0);
+ wire_w1222w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid1213w1216w1219w(0) OR wire_w_lg_sink3_valid1221w(0);
+ wire_w1243w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid1234w1237w1240w(0) OR wire_w_lg_sink3_valid1242w(0);
+ wire_w1264w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid1255w1258w1261w(0) OR wire_w_lg_sink3_valid1263w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_sink0_valid121w124w127w130w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid121w124w127w(0) OR wire_w_lg_sink3_valid129w(0);
+ wire_w1285w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid1276w1279w1282w(0) OR wire_w_lg_sink3_valid1284w(0);
+ wire_w1306w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid1297w1300w1303w(0) OR wire_w_lg_sink3_valid1305w(0);
+ wire_w1327w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid1318w1321w1324w(0) OR wire_w_lg_sink3_valid1326w(0);
+ wire_w1348w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid1339w1342w1345w(0) OR wire_w_lg_sink3_valid1347w(0);
+ wire_w1369w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid1360w1363w1366w(0) OR wire_w_lg_sink3_valid1368w(0);
+ wire_w1390w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid1381w1384w1387w(0) OR wire_w_lg_sink3_valid1389w(0);
+ wire_w1411w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid1402w1405w1408w(0) OR wire_w_lg_sink3_valid1410w(0);
+ wire_w1432w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid1423w1426w1429w(0) OR wire_w_lg_sink3_valid1431w(0);
+ wire_w1453w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid1444w1447w1450w(0) OR wire_w_lg_sink3_valid1452w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_sink0_valid142w145w148w151w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid142w145w148w(0) OR wire_w_lg_sink3_valid150w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_sink0_valid163w166w169w172w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid163w166w169w(0) OR wire_w_lg_sink3_valid171w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_sink0_valid184w187w190w193w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid184w187w190w(0) OR wire_w_lg_sink3_valid192w(0);
+ wire_w_lg_w_lg_w_lg_w_lg_sink0_valid205w208w211w214w(0) <= wire_w_lg_w_lg_w_lg_sink0_valid205w208w211w(0) OR wire_w_lg_sink3_valid213w(0);
+ wire_w_lg_w1474w1477w(0) <= wire_w1474w(0) OR wire_w_lg_sink4_valid1476w(0);
+ wire_w_lg_w1496w1499w(0) <= wire_w1496w(0) OR wire_w_lg_sink4_valid1498w(0);
+ wire_w_lg_w1517w1520w(0) <= wire_w1517w(0) OR wire_w_lg_sink4_valid1519w(0);
+ wire_w_lg_w1538w1541w(0) <= wire_w1538w(0) OR wire_w_lg_sink4_valid1540w(0);
+ wire_w_lg_w1559w1562w(0) <= wire_w1559w(0) OR wire_w_lg_sink4_valid1561w(0);
+ wire_w_lg_w1580w1583w(0) <= wire_w1580w(0) OR wire_w_lg_sink4_valid1582w(0);
+ wire_w_lg_w1601w1604w(0) <= wire_w1601w(0) OR wire_w_lg_sink4_valid1603w(0);
+ wire_w27w(0) <= wire_w_lg_w_lg_w_lg_w_lg_sink0_valid15w18w21w24w(0) OR wire_w_lg_sink4_valid26w(0);
+ wire_w238w(0) <= wire_w_lg_w_lg_w_lg_w_lg_sink0_valid226w229w232w235w(0) OR wire_w_lg_sink4_valid237w(0);
+ wire_w259w(0) <= wire_w_lg_w_lg_w_lg_w_lg_sink0_valid247w250w253w256w(0) OR wire_w_lg_sink4_valid258w(0);
+ wire_w280w(0) <= wire_w_lg_w_lg_w_lg_w_lg_sink0_valid268w271w274w277w(0) OR wire_w_lg_sink4_valid279w(0);
+ wire_w301w(0) <= wire_w_lg_w_lg_w_lg_w_lg_sink0_valid289w292w295w298w(0) OR wire_w_lg_sink4_valid300w(0);
+ wire_w322w(0) <= wire_w_lg_w_lg_w_lg_w_lg_sink0_valid310w313w316w319w(0) OR wire_w_lg_sink4_valid321w(0);
+ wire_w343w(0) <= wire_w_lg_w_lg_w_lg_w_lg_sink0_valid331w334w337w340w(0) OR wire_w_lg_sink4_valid342w(0);
+ wire_w364w(0) <= wire_w_lg_w_lg_w_lg_w_lg_sink0_valid352w355w358w361w(0) OR wire_w_lg_sink4_valid363w(0);
+ wire_w385w(0) <= wire_w_lg_w_lg_w_lg_w_lg_sink0_valid373w376w379w382w(0) OR wire_w_lg_sink4_valid384w(0);
+ wire_w406w(0) <= wire_w_lg_w_lg_w_lg_w_lg_sink0_valid394w397w400w403w(0) OR wire_w_lg_sink4_valid405w(0);
+ wire_w427w(0) <= wire_w_lg_w_lg_w_lg_w_lg_sink0_valid415w418w421w424w(0) OR wire_w_lg_sink4_valid426w(0);
+ wire_w49w(0) <= wire_w_lg_w_lg_w_lg_w_lg_sink0_valid37w40w43w46w(0) OR wire_w_lg_sink4_valid48w(0);
+ wire_w448w(0) <= wire_w_lg_w_lg_w_lg_w_lg_sink0_valid436w439w442w445w(0) OR wire_w_lg_sink4_valid447w(0);
+ wire_w469w(0) <= wire_w_lg_w_lg_w_lg_w_lg_sink0_valid457w460w463w466w(0) OR wire_w_lg_sink4_valid468w(0);
+ wire_w490w(0) <= wire_w_lg_w_lg_w_lg_w_lg_sink0_valid478w481w484w487w(0) OR wire_w_lg_sink4_valid489w(0);
+ wire_w511w(0) <= wire_w_lg_w_lg_w_lg_w_lg_sink0_valid499w502w505w508w(0) OR wire_w_lg_sink4_valid510w(0);
+ wire_w532w(0) <= wire_w_lg_w_lg_w_lg_w_lg_sink0_valid520w523w526w529w(0) OR wire_w_lg_sink4_valid531w(0);
+ wire_w553w(0) <= wire_w_lg_w_lg_w_lg_w_lg_sink0_valid541w544w547w550w(0) OR wire_w_lg_sink4_valid552w(0);
+ wire_w574w(0) <= wire_w_lg_w_lg_w_lg_w_lg_sink0_valid562w565w568w571w(0) OR wire_w_lg_sink4_valid573w(0);
+ wire_w595w(0) <= wire_w_lg_w_lg_w_lg_w_lg_sink0_valid583w586w589w592w(0) OR wire_w_lg_sink4_valid594w(0);
+ wire_w616w(0) <= wire_w_lg_w_lg_w_lg_w_lg_sink0_valid604w607w610w613w(0) OR wire_w_lg_sink4_valid615w(0);
+ wire_w637w(0) <= wire_w_lg_w_lg_w_lg_w_lg_sink0_valid625w628w631w634w(0) OR wire_w_lg_sink4_valid636w(0);
+ wire_w70w(0) <= wire_w_lg_w_lg_w_lg_w_lg_sink0_valid58w61w64w67w(0) OR wire_w_lg_sink4_valid69w(0);
+ wire_w658w(0) <= wire_w_lg_w_lg_w_lg_w_lg_sink0_valid646w649w652w655w(0) OR wire_w_lg_sink4_valid657w(0);
+ wire_w679w(0) <= wire_w_lg_w_lg_w_lg_w_lg_sink0_valid667w670w673w676w(0) OR wire_w_lg_sink4_valid678w(0);
+ wire_w700w(0) <= wire_w_lg_w_lg_w_lg_w_lg_sink0_valid688w691w694w697w(0) OR wire_w_lg_sink4_valid699w(0);
+ wire_w721w(0) <= wire_w_lg_w_lg_w_lg_w_lg_sink0_valid709w712w715w718w(0) OR wire_w_lg_sink4_valid720w(0);
+ wire_w742w(0) <= wire_w_lg_w_lg_w_lg_w_lg_sink0_valid730w733w736w739w(0) OR wire_w_lg_sink4_valid741w(0);
+ wire_w763w(0) <= wire_w_lg_w_lg_w_lg_w_lg_sink0_valid751w754w757w760w(0) OR wire_w_lg_sink4_valid762w(0);
+ wire_w784w(0) <= wire_w_lg_w_lg_w_lg_w_lg_sink0_valid772w775w778w781w(0) OR wire_w_lg_sink4_valid783w(0);
+ wire_w805w(0) <= wire_w_lg_w_lg_w_lg_w_lg_sink0_valid793w796w799w802w(0) OR wire_w_lg_sink4_valid804w(0);
+ wire_w826w(0) <= wire_w_lg_w_lg_w_lg_w_lg_sink0_valid814w817w820w823w(0) OR wire_w_lg_sink4_valid825w(0);
+ wire_w847w(0) <= wire_w_lg_w_lg_w_lg_w_lg_sink0_valid835w838w841w844w(0) OR wire_w_lg_sink4_valid846w(0);
+ wire_w91w(0) <= wire_w_lg_w_lg_w_lg_w_lg_sink0_valid79w82w85w88w(0) OR wire_w_lg_sink4_valid90w(0);
+ wire_w868w(0) <= wire_w_lg_w_lg_w_lg_w_lg_sink0_valid856w859w862w865w(0) OR wire_w_lg_sink4_valid867w(0);
+ wire_w889w(0) <= wire_w_lg_w_lg_w_lg_w_lg_sink0_valid877w880w883w886w(0) OR wire_w_lg_sink4_valid888w(0);
+ wire_w910w(0) <= wire_w_lg_w_lg_w_lg_w_lg_sink0_valid898w901w904w907w(0) OR wire_w_lg_sink4_valid909w(0);
+ wire_w931w(0) <= wire_w_lg_w_lg_w_lg_w_lg_sink0_valid919w922w925w928w(0) OR wire_w_lg_sink4_valid930w(0);
+ wire_w952w(0) <= wire_w_lg_w_lg_w_lg_w_lg_sink0_valid940w943w946w949w(0) OR wire_w_lg_sink4_valid951w(0);
+ wire_w973w(0) <= wire_w_lg_w_lg_w_lg_w_lg_sink0_valid961w964w967w970w(0) OR wire_w_lg_sink4_valid972w(0);
+ wire_w994w(0) <= wire_w_lg_w_lg_w_lg_w_lg_sink0_valid982w985w988w991w(0) OR wire_w_lg_sink4_valid993w(0);
+ wire_w_lg_w1012w1015w(0) <= wire_w1012w(0) OR wire_w_lg_sink4_valid1014w(0);
+ wire_w_lg_w1033w1036w(0) <= wire_w1033w(0) OR wire_w_lg_sink4_valid1035w(0);
+ wire_w_lg_w1054w1057w(0) <= wire_w1054w(0) OR wire_w_lg_sink4_valid1056w(0);
+ wire_w112w(0) <= wire_w_lg_w_lg_w_lg_w_lg_sink0_valid100w103w106w109w(0) OR wire_w_lg_sink4_valid111w(0);
+ wire_w_lg_w1075w1078w(0) <= wire_w1075w(0) OR wire_w_lg_sink4_valid1077w(0);
+ wire_w_lg_w1096w1099w(0) <= wire_w1096w(0) OR wire_w_lg_sink4_valid1098w(0);
+ wire_w_lg_w1117w1120w(0) <= wire_w1117w(0) OR wire_w_lg_sink4_valid1119w(0);
+ wire_w_lg_w1138w1141w(0) <= wire_w1138w(0) OR wire_w_lg_sink4_valid1140w(0);
+ wire_w_lg_w1159w1162w(0) <= wire_w1159w(0) OR wire_w_lg_sink4_valid1161w(0);
+ wire_w_lg_w1180w1183w(0) <= wire_w1180w(0) OR wire_w_lg_sink4_valid1182w(0);
+ wire_w_lg_w1201w1204w(0) <= wire_w1201w(0) OR wire_w_lg_sink4_valid1203w(0);
+ wire_w_lg_w1222w1225w(0) <= wire_w1222w(0) OR wire_w_lg_sink4_valid1224w(0);
+ wire_w_lg_w1243w1246w(0) <= wire_w1243w(0) OR wire_w_lg_sink4_valid1245w(0);
+ wire_w_lg_w1264w1267w(0) <= wire_w1264w(0) OR wire_w_lg_sink4_valid1266w(0);
+ wire_w133w(0) <= wire_w_lg_w_lg_w_lg_w_lg_sink0_valid121w124w127w130w(0) OR wire_w_lg_sink4_valid132w(0);
+ wire_w_lg_w1285w1288w(0) <= wire_w1285w(0) OR wire_w_lg_sink4_valid1287w(0);
+ wire_w_lg_w1306w1309w(0) <= wire_w1306w(0) OR wire_w_lg_sink4_valid1308w(0);
+ wire_w_lg_w1327w1330w(0) <= wire_w1327w(0) OR wire_w_lg_sink4_valid1329w(0);
+ wire_w_lg_w1348w1351w(0) <= wire_w1348w(0) OR wire_w_lg_sink4_valid1350w(0);
+ wire_w_lg_w1369w1372w(0) <= wire_w1369w(0) OR wire_w_lg_sink4_valid1371w(0);
+ wire_w_lg_w1390w1393w(0) <= wire_w1390w(0) OR wire_w_lg_sink4_valid1392w(0);
+ wire_w_lg_w1411w1414w(0) <= wire_w1411w(0) OR wire_w_lg_sink4_valid1413w(0);
+ wire_w_lg_w1432w1435w(0) <= wire_w1432w(0) OR wire_w_lg_sink4_valid1434w(0);
+ wire_w_lg_w1453w1456w(0) <= wire_w1453w(0) OR wire_w_lg_sink4_valid1455w(0);
+ wire_w154w(0) <= wire_w_lg_w_lg_w_lg_w_lg_sink0_valid142w145w148w151w(0) OR wire_w_lg_sink4_valid153w(0);
+ wire_w175w(0) <= wire_w_lg_w_lg_w_lg_w_lg_sink0_valid163w166w169w172w(0) OR wire_w_lg_sink4_valid174w(0);
+ wire_w196w(0) <= wire_w_lg_w_lg_w_lg_w_lg_sink0_valid184w187w190w193w(0) OR wire_w_lg_sink4_valid195w(0);
+ wire_w217w(0) <= wire_w_lg_w_lg_w_lg_w_lg_sink0_valid205w208w211w214w(0) OR wire_w_lg_sink4_valid216w(0);
+ wire_w_lg_w_lg_w1474w1477w1480w(0) <= wire_w_lg_w1474w1477w(0) OR wire_w_lg_sink5_valid1479w(0);
+ wire_w_lg_w_lg_w1496w1499w1502w(0) <= wire_w_lg_w1496w1499w(0) OR wire_w_lg_sink5_valid1501w(0);
+ wire_w_lg_w_lg_w1517w1520w1523w(0) <= wire_w_lg_w1517w1520w(0) OR wire_w_lg_sink5_valid1522w(0);
+ wire_w_lg_w_lg_w1538w1541w1544w(0) <= wire_w_lg_w1538w1541w(0) OR wire_w_lg_sink5_valid1543w(0);
+ wire_w_lg_w_lg_w1559w1562w1565w(0) <= wire_w_lg_w1559w1562w(0) OR wire_w_lg_sink5_valid1564w(0);
+ wire_w_lg_w_lg_w1580w1583w1586w(0) <= wire_w_lg_w1580w1583w(0) OR wire_w_lg_sink5_valid1585w(0);
+ wire_w_lg_w_lg_w1601w1604w1607w(0) <= wire_w_lg_w1601w1604w(0) OR wire_w_lg_sink5_valid1606w(0);
+ wire_w_lg_w27w30w(0) <= wire_w27w(0) OR wire_w_lg_sink5_valid29w(0);
+ wire_w_lg_w238w241w(0) <= wire_w238w(0) OR wire_w_lg_sink5_valid240w(0);
+ wire_w_lg_w259w262w(0) <= wire_w259w(0) OR wire_w_lg_sink5_valid261w(0);
+ wire_w_lg_w280w283w(0) <= wire_w280w(0) OR wire_w_lg_sink5_valid282w(0);
+ wire_w_lg_w301w304w(0) <= wire_w301w(0) OR wire_w_lg_sink5_valid303w(0);
+ wire_w_lg_w322w325w(0) <= wire_w322w(0) OR wire_w_lg_sink5_valid324w(0);
+ wire_w_lg_w343w346w(0) <= wire_w343w(0) OR wire_w_lg_sink5_valid345w(0);
+ wire_w_lg_w364w367w(0) <= wire_w364w(0) OR wire_w_lg_sink5_valid366w(0);
+ wire_w_lg_w385w388w(0) <= wire_w385w(0) OR wire_w_lg_sink5_valid387w(0);
+ wire_w_lg_w406w409w(0) <= wire_w406w(0) OR wire_w_lg_sink5_valid408w(0);
+ wire_w_lg_w427w430w(0) <= wire_w427w(0) OR wire_w_lg_sink5_valid429w(0);
+ wire_w_lg_w49w52w(0) <= wire_w49w(0) OR wire_w_lg_sink5_valid51w(0);
+ wire_w_lg_w448w451w(0) <= wire_w448w(0) OR wire_w_lg_sink5_valid450w(0);
+ wire_w_lg_w469w472w(0) <= wire_w469w(0) OR wire_w_lg_sink5_valid471w(0);
+ wire_w_lg_w490w493w(0) <= wire_w490w(0) OR wire_w_lg_sink5_valid492w(0);
+ wire_w_lg_w511w514w(0) <= wire_w511w(0) OR wire_w_lg_sink5_valid513w(0);
+ wire_w_lg_w532w535w(0) <= wire_w532w(0) OR wire_w_lg_sink5_valid534w(0);
+ wire_w_lg_w553w556w(0) <= wire_w553w(0) OR wire_w_lg_sink5_valid555w(0);
+ wire_w_lg_w574w577w(0) <= wire_w574w(0) OR wire_w_lg_sink5_valid576w(0);
+ wire_w_lg_w595w598w(0) <= wire_w595w(0) OR wire_w_lg_sink5_valid597w(0);
+ wire_w_lg_w616w619w(0) <= wire_w616w(0) OR wire_w_lg_sink5_valid618w(0);
+ wire_w_lg_w637w640w(0) <= wire_w637w(0) OR wire_w_lg_sink5_valid639w(0);
+ wire_w_lg_w70w73w(0) <= wire_w70w(0) OR wire_w_lg_sink5_valid72w(0);
+ wire_w_lg_w658w661w(0) <= wire_w658w(0) OR wire_w_lg_sink5_valid660w(0);
+ wire_w_lg_w679w682w(0) <= wire_w679w(0) OR wire_w_lg_sink5_valid681w(0);
+ wire_w_lg_w700w703w(0) <= wire_w700w(0) OR wire_w_lg_sink5_valid702w(0);
+ wire_w_lg_w721w724w(0) <= wire_w721w(0) OR wire_w_lg_sink5_valid723w(0);
+ wire_w_lg_w742w745w(0) <= wire_w742w(0) OR wire_w_lg_sink5_valid744w(0);
+ wire_w_lg_w763w766w(0) <= wire_w763w(0) OR wire_w_lg_sink5_valid765w(0);
+ wire_w_lg_w784w787w(0) <= wire_w784w(0) OR wire_w_lg_sink5_valid786w(0);
+ wire_w_lg_w805w808w(0) <= wire_w805w(0) OR wire_w_lg_sink5_valid807w(0);
+ wire_w_lg_w826w829w(0) <= wire_w826w(0) OR wire_w_lg_sink5_valid828w(0);
+ wire_w_lg_w847w850w(0) <= wire_w847w(0) OR wire_w_lg_sink5_valid849w(0);
+ wire_w_lg_w91w94w(0) <= wire_w91w(0) OR wire_w_lg_sink5_valid93w(0);
+ wire_w_lg_w868w871w(0) <= wire_w868w(0) OR wire_w_lg_sink5_valid870w(0);
+ wire_w_lg_w889w892w(0) <= wire_w889w(0) OR wire_w_lg_sink5_valid891w(0);
+ wire_w_lg_w910w913w(0) <= wire_w910w(0) OR wire_w_lg_sink5_valid912w(0);
+ wire_w_lg_w931w934w(0) <= wire_w931w(0) OR wire_w_lg_sink5_valid933w(0);
+ wire_w_lg_w952w955w(0) <= wire_w952w(0) OR wire_w_lg_sink5_valid954w(0);
+ wire_w_lg_w973w976w(0) <= wire_w973w(0) OR wire_w_lg_sink5_valid975w(0);
+ wire_w_lg_w994w997w(0) <= wire_w994w(0) OR wire_w_lg_sink5_valid996w(0);
+ wire_w_lg_w_lg_w1012w1015w1018w(0) <= wire_w_lg_w1012w1015w(0) OR wire_w_lg_sink5_valid1017w(0);
+ wire_w_lg_w_lg_w1033w1036w1039w(0) <= wire_w_lg_w1033w1036w(0) OR wire_w_lg_sink5_valid1038w(0);
+ wire_w_lg_w_lg_w1054w1057w1060w(0) <= wire_w_lg_w1054w1057w(0) OR wire_w_lg_sink5_valid1059w(0);
+ wire_w_lg_w112w115w(0) <= wire_w112w(0) OR wire_w_lg_sink5_valid114w(0);
+ wire_w_lg_w_lg_w1075w1078w1081w(0) <= wire_w_lg_w1075w1078w(0) OR wire_w_lg_sink5_valid1080w(0);
+ wire_w_lg_w_lg_w1096w1099w1102w(0) <= wire_w_lg_w1096w1099w(0) OR wire_w_lg_sink5_valid1101w(0);
+ wire_w_lg_w_lg_w1117w1120w1123w(0) <= wire_w_lg_w1117w1120w(0) OR wire_w_lg_sink5_valid1122w(0);
+ wire_w_lg_w_lg_w1138w1141w1144w(0) <= wire_w_lg_w1138w1141w(0) OR wire_w_lg_sink5_valid1143w(0);
+ wire_w_lg_w_lg_w1159w1162w1165w(0) <= wire_w_lg_w1159w1162w(0) OR wire_w_lg_sink5_valid1164w(0);
+ wire_w_lg_w_lg_w1180w1183w1186w(0) <= wire_w_lg_w1180w1183w(0) OR wire_w_lg_sink5_valid1185w(0);
+ wire_w_lg_w_lg_w1201w1204w1207w(0) <= wire_w_lg_w1201w1204w(0) OR wire_w_lg_sink5_valid1206w(0);
+ wire_w_lg_w_lg_w1222w1225w1228w(0) <= wire_w_lg_w1222w1225w(0) OR wire_w_lg_sink5_valid1227w(0);
+ wire_w_lg_w_lg_w1243w1246w1249w(0) <= wire_w_lg_w1243w1246w(0) OR wire_w_lg_sink5_valid1248w(0);
+ wire_w_lg_w_lg_w1264w1267w1270w(0) <= wire_w_lg_w1264w1267w(0) OR wire_w_lg_sink5_valid1269w(0);
+ wire_w_lg_w133w136w(0) <= wire_w133w(0) OR wire_w_lg_sink5_valid135w(0);
+ wire_w_lg_w_lg_w1285w1288w1291w(0) <= wire_w_lg_w1285w1288w(0) OR wire_w_lg_sink5_valid1290w(0);
+ wire_w_lg_w_lg_w1306w1309w1312w(0) <= wire_w_lg_w1306w1309w(0) OR wire_w_lg_sink5_valid1311w(0);
+ wire_w_lg_w_lg_w1327w1330w1333w(0) <= wire_w_lg_w1327w1330w(0) OR wire_w_lg_sink5_valid1332w(0);
+ wire_w_lg_w_lg_w1348w1351w1354w(0) <= wire_w_lg_w1348w1351w(0) OR wire_w_lg_sink5_valid1353w(0);
+ wire_w_lg_w_lg_w1369w1372w1375w(0) <= wire_w_lg_w1369w1372w(0) OR wire_w_lg_sink5_valid1374w(0);
+ wire_w_lg_w_lg_w1390w1393w1396w(0) <= wire_w_lg_w1390w1393w(0) OR wire_w_lg_sink5_valid1395w(0);
+ wire_w_lg_w_lg_w1411w1414w1417w(0) <= wire_w_lg_w1411w1414w(0) OR wire_w_lg_sink5_valid1416w(0);
+ wire_w_lg_w_lg_w1432w1435w1438w(0) <= wire_w_lg_w1432w1435w(0) OR wire_w_lg_sink5_valid1437w(0);
+ wire_w_lg_w_lg_w1453w1456w1459w(0) <= wire_w_lg_w1453w1456w(0) OR wire_w_lg_sink5_valid1458w(0);
+ wire_w_lg_w154w157w(0) <= wire_w154w(0) OR wire_w_lg_sink5_valid156w(0);
+ wire_w_lg_w175w178w(0) <= wire_w175w(0) OR wire_w_lg_sink5_valid177w(0);
+ wire_w_lg_w196w199w(0) <= wire_w196w(0) OR wire_w_lg_sink5_valid198w(0);
+ wire_w_lg_w217w220w(0) <= wire_w217w(0) OR wire_w_lg_sink5_valid219w(0);
+ wire_w_lg_w_lg_w_lg_w1474w1477w1480w1483w(0) <= wire_w_lg_w_lg_w1474w1477w1480w(0) OR wire_w_lg_sink6_valid1482w(0);
+ wire_w_lg_w_lg_w_lg_w1496w1499w1502w1505w(0) <= wire_w_lg_w_lg_w1496w1499w1502w(0) OR wire_w_lg_sink6_valid1504w(0);
+ wire_w_lg_w_lg_w_lg_w1517w1520w1523w1526w(0) <= wire_w_lg_w_lg_w1517w1520w1523w(0) OR wire_w_lg_sink6_valid1525w(0);
+ wire_w_lg_w_lg_w_lg_w1538w1541w1544w1547w(0) <= wire_w_lg_w_lg_w1538w1541w1544w(0) OR wire_w_lg_sink6_valid1546w(0);
+ wire_w_lg_w_lg_w_lg_w1559w1562w1565w1568w(0) <= wire_w_lg_w_lg_w1559w1562w1565w(0) OR wire_w_lg_sink6_valid1567w(0);
+ wire_w_lg_w_lg_w_lg_w1580w1583w1586w1589w(0) <= wire_w_lg_w_lg_w1580w1583w1586w(0) OR wire_w_lg_sink6_valid1588w(0);
+ wire_w_lg_w_lg_w_lg_w1601w1604w1607w1610w(0) <= wire_w_lg_w_lg_w1601w1604w1607w(0) OR wire_w_lg_sink6_valid1609w(0);
+ wire_w_lg_w_lg_w27w30w33w(0) <= wire_w_lg_w27w30w(0) OR wire_w_lg_sink6_valid32w(0);
+ wire_w_lg_w_lg_w238w241w244w(0) <= wire_w_lg_w238w241w(0) OR wire_w_lg_sink6_valid243w(0);
+ wire_w_lg_w_lg_w259w262w265w(0) <= wire_w_lg_w259w262w(0) OR wire_w_lg_sink6_valid264w(0);
+ wire_w_lg_w_lg_w280w283w286w(0) <= wire_w_lg_w280w283w(0) OR wire_w_lg_sink6_valid285w(0);
+ wire_w_lg_w_lg_w301w304w307w(0) <= wire_w_lg_w301w304w(0) OR wire_w_lg_sink6_valid306w(0);
+ wire_w_lg_w_lg_w322w325w328w(0) <= wire_w_lg_w322w325w(0) OR wire_w_lg_sink6_valid327w(0);
+ wire_w_lg_w_lg_w343w346w349w(0) <= wire_w_lg_w343w346w(0) OR wire_w_lg_sink6_valid348w(0);
+ wire_w_lg_w_lg_w364w367w370w(0) <= wire_w_lg_w364w367w(0) OR wire_w_lg_sink6_valid369w(0);
+ wire_w_lg_w_lg_w385w388w391w(0) <= wire_w_lg_w385w388w(0) OR wire_w_lg_sink6_valid390w(0);
+ wire_w_lg_w_lg_w406w409w412w(0) <= wire_w_lg_w406w409w(0) OR wire_w_lg_sink6_valid411w(0);
+ wire_w_lg_w_lg_w427w430w433w(0) <= wire_w_lg_w427w430w(0) OR wire_w_lg_sink6_valid432w(0);
+ wire_w_lg_w_lg_w49w52w55w(0) <= wire_w_lg_w49w52w(0) OR wire_w_lg_sink6_valid54w(0);
+ wire_w_lg_w_lg_w448w451w454w(0) <= wire_w_lg_w448w451w(0) OR wire_w_lg_sink6_valid453w(0);
+ wire_w_lg_w_lg_w469w472w475w(0) <= wire_w_lg_w469w472w(0) OR wire_w_lg_sink6_valid474w(0);
+ wire_w_lg_w_lg_w490w493w496w(0) <= wire_w_lg_w490w493w(0) OR wire_w_lg_sink6_valid495w(0);
+ wire_w_lg_w_lg_w511w514w517w(0) <= wire_w_lg_w511w514w(0) OR wire_w_lg_sink6_valid516w(0);
+ wire_w_lg_w_lg_w532w535w538w(0) <= wire_w_lg_w532w535w(0) OR wire_w_lg_sink6_valid537w(0);
+ wire_w_lg_w_lg_w553w556w559w(0) <= wire_w_lg_w553w556w(0) OR wire_w_lg_sink6_valid558w(0);
+ wire_w_lg_w_lg_w574w577w580w(0) <= wire_w_lg_w574w577w(0) OR wire_w_lg_sink6_valid579w(0);
+ wire_w_lg_w_lg_w595w598w601w(0) <= wire_w_lg_w595w598w(0) OR wire_w_lg_sink6_valid600w(0);
+ wire_w_lg_w_lg_w616w619w622w(0) <= wire_w_lg_w616w619w(0) OR wire_w_lg_sink6_valid621w(0);
+ wire_w_lg_w_lg_w637w640w643w(0) <= wire_w_lg_w637w640w(0) OR wire_w_lg_sink6_valid642w(0);
+ wire_w_lg_w_lg_w70w73w76w(0) <= wire_w_lg_w70w73w(0) OR wire_w_lg_sink6_valid75w(0);
+ wire_w_lg_w_lg_w658w661w664w(0) <= wire_w_lg_w658w661w(0) OR wire_w_lg_sink6_valid663w(0);
+ wire_w_lg_w_lg_w679w682w685w(0) <= wire_w_lg_w679w682w(0) OR wire_w_lg_sink6_valid684w(0);
+ wire_w_lg_w_lg_w700w703w706w(0) <= wire_w_lg_w700w703w(0) OR wire_w_lg_sink6_valid705w(0);
+ wire_w_lg_w_lg_w721w724w727w(0) <= wire_w_lg_w721w724w(0) OR wire_w_lg_sink6_valid726w(0);
+ wire_w_lg_w_lg_w742w745w748w(0) <= wire_w_lg_w742w745w(0) OR wire_w_lg_sink6_valid747w(0);
+ wire_w_lg_w_lg_w763w766w769w(0) <= wire_w_lg_w763w766w(0) OR wire_w_lg_sink6_valid768w(0);
+ wire_w_lg_w_lg_w784w787w790w(0) <= wire_w_lg_w784w787w(0) OR wire_w_lg_sink6_valid789w(0);
+ wire_w_lg_w_lg_w805w808w811w(0) <= wire_w_lg_w805w808w(0) OR wire_w_lg_sink6_valid810w(0);
+ wire_w_lg_w_lg_w826w829w832w(0) <= wire_w_lg_w826w829w(0) OR wire_w_lg_sink6_valid831w(0);
+ wire_w_lg_w_lg_w847w850w853w(0) <= wire_w_lg_w847w850w(0) OR wire_w_lg_sink6_valid852w(0);
+ wire_w_lg_w_lg_w91w94w97w(0) <= wire_w_lg_w91w94w(0) OR wire_w_lg_sink6_valid96w(0);
+ wire_w_lg_w_lg_w868w871w874w(0) <= wire_w_lg_w868w871w(0) OR wire_w_lg_sink6_valid873w(0);
+ wire_w_lg_w_lg_w889w892w895w(0) <= wire_w_lg_w889w892w(0) OR wire_w_lg_sink6_valid894w(0);
+ wire_w_lg_w_lg_w910w913w916w(0) <= wire_w_lg_w910w913w(0) OR wire_w_lg_sink6_valid915w(0);
+ wire_w_lg_w_lg_w931w934w937w(0) <= wire_w_lg_w931w934w(0) OR wire_w_lg_sink6_valid936w(0);
+ wire_w_lg_w_lg_w952w955w958w(0) <= wire_w_lg_w952w955w(0) OR wire_w_lg_sink6_valid957w(0);
+ wire_w_lg_w_lg_w973w976w979w(0) <= wire_w_lg_w973w976w(0) OR wire_w_lg_sink6_valid978w(0);
+ wire_w_lg_w_lg_w994w997w1000w(0) <= wire_w_lg_w994w997w(0) OR wire_w_lg_sink6_valid999w(0);
+ wire_w_lg_w_lg_w_lg_w1012w1015w1018w1021w(0) <= wire_w_lg_w_lg_w1012w1015w1018w(0) OR wire_w_lg_sink6_valid1020w(0);
+ wire_w_lg_w_lg_w_lg_w1033w1036w1039w1042w(0) <= wire_w_lg_w_lg_w1033w1036w1039w(0) OR wire_w_lg_sink6_valid1041w(0);
+ wire_w_lg_w_lg_w_lg_w1054w1057w1060w1063w(0) <= wire_w_lg_w_lg_w1054w1057w1060w(0) OR wire_w_lg_sink6_valid1062w(0);
+ wire_w_lg_w_lg_w112w115w118w(0) <= wire_w_lg_w112w115w(0) OR wire_w_lg_sink6_valid117w(0);
+ wire_w_lg_w_lg_w_lg_w1075w1078w1081w1084w(0) <= wire_w_lg_w_lg_w1075w1078w1081w(0) OR wire_w_lg_sink6_valid1083w(0);
+ wire_w_lg_w_lg_w_lg_w1096w1099w1102w1105w(0) <= wire_w_lg_w_lg_w1096w1099w1102w(0) OR wire_w_lg_sink6_valid1104w(0);
+ wire_w_lg_w_lg_w_lg_w1117w1120w1123w1126w(0) <= wire_w_lg_w_lg_w1117w1120w1123w(0) OR wire_w_lg_sink6_valid1125w(0);
+ wire_w_lg_w_lg_w_lg_w1138w1141w1144w1147w(0) <= wire_w_lg_w_lg_w1138w1141w1144w(0) OR wire_w_lg_sink6_valid1146w(0);
+ wire_w_lg_w_lg_w_lg_w1159w1162w1165w1168w(0) <= wire_w_lg_w_lg_w1159w1162w1165w(0) OR wire_w_lg_sink6_valid1167w(0);
+ wire_w_lg_w_lg_w_lg_w1180w1183w1186w1189w(0) <= wire_w_lg_w_lg_w1180w1183w1186w(0) OR wire_w_lg_sink6_valid1188w(0);
+ wire_w_lg_w_lg_w_lg_w1201w1204w1207w1210w(0) <= wire_w_lg_w_lg_w1201w1204w1207w(0) OR wire_w_lg_sink6_valid1209w(0);
+ wire_w_lg_w_lg_w_lg_w1222w1225w1228w1231w(0) <= wire_w_lg_w_lg_w1222w1225w1228w(0) OR wire_w_lg_sink6_valid1230w(0);
+ wire_w_lg_w_lg_w_lg_w1243w1246w1249w1252w(0) <= wire_w_lg_w_lg_w1243w1246w1249w(0) OR wire_w_lg_sink6_valid1251w(0);
+ wire_w_lg_w_lg_w_lg_w1264w1267w1270w1273w(0) <= wire_w_lg_w_lg_w1264w1267w1270w(0) OR wire_w_lg_sink6_valid1272w(0);
+ wire_w_lg_w_lg_w133w136w139w(0) <= wire_w_lg_w133w136w(0) OR wire_w_lg_sink6_valid138w(0);
+ wire_w_lg_w_lg_w_lg_w1285w1288w1291w1294w(0) <= wire_w_lg_w_lg_w1285w1288w1291w(0) OR wire_w_lg_sink6_valid1293w(0);
+ wire_w_lg_w_lg_w_lg_w1306w1309w1312w1315w(0) <= wire_w_lg_w_lg_w1306w1309w1312w(0) OR wire_w_lg_sink6_valid1314w(0);
+ wire_w_lg_w_lg_w_lg_w1327w1330w1333w1336w(0) <= wire_w_lg_w_lg_w1327w1330w1333w(0) OR wire_w_lg_sink6_valid1335w(0);
+ wire_w_lg_w_lg_w_lg_w1348w1351w1354w1357w(0) <= wire_w_lg_w_lg_w1348w1351w1354w(0) OR wire_w_lg_sink6_valid1356w(0);
+ wire_w_lg_w_lg_w_lg_w1369w1372w1375w1378w(0) <= wire_w_lg_w_lg_w1369w1372w1375w(0) OR wire_w_lg_sink6_valid1377w(0);
+ wire_w_lg_w_lg_w_lg_w1390w1393w1396w1399w(0) <= wire_w_lg_w_lg_w1390w1393w1396w(0) OR wire_w_lg_sink6_valid1398w(0);
+ wire_w_lg_w_lg_w_lg_w1411w1414w1417w1420w(0) <= wire_w_lg_w_lg_w1411w1414w1417w(0) OR wire_w_lg_sink6_valid1419w(0);
+ wire_w_lg_w_lg_w_lg_w1432w1435w1438w1441w(0) <= wire_w_lg_w_lg_w1432w1435w1438w(0) OR wire_w_lg_sink6_valid1440w(0);
+ wire_w_lg_w_lg_w_lg_w1453w1456w1459w1462w(0) <= wire_w_lg_w_lg_w1453w1456w1459w(0) OR wire_w_lg_sink6_valid1461w(0);
+ wire_w_lg_w_lg_w154w157w160w(0) <= wire_w_lg_w154w157w(0) OR wire_w_lg_sink6_valid159w(0);
+ wire_w_lg_w_lg_w175w178w181w(0) <= wire_w_lg_w175w178w(0) OR wire_w_lg_sink6_valid180w(0);
+ wire_w_lg_w_lg_w196w199w202w(0) <= wire_w_lg_w196w199w(0) OR wire_w_lg_sink6_valid201w(0);
+ wire_w_lg_w_lg_w217w220w223w(0) <= wire_w_lg_w217w220w(0) OR wire_w_lg_sink6_valid222w(0);
+ s_wire_altera_merlin_multiplexer_0003_wideor1_28_dataout <= ((((((sink0_valid OR sink1_valid) OR sink2_valid) OR sink3_valid) OR sink4_valid) OR sink5_valid) OR sink6_valid);
+ sink0_ready <= (sink0_valid AND src_ready);
+ sink1_ready <= (sink1_valid AND src_ready);
+ sink2_ready <= (sink2_valid AND src_ready);
+ sink3_ready <= (sink3_valid AND src_ready);
+ sink4_ready <= (sink4_valid AND src_ready);
+ sink5_ready <= (sink5_valid AND src_ready);
+ sink6_ready <= (sink6_valid AND src_ready);
+ src_channel <= ( wire_w_lg_w_lg_w_lg_w1601w1604w1607w1610w & wire_w_lg_w_lg_w_lg_w1580w1583w1586w1589w & wire_w_lg_w_lg_w_lg_w1559w1562w1565w1568w & wire_w_lg_w_lg_w_lg_w1538w1541w1544w1547w & wire_w_lg_w_lg_w_lg_w1517w1520w1523w1526w & wire_w_lg_w_lg_w_lg_w1496w1499w1502w1505w & wire_w_lg_w_lg_w_lg_w1474w1477w1480w1483w);
+ src_data <= ( wire_w_lg_w_lg_w_lg_w1453w1456w1459w1462w & wire_w_lg_w_lg_w_lg_w1432w1435w1438w1441w & wire_w_lg_w_lg_w_lg_w1411w1414w1417w1420w & wire_w_lg_w_lg_w_lg_w1390w1393w1396w1399w & wire_w_lg_w_lg_w_lg_w1369w1372w1375w1378w & wire_w_lg_w_lg_w_lg_w1348w1351w1354w1357w & wire_w_lg_w_lg_w_lg_w1327w1330w1333w1336w & wire_w_lg_w_lg_w_lg_w1306w1309w1312w1315w & wire_w_lg_w_lg_w_lg_w1285w1288w1291w1294w & wire_w_lg_w_lg_w_lg_w1264w1267w1270w1273w & wire_w_lg_w_lg_w_lg_w1243w1246w1249w1252w & wire_w_lg_w_lg_w_lg_w1222w1225w1228w1231w & wire_w_lg_w_lg_w_lg_w1201w1204w1207w1210w & wire_w_lg_w_lg_w_lg_w1180w1183w1186w1189w & wire_w_lg_w_lg_w_lg_w1159w1162w1165w1168w & wire_w_lg_w_lg_w_lg_w1138w1141w1144w1147w & wire_w_lg_w_lg_w_lg_w1117w1120w1123w1126w & wire_w_lg_w_lg_w_lg_w1096w1099w1102w1105w & wire_w_lg_w_lg_w_lg_w1075w1078w1081w1084w & wire_w_lg_w_lg_w_lg_w1054w1057w1060w1063w & wire_w_lg_w_lg_w_lg_w1033w1036w1039w1042w & wire_w_lg_w_lg_w_lg_w1012w1015w1018w1021w & wire_w_lg_w_lg_w994w997w1000w & wire_w_lg_w_lg_w973w976w979w & wire_w_lg_w_lg_w952w955w958w & wire_w_lg_w_lg_w931w934w937w & wire_w_lg_w_lg_w910w913w916w & wire_w_lg_w_lg_w889w892w895w & wire_w_lg_w_lg_w868w871w874w & wire_w_lg_w_lg_w847w850w853w & wire_w_lg_w_lg_w826w829w832w & wire_w_lg_w_lg_w805w808w811w & wire_w_lg_w_lg_w784w787w790w & wire_w_lg_w_lg_w763w766w769w & wire_w_lg_w_lg_w742w745w748w & wire_w_lg_w_lg_w721w724w727w & wire_w_lg_w_lg_w700w703w706w & wire_w_lg_w_lg_w679w682w685w & wire_w_lg_w_lg_w658w661w664w & wire_w_lg_w_lg_w637w640w643w & wire_w_lg_w_lg_w616w619w622w & wire_w_lg_w_lg_w595w598w601w & wire_w_lg_w_lg_w574w577w580w & wire_w_lg_w_lg_w553w556w559w & wire_w_lg_w_lg_w532w535w538w & wire_w_lg_w_lg_w511w514w517w & wire_w_lg_w_lg_w490w493w496w & wire_w_lg_w_lg_w469w472w475w & wire_w_lg_w_lg_w448w451w454w & wire_w_lg_w_lg_w427w430w433w & wire_w_lg_w_lg_w406w409w412w & wire_w_lg_w_lg_w385w388w391w & wire_w_lg_w_lg_w364w367w370w & wire_w_lg_w_lg_w343w346w349w & wire_w_lg_w_lg_w322w325w328w & wire_w_lg_w_lg_w301w304w307w & wire_w_lg_w_lg_w280w283w286w
+ & wire_w_lg_w_lg_w259w262w265w & wire_w_lg_w_lg_w238w241w244w & wire_w_lg_w_lg_w217w220w223w & wire_w_lg_w_lg_w196w199w202w & wire_w_lg_w_lg_w175w178w181w & wire_w_lg_w_lg_w154w157w160w & wire_w_lg_w_lg_w133w136w139w & wire_w_lg_w_lg_w112w115w118w & wire_w_lg_w_lg_w91w94w97w & wire_w_lg_w_lg_w70w73w76w & wire_w_lg_w_lg_w49w52w55w & wire_w_lg_w_lg_w27w30w33w);
+ src_endofpacket <= (((((((sink0_valid AND sink0_endofpacket) OR (sink1_valid AND sink1_endofpacket)) OR (sink2_valid AND sink2_endofpacket)) OR (sink3_valid AND sink3_endofpacket)) OR (sink4_valid AND sink4_endofpacket)) OR (sink5_valid AND sink5_endofpacket)) OR (sink6_valid AND sink6_endofpacket));
+ src_startofpacket <= (((((((sink0_valid AND sink0_startofpacket) OR (sink1_valid AND sink1_startofpacket)) OR (sink2_valid AND sink2_startofpacket)) OR (sink3_valid AND sink3_startofpacket)) OR (sink4_valid AND sink4_startofpacket)) OR (sink5_valid AND sink5_startofpacket)) OR (sink6_valid AND sink6_startofpacket));
+ src_valid <= s_wire_altera_merlin_multiplexer_0003_wideor1_28_dataout;
+ wire_w_sink0_channel_range1464w(0) <= sink0_channel(0);
+ wire_w_sink0_channel_range1486w(0) <= sink0_channel(1);
+ wire_w_sink0_channel_range1507w(0) <= sink0_channel(2);
+ wire_w_sink0_channel_range1528w(0) <= sink0_channel(3);
+ wire_w_sink0_channel_range1549w(0) <= sink0_channel(4);
+ wire_w_sink0_channel_range1570w(0) <= sink0_channel(5);
+ wire_w_sink0_channel_range1591w(0) <= sink0_channel(6);
+ wire_w_sink0_data_range14w(0) <= sink0_data(0);
+ wire_w_sink0_data_range225w(0) <= sink0_data(10);
+ wire_w_sink0_data_range246w(0) <= sink0_data(11);
+ wire_w_sink0_data_range267w(0) <= sink0_data(12);
+ wire_w_sink0_data_range288w(0) <= sink0_data(13);
+ wire_w_sink0_data_range309w(0) <= sink0_data(14);
+ wire_w_sink0_data_range330w(0) <= sink0_data(15);
+ wire_w_sink0_data_range351w(0) <= sink0_data(16);
+ wire_w_sink0_data_range372w(0) <= sink0_data(17);
+ wire_w_sink0_data_range393w(0) <= sink0_data(18);
+ wire_w_sink0_data_range414w(0) <= sink0_data(19);
+ wire_w_sink0_data_range36w(0) <= sink0_data(1);
+ wire_w_sink0_data_range435w(0) <= sink0_data(20);
+ wire_w_sink0_data_range456w(0) <= sink0_data(21);
+ wire_w_sink0_data_range477w(0) <= sink0_data(22);
+ wire_w_sink0_data_range498w(0) <= sink0_data(23);
+ wire_w_sink0_data_range519w(0) <= sink0_data(24);
+ wire_w_sink0_data_range540w(0) <= sink0_data(25);
+ wire_w_sink0_data_range561w(0) <= sink0_data(26);
+ wire_w_sink0_data_range582w(0) <= sink0_data(27);
+ wire_w_sink0_data_range603w(0) <= sink0_data(28);
+ wire_w_sink0_data_range624w(0) <= sink0_data(29);
+ wire_w_sink0_data_range57w(0) <= sink0_data(2);
+ wire_w_sink0_data_range645w(0) <= sink0_data(30);
+ wire_w_sink0_data_range666w(0) <= sink0_data(31);
+ wire_w_sink0_data_range687w(0) <= sink0_data(32);
+ wire_w_sink0_data_range708w(0) <= sink0_data(33);
+ wire_w_sink0_data_range729w(0) <= sink0_data(34);
+ wire_w_sink0_data_range750w(0) <= sink0_data(35);
+ wire_w_sink0_data_range771w(0) <= sink0_data(36);
+ wire_w_sink0_data_range792w(0) <= sink0_data(37);
+ wire_w_sink0_data_range813w(0) <= sink0_data(38);
+ wire_w_sink0_data_range834w(0) <= sink0_data(39);
+ wire_w_sink0_data_range78w(0) <= sink0_data(3);
+ wire_w_sink0_data_range855w(0) <= sink0_data(40);
+ wire_w_sink0_data_range876w(0) <= sink0_data(41);
+ wire_w_sink0_data_range897w(0) <= sink0_data(42);
+ wire_w_sink0_data_range918w(0) <= sink0_data(43);
+ wire_w_sink0_data_range939w(0) <= sink0_data(44);
+ wire_w_sink0_data_range960w(0) <= sink0_data(45);
+ wire_w_sink0_data_range981w(0) <= sink0_data(46);
+ wire_w_sink0_data_range1002w(0) <= sink0_data(47);
+ wire_w_sink0_data_range1023w(0) <= sink0_data(48);
+ wire_w_sink0_data_range1044w(0) <= sink0_data(49);
+ wire_w_sink0_data_range99w(0) <= sink0_data(4);
+ wire_w_sink0_data_range1065w(0) <= sink0_data(50);
+ wire_w_sink0_data_range1086w(0) <= sink0_data(51);
+ wire_w_sink0_data_range1107w(0) <= sink0_data(52);
+ wire_w_sink0_data_range1128w(0) <= sink0_data(53);
+ wire_w_sink0_data_range1149w(0) <= sink0_data(54);
+ wire_w_sink0_data_range1170w(0) <= sink0_data(55);
+ wire_w_sink0_data_range1191w(0) <= sink0_data(56);
+ wire_w_sink0_data_range1212w(0) <= sink0_data(57);
+ wire_w_sink0_data_range1233w(0) <= sink0_data(58);
+ wire_w_sink0_data_range1254w(0) <= sink0_data(59);
+ wire_w_sink0_data_range120w(0) <= sink0_data(5);
+ wire_w_sink0_data_range1275w(0) <= sink0_data(60);
+ wire_w_sink0_data_range1296w(0) <= sink0_data(61);
+ wire_w_sink0_data_range1317w(0) <= sink0_data(62);
+ wire_w_sink0_data_range1338w(0) <= sink0_data(63);
+ wire_w_sink0_data_range1359w(0) <= sink0_data(64);
+ wire_w_sink0_data_range1380w(0) <= sink0_data(65);
+ wire_w_sink0_data_range1401w(0) <= sink0_data(66);
+ wire_w_sink0_data_range1422w(0) <= sink0_data(67);
+ wire_w_sink0_data_range1443w(0) <= sink0_data(68);
+ wire_w_sink0_data_range141w(0) <= sink0_data(6);
+ wire_w_sink0_data_range162w(0) <= sink0_data(7);
+ wire_w_sink0_data_range183w(0) <= sink0_data(8);
+ wire_w_sink0_data_range204w(0) <= sink0_data(9);
+ wire_w_sink1_channel_range1466w(0) <= sink1_channel(0);
+ wire_w_sink1_channel_range1488w(0) <= sink1_channel(1);
+ wire_w_sink1_channel_range1509w(0) <= sink1_channel(2);
+ wire_w_sink1_channel_range1530w(0) <= sink1_channel(3);
+ wire_w_sink1_channel_range1551w(0) <= sink1_channel(4);
+ wire_w_sink1_channel_range1572w(0) <= sink1_channel(5);
+ wire_w_sink1_channel_range1593w(0) <= sink1_channel(6);
+ wire_w_sink1_data_range16w(0) <= sink1_data(0);
+ wire_w_sink1_data_range227w(0) <= sink1_data(10);
+ wire_w_sink1_data_range248w(0) <= sink1_data(11);
+ wire_w_sink1_data_range269w(0) <= sink1_data(12);
+ wire_w_sink1_data_range290w(0) <= sink1_data(13);
+ wire_w_sink1_data_range311w(0) <= sink1_data(14);
+ wire_w_sink1_data_range332w(0) <= sink1_data(15);
+ wire_w_sink1_data_range353w(0) <= sink1_data(16);
+ wire_w_sink1_data_range374w(0) <= sink1_data(17);
+ wire_w_sink1_data_range395w(0) <= sink1_data(18);
+ wire_w_sink1_data_range416w(0) <= sink1_data(19);
+ wire_w_sink1_data_range38w(0) <= sink1_data(1);
+ wire_w_sink1_data_range437w(0) <= sink1_data(20);
+ wire_w_sink1_data_range458w(0) <= sink1_data(21);
+ wire_w_sink1_data_range479w(0) <= sink1_data(22);
+ wire_w_sink1_data_range500w(0) <= sink1_data(23);
+ wire_w_sink1_data_range521w(0) <= sink1_data(24);
+ wire_w_sink1_data_range542w(0) <= sink1_data(25);
+ wire_w_sink1_data_range563w(0) <= sink1_data(26);
+ wire_w_sink1_data_range584w(0) <= sink1_data(27);
+ wire_w_sink1_data_range605w(0) <= sink1_data(28);
+ wire_w_sink1_data_range626w(0) <= sink1_data(29);
+ wire_w_sink1_data_range59w(0) <= sink1_data(2);
+ wire_w_sink1_data_range647w(0) <= sink1_data(30);
+ wire_w_sink1_data_range668w(0) <= sink1_data(31);
+ wire_w_sink1_data_range689w(0) <= sink1_data(32);
+ wire_w_sink1_data_range710w(0) <= sink1_data(33);
+ wire_w_sink1_data_range731w(0) <= sink1_data(34);
+ wire_w_sink1_data_range752w(0) <= sink1_data(35);
+ wire_w_sink1_data_range773w(0) <= sink1_data(36);
+ wire_w_sink1_data_range794w(0) <= sink1_data(37);
+ wire_w_sink1_data_range815w(0) <= sink1_data(38);
+ wire_w_sink1_data_range836w(0) <= sink1_data(39);
+ wire_w_sink1_data_range80w(0) <= sink1_data(3);
+ wire_w_sink1_data_range857w(0) <= sink1_data(40);
+ wire_w_sink1_data_range878w(0) <= sink1_data(41);
+ wire_w_sink1_data_range899w(0) <= sink1_data(42);
+ wire_w_sink1_data_range920w(0) <= sink1_data(43);
+ wire_w_sink1_data_range941w(0) <= sink1_data(44);
+ wire_w_sink1_data_range962w(0) <= sink1_data(45);
+ wire_w_sink1_data_range983w(0) <= sink1_data(46);
+ wire_w_sink1_data_range1004w(0) <= sink1_data(47);
+ wire_w_sink1_data_range1025w(0) <= sink1_data(48);
+ wire_w_sink1_data_range1046w(0) <= sink1_data(49);
+ wire_w_sink1_data_range101w(0) <= sink1_data(4);
+ wire_w_sink1_data_range1067w(0) <= sink1_data(50);
+ wire_w_sink1_data_range1088w(0) <= sink1_data(51);
+ wire_w_sink1_data_range1109w(0) <= sink1_data(52);
+ wire_w_sink1_data_range1130w(0) <= sink1_data(53);
+ wire_w_sink1_data_range1151w(0) <= sink1_data(54);
+ wire_w_sink1_data_range1172w(0) <= sink1_data(55);
+ wire_w_sink1_data_range1193w(0) <= sink1_data(56);
+ wire_w_sink1_data_range1214w(0) <= sink1_data(57);
+ wire_w_sink1_data_range1235w(0) <= sink1_data(58);
+ wire_w_sink1_data_range1256w(0) <= sink1_data(59);
+ wire_w_sink1_data_range122w(0) <= sink1_data(5);
+ wire_w_sink1_data_range1277w(0) <= sink1_data(60);
+ wire_w_sink1_data_range1298w(0) <= sink1_data(61);
+ wire_w_sink1_data_range1319w(0) <= sink1_data(62);
+ wire_w_sink1_data_range1340w(0) <= sink1_data(63);
+ wire_w_sink1_data_range1361w(0) <= sink1_data(64);
+ wire_w_sink1_data_range1382w(0) <= sink1_data(65);
+ wire_w_sink1_data_range1403w(0) <= sink1_data(66);
+ wire_w_sink1_data_range1424w(0) <= sink1_data(67);
+ wire_w_sink1_data_range1445w(0) <= sink1_data(68);
+ wire_w_sink1_data_range143w(0) <= sink1_data(6);
+ wire_w_sink1_data_range164w(0) <= sink1_data(7);
+ wire_w_sink1_data_range185w(0) <= sink1_data(8);
+ wire_w_sink1_data_range206w(0) <= sink1_data(9);
+ wire_w_sink2_channel_range1469w(0) <= sink2_channel(0);
+ wire_w_sink2_channel_range1491w(0) <= sink2_channel(1);
+ wire_w_sink2_channel_range1512w(0) <= sink2_channel(2);
+ wire_w_sink2_channel_range1533w(0) <= sink2_channel(3);
+ wire_w_sink2_channel_range1554w(0) <= sink2_channel(4);
+ wire_w_sink2_channel_range1575w(0) <= sink2_channel(5);
+ wire_w_sink2_channel_range1596w(0) <= sink2_channel(6);
+ wire_w_sink2_data_range19w(0) <= sink2_data(0);
+ wire_w_sink2_data_range230w(0) <= sink2_data(10);
+ wire_w_sink2_data_range251w(0) <= sink2_data(11);
+ wire_w_sink2_data_range272w(0) <= sink2_data(12);
+ wire_w_sink2_data_range293w(0) <= sink2_data(13);
+ wire_w_sink2_data_range314w(0) <= sink2_data(14);
+ wire_w_sink2_data_range335w(0) <= sink2_data(15);
+ wire_w_sink2_data_range356w(0) <= sink2_data(16);
+ wire_w_sink2_data_range377w(0) <= sink2_data(17);
+ wire_w_sink2_data_range398w(0) <= sink2_data(18);
+ wire_w_sink2_data_range419w(0) <= sink2_data(19);
+ wire_w_sink2_data_range41w(0) <= sink2_data(1);
+ wire_w_sink2_data_range440w(0) <= sink2_data(20);
+ wire_w_sink2_data_range461w(0) <= sink2_data(21);
+ wire_w_sink2_data_range482w(0) <= sink2_data(22);
+ wire_w_sink2_data_range503w(0) <= sink2_data(23);
+ wire_w_sink2_data_range524w(0) <= sink2_data(24);
+ wire_w_sink2_data_range545w(0) <= sink2_data(25);
+ wire_w_sink2_data_range566w(0) <= sink2_data(26);
+ wire_w_sink2_data_range587w(0) <= sink2_data(27);
+ wire_w_sink2_data_range608w(0) <= sink2_data(28);
+ wire_w_sink2_data_range629w(0) <= sink2_data(29);
+ wire_w_sink2_data_range62w(0) <= sink2_data(2);
+ wire_w_sink2_data_range650w(0) <= sink2_data(30);
+ wire_w_sink2_data_range671w(0) <= sink2_data(31);
+ wire_w_sink2_data_range692w(0) <= sink2_data(32);
+ wire_w_sink2_data_range713w(0) <= sink2_data(33);
+ wire_w_sink2_data_range734w(0) <= sink2_data(34);
+ wire_w_sink2_data_range755w(0) <= sink2_data(35);
+ wire_w_sink2_data_range776w(0) <= sink2_data(36);
+ wire_w_sink2_data_range797w(0) <= sink2_data(37);
+ wire_w_sink2_data_range818w(0) <= sink2_data(38);
+ wire_w_sink2_data_range839w(0) <= sink2_data(39);
+ wire_w_sink2_data_range83w(0) <= sink2_data(3);
+ wire_w_sink2_data_range860w(0) <= sink2_data(40);
+ wire_w_sink2_data_range881w(0) <= sink2_data(41);
+ wire_w_sink2_data_range902w(0) <= sink2_data(42);
+ wire_w_sink2_data_range923w(0) <= sink2_data(43);
+ wire_w_sink2_data_range944w(0) <= sink2_data(44);
+ wire_w_sink2_data_range965w(0) <= sink2_data(45);
+ wire_w_sink2_data_range986w(0) <= sink2_data(46);
+ wire_w_sink2_data_range1007w(0) <= sink2_data(47);
+ wire_w_sink2_data_range1028w(0) <= sink2_data(48);
+ wire_w_sink2_data_range1049w(0) <= sink2_data(49);
+ wire_w_sink2_data_range104w(0) <= sink2_data(4);
+ wire_w_sink2_data_range1070w(0) <= sink2_data(50);
+ wire_w_sink2_data_range1091w(0) <= sink2_data(51);
+ wire_w_sink2_data_range1112w(0) <= sink2_data(52);
+ wire_w_sink2_data_range1133w(0) <= sink2_data(53);
+ wire_w_sink2_data_range1154w(0) <= sink2_data(54);
+ wire_w_sink2_data_range1175w(0) <= sink2_data(55);
+ wire_w_sink2_data_range1196w(0) <= sink2_data(56);
+ wire_w_sink2_data_range1217w(0) <= sink2_data(57);
+ wire_w_sink2_data_range1238w(0) <= sink2_data(58);
+ wire_w_sink2_data_range1259w(0) <= sink2_data(59);
+ wire_w_sink2_data_range125w(0) <= sink2_data(5);
+ wire_w_sink2_data_range1280w(0) <= sink2_data(60);
+ wire_w_sink2_data_range1301w(0) <= sink2_data(61);
+ wire_w_sink2_data_range1322w(0) <= sink2_data(62);
+ wire_w_sink2_data_range1343w(0) <= sink2_data(63);
+ wire_w_sink2_data_range1364w(0) <= sink2_data(64);
+ wire_w_sink2_data_range1385w(0) <= sink2_data(65);
+ wire_w_sink2_data_range1406w(0) <= sink2_data(66);
+ wire_w_sink2_data_range1427w(0) <= sink2_data(67);
+ wire_w_sink2_data_range1448w(0) <= sink2_data(68);
+ wire_w_sink2_data_range146w(0) <= sink2_data(6);
+ wire_w_sink2_data_range167w(0) <= sink2_data(7);
+ wire_w_sink2_data_range188w(0) <= sink2_data(8);
+ wire_w_sink2_data_range209w(0) <= sink2_data(9);
+ wire_w_sink3_channel_range1472w(0) <= sink3_channel(0);
+ wire_w_sink3_channel_range1494w(0) <= sink3_channel(1);
+ wire_w_sink3_channel_range1515w(0) <= sink3_channel(2);
+ wire_w_sink3_channel_range1536w(0) <= sink3_channel(3);
+ wire_w_sink3_channel_range1557w(0) <= sink3_channel(4);
+ wire_w_sink3_channel_range1578w(0) <= sink3_channel(5);
+ wire_w_sink3_channel_range1599w(0) <= sink3_channel(6);
+ wire_w_sink3_data_range22w(0) <= sink3_data(0);
+ wire_w_sink3_data_range233w(0) <= sink3_data(10);
+ wire_w_sink3_data_range254w(0) <= sink3_data(11);
+ wire_w_sink3_data_range275w(0) <= sink3_data(12);
+ wire_w_sink3_data_range296w(0) <= sink3_data(13);
+ wire_w_sink3_data_range317w(0) <= sink3_data(14);
+ wire_w_sink3_data_range338w(0) <= sink3_data(15);
+ wire_w_sink3_data_range359w(0) <= sink3_data(16);
+ wire_w_sink3_data_range380w(0) <= sink3_data(17);
+ wire_w_sink3_data_range401w(0) <= sink3_data(18);
+ wire_w_sink3_data_range422w(0) <= sink3_data(19);
+ wire_w_sink3_data_range44w(0) <= sink3_data(1);
+ wire_w_sink3_data_range443w(0) <= sink3_data(20);
+ wire_w_sink3_data_range464w(0) <= sink3_data(21);
+ wire_w_sink3_data_range485w(0) <= sink3_data(22);
+ wire_w_sink3_data_range506w(0) <= sink3_data(23);
+ wire_w_sink3_data_range527w(0) <= sink3_data(24);
+ wire_w_sink3_data_range548w(0) <= sink3_data(25);
+ wire_w_sink3_data_range569w(0) <= sink3_data(26);
+ wire_w_sink3_data_range590w(0) <= sink3_data(27);
+ wire_w_sink3_data_range611w(0) <= sink3_data(28);
+ wire_w_sink3_data_range632w(0) <= sink3_data(29);
+ wire_w_sink3_data_range65w(0) <= sink3_data(2);
+ wire_w_sink3_data_range653w(0) <= sink3_data(30);
+ wire_w_sink3_data_range674w(0) <= sink3_data(31);
+ wire_w_sink3_data_range695w(0) <= sink3_data(32);
+ wire_w_sink3_data_range716w(0) <= sink3_data(33);
+ wire_w_sink3_data_range737w(0) <= sink3_data(34);
+ wire_w_sink3_data_range758w(0) <= sink3_data(35);
+ wire_w_sink3_data_range779w(0) <= sink3_data(36);
+ wire_w_sink3_data_range800w(0) <= sink3_data(37);
+ wire_w_sink3_data_range821w(0) <= sink3_data(38);
+ wire_w_sink3_data_range842w(0) <= sink3_data(39);
+ wire_w_sink3_data_range86w(0) <= sink3_data(3);
+ wire_w_sink3_data_range863w(0) <= sink3_data(40);
+ wire_w_sink3_data_range884w(0) <= sink3_data(41);
+ wire_w_sink3_data_range905w(0) <= sink3_data(42);
+ wire_w_sink3_data_range926w(0) <= sink3_data(43);
+ wire_w_sink3_data_range947w(0) <= sink3_data(44);
+ wire_w_sink3_data_range968w(0) <= sink3_data(45);
+ wire_w_sink3_data_range989w(0) <= sink3_data(46);
+ wire_w_sink3_data_range1010w(0) <= sink3_data(47);
+ wire_w_sink3_data_range1031w(0) <= sink3_data(48);
+ wire_w_sink3_data_range1052w(0) <= sink3_data(49);
+ wire_w_sink3_data_range107w(0) <= sink3_data(4);
+ wire_w_sink3_data_range1073w(0) <= sink3_data(50);
+ wire_w_sink3_data_range1094w(0) <= sink3_data(51);
+ wire_w_sink3_data_range1115w(0) <= sink3_data(52);
+ wire_w_sink3_data_range1136w(0) <= sink3_data(53);
+ wire_w_sink3_data_range1157w(0) <= sink3_data(54);
+ wire_w_sink3_data_range1178w(0) <= sink3_data(55);
+ wire_w_sink3_data_range1199w(0) <= sink3_data(56);
+ wire_w_sink3_data_range1220w(0) <= sink3_data(57);
+ wire_w_sink3_data_range1241w(0) <= sink3_data(58);
+ wire_w_sink3_data_range1262w(0) <= sink3_data(59);
+ wire_w_sink3_data_range128w(0) <= sink3_data(5);
+ wire_w_sink3_data_range1283w(0) <= sink3_data(60);
+ wire_w_sink3_data_range1304w(0) <= sink3_data(61);
+ wire_w_sink3_data_range1325w(0) <= sink3_data(62);
+ wire_w_sink3_data_range1346w(0) <= sink3_data(63);
+ wire_w_sink3_data_range1367w(0) <= sink3_data(64);
+ wire_w_sink3_data_range1388w(0) <= sink3_data(65);
+ wire_w_sink3_data_range1409w(0) <= sink3_data(66);
+ wire_w_sink3_data_range1430w(0) <= sink3_data(67);
+ wire_w_sink3_data_range1451w(0) <= sink3_data(68);
+ wire_w_sink3_data_range149w(0) <= sink3_data(6);
+ wire_w_sink3_data_range170w(0) <= sink3_data(7);
+ wire_w_sink3_data_range191w(0) <= sink3_data(8);
+ wire_w_sink3_data_range212w(0) <= sink3_data(9);
+ wire_w_sink4_channel_range1475w(0) <= sink4_channel(0);
+ wire_w_sink4_channel_range1497w(0) <= sink4_channel(1);
+ wire_w_sink4_channel_range1518w(0) <= sink4_channel(2);
+ wire_w_sink4_channel_range1539w(0) <= sink4_channel(3);
+ wire_w_sink4_channel_range1560w(0) <= sink4_channel(4);
+ wire_w_sink4_channel_range1581w(0) <= sink4_channel(5);
+ wire_w_sink4_channel_range1602w(0) <= sink4_channel(6);
+ wire_w_sink4_data_range25w(0) <= sink4_data(0);
+ wire_w_sink4_data_range236w(0) <= sink4_data(10);
+ wire_w_sink4_data_range257w(0) <= sink4_data(11);
+ wire_w_sink4_data_range278w(0) <= sink4_data(12);
+ wire_w_sink4_data_range299w(0) <= sink4_data(13);
+ wire_w_sink4_data_range320w(0) <= sink4_data(14);
+ wire_w_sink4_data_range341w(0) <= sink4_data(15);
+ wire_w_sink4_data_range362w(0) <= sink4_data(16);
+ wire_w_sink4_data_range383w(0) <= sink4_data(17);
+ wire_w_sink4_data_range404w(0) <= sink4_data(18);
+ wire_w_sink4_data_range425w(0) <= sink4_data(19);
+ wire_w_sink4_data_range47w(0) <= sink4_data(1);
+ wire_w_sink4_data_range446w(0) <= sink4_data(20);
+ wire_w_sink4_data_range467w(0) <= sink4_data(21);
+ wire_w_sink4_data_range488w(0) <= sink4_data(22);
+ wire_w_sink4_data_range509w(0) <= sink4_data(23);
+ wire_w_sink4_data_range530w(0) <= sink4_data(24);
+ wire_w_sink4_data_range551w(0) <= sink4_data(25);
+ wire_w_sink4_data_range572w(0) <= sink4_data(26);
+ wire_w_sink4_data_range593w(0) <= sink4_data(27);
+ wire_w_sink4_data_range614w(0) <= sink4_data(28);
+ wire_w_sink4_data_range635w(0) <= sink4_data(29);
+ wire_w_sink4_data_range68w(0) <= sink4_data(2);
+ wire_w_sink4_data_range656w(0) <= sink4_data(30);
+ wire_w_sink4_data_range677w(0) <= sink4_data(31);
+ wire_w_sink4_data_range698w(0) <= sink4_data(32);
+ wire_w_sink4_data_range719w(0) <= sink4_data(33);
+ wire_w_sink4_data_range740w(0) <= sink4_data(34);
+ wire_w_sink4_data_range761w(0) <= sink4_data(35);
+ wire_w_sink4_data_range782w(0) <= sink4_data(36);
+ wire_w_sink4_data_range803w(0) <= sink4_data(37);
+ wire_w_sink4_data_range824w(0) <= sink4_data(38);
+ wire_w_sink4_data_range845w(0) <= sink4_data(39);
+ wire_w_sink4_data_range89w(0) <= sink4_data(3);
+ wire_w_sink4_data_range866w(0) <= sink4_data(40);
+ wire_w_sink4_data_range887w(0) <= sink4_data(41);
+ wire_w_sink4_data_range908w(0) <= sink4_data(42);
+ wire_w_sink4_data_range929w(0) <= sink4_data(43);
+ wire_w_sink4_data_range950w(0) <= sink4_data(44);
+ wire_w_sink4_data_range971w(0) <= sink4_data(45);
+ wire_w_sink4_data_range992w(0) <= sink4_data(46);
+ wire_w_sink4_data_range1013w(0) <= sink4_data(47);
+ wire_w_sink4_data_range1034w(0) <= sink4_data(48);
+ wire_w_sink4_data_range1055w(0) <= sink4_data(49);
+ wire_w_sink4_data_range110w(0) <= sink4_data(4);
+ wire_w_sink4_data_range1076w(0) <= sink4_data(50);
+ wire_w_sink4_data_range1097w(0) <= sink4_data(51);
+ wire_w_sink4_data_range1118w(0) <= sink4_data(52);
+ wire_w_sink4_data_range1139w(0) <= sink4_data(53);
+ wire_w_sink4_data_range1160w(0) <= sink4_data(54);
+ wire_w_sink4_data_range1181w(0) <= sink4_data(55);
+ wire_w_sink4_data_range1202w(0) <= sink4_data(56);
+ wire_w_sink4_data_range1223w(0) <= sink4_data(57);
+ wire_w_sink4_data_range1244w(0) <= sink4_data(58);
+ wire_w_sink4_data_range1265w(0) <= sink4_data(59);
+ wire_w_sink4_data_range131w(0) <= sink4_data(5);
+ wire_w_sink4_data_range1286w(0) <= sink4_data(60);
+ wire_w_sink4_data_range1307w(0) <= sink4_data(61);
+ wire_w_sink4_data_range1328w(0) <= sink4_data(62);
+ wire_w_sink4_data_range1349w(0) <= sink4_data(63);
+ wire_w_sink4_data_range1370w(0) <= sink4_data(64);
+ wire_w_sink4_data_range1391w(0) <= sink4_data(65);
+ wire_w_sink4_data_range1412w(0) <= sink4_data(66);
+ wire_w_sink4_data_range1433w(0) <= sink4_data(67);
+ wire_w_sink4_data_range1454w(0) <= sink4_data(68);
+ wire_w_sink4_data_range152w(0) <= sink4_data(6);
+ wire_w_sink4_data_range173w(0) <= sink4_data(7);
+ wire_w_sink4_data_range194w(0) <= sink4_data(8);
+ wire_w_sink4_data_range215w(0) <= sink4_data(9);
+ wire_w_sink5_channel_range1478w(0) <= sink5_channel(0);
+ wire_w_sink5_channel_range1500w(0) <= sink5_channel(1);
+ wire_w_sink5_channel_range1521w(0) <= sink5_channel(2);
+ wire_w_sink5_channel_range1542w(0) <= sink5_channel(3);
+ wire_w_sink5_channel_range1563w(0) <= sink5_channel(4);
+ wire_w_sink5_channel_range1584w(0) <= sink5_channel(5);
+ wire_w_sink5_channel_range1605w(0) <= sink5_channel(6);
+ wire_w_sink5_data_range28w(0) <= sink5_data(0);
+ wire_w_sink5_data_range239w(0) <= sink5_data(10);
+ wire_w_sink5_data_range260w(0) <= sink5_data(11);
+ wire_w_sink5_data_range281w(0) <= sink5_data(12);
+ wire_w_sink5_data_range302w(0) <= sink5_data(13);
+ wire_w_sink5_data_range323w(0) <= sink5_data(14);
+ wire_w_sink5_data_range344w(0) <= sink5_data(15);
+ wire_w_sink5_data_range365w(0) <= sink5_data(16);
+ wire_w_sink5_data_range386w(0) <= sink5_data(17);
+ wire_w_sink5_data_range407w(0) <= sink5_data(18);
+ wire_w_sink5_data_range428w(0) <= sink5_data(19);
+ wire_w_sink5_data_range50w(0) <= sink5_data(1);
+ wire_w_sink5_data_range449w(0) <= sink5_data(20);
+ wire_w_sink5_data_range470w(0) <= sink5_data(21);
+ wire_w_sink5_data_range491w(0) <= sink5_data(22);
+ wire_w_sink5_data_range512w(0) <= sink5_data(23);
+ wire_w_sink5_data_range533w(0) <= sink5_data(24);
+ wire_w_sink5_data_range554w(0) <= sink5_data(25);
+ wire_w_sink5_data_range575w(0) <= sink5_data(26);
+ wire_w_sink5_data_range596w(0) <= sink5_data(27);
+ wire_w_sink5_data_range617w(0) <= sink5_data(28);
+ wire_w_sink5_data_range638w(0) <= sink5_data(29);
+ wire_w_sink5_data_range71w(0) <= sink5_data(2);
+ wire_w_sink5_data_range659w(0) <= sink5_data(30);
+ wire_w_sink5_data_range680w(0) <= sink5_data(31);
+ wire_w_sink5_data_range701w(0) <= sink5_data(32);
+ wire_w_sink5_data_range722w(0) <= sink5_data(33);
+ wire_w_sink5_data_range743w(0) <= sink5_data(34);
+ wire_w_sink5_data_range764w(0) <= sink5_data(35);
+ wire_w_sink5_data_range785w(0) <= sink5_data(36);
+ wire_w_sink5_data_range806w(0) <= sink5_data(37);
+ wire_w_sink5_data_range827w(0) <= sink5_data(38);
+ wire_w_sink5_data_range848w(0) <= sink5_data(39);
+ wire_w_sink5_data_range92w(0) <= sink5_data(3);
+ wire_w_sink5_data_range869w(0) <= sink5_data(40);
+ wire_w_sink5_data_range890w(0) <= sink5_data(41);
+ wire_w_sink5_data_range911w(0) <= sink5_data(42);
+ wire_w_sink5_data_range932w(0) <= sink5_data(43);
+ wire_w_sink5_data_range953w(0) <= sink5_data(44);
+ wire_w_sink5_data_range974w(0) <= sink5_data(45);
+ wire_w_sink5_data_range995w(0) <= sink5_data(46);
+ wire_w_sink5_data_range1016w(0) <= sink5_data(47);
+ wire_w_sink5_data_range1037w(0) <= sink5_data(48);
+ wire_w_sink5_data_range1058w(0) <= sink5_data(49);
+ wire_w_sink5_data_range113w(0) <= sink5_data(4);
+ wire_w_sink5_data_range1079w(0) <= sink5_data(50);
+ wire_w_sink5_data_range1100w(0) <= sink5_data(51);
+ wire_w_sink5_data_range1121w(0) <= sink5_data(52);
+ wire_w_sink5_data_range1142w(0) <= sink5_data(53);
+ wire_w_sink5_data_range1163w(0) <= sink5_data(54);
+ wire_w_sink5_data_range1184w(0) <= sink5_data(55);
+ wire_w_sink5_data_range1205w(0) <= sink5_data(56);
+ wire_w_sink5_data_range1226w(0) <= sink5_data(57);
+ wire_w_sink5_data_range1247w(0) <= sink5_data(58);
+ wire_w_sink5_data_range1268w(0) <= sink5_data(59);
+ wire_w_sink5_data_range134w(0) <= sink5_data(5);
+ wire_w_sink5_data_range1289w(0) <= sink5_data(60);
+ wire_w_sink5_data_range1310w(0) <= sink5_data(61);
+ wire_w_sink5_data_range1331w(0) <= sink5_data(62);
+ wire_w_sink5_data_range1352w(0) <= sink5_data(63);
+ wire_w_sink5_data_range1373w(0) <= sink5_data(64);
+ wire_w_sink5_data_range1394w(0) <= sink5_data(65);
+ wire_w_sink5_data_range1415w(0) <= sink5_data(66);
+ wire_w_sink5_data_range1436w(0) <= sink5_data(67);
+ wire_w_sink5_data_range1457w(0) <= sink5_data(68);
+ wire_w_sink5_data_range155w(0) <= sink5_data(6);
+ wire_w_sink5_data_range176w(0) <= sink5_data(7);
+ wire_w_sink5_data_range197w(0) <= sink5_data(8);
+ wire_w_sink5_data_range218w(0) <= sink5_data(9);
+ wire_w_sink6_channel_range1481w(0) <= sink6_channel(0);
+ wire_w_sink6_channel_range1503w(0) <= sink6_channel(1);
+ wire_w_sink6_channel_range1524w(0) <= sink6_channel(2);
+ wire_w_sink6_channel_range1545w(0) <= sink6_channel(3);
+ wire_w_sink6_channel_range1566w(0) <= sink6_channel(4);
+ wire_w_sink6_channel_range1587w(0) <= sink6_channel(5);
+ wire_w_sink6_channel_range1608w(0) <= sink6_channel(6);
+ wire_w_sink6_data_range31w(0) <= sink6_data(0);
+ wire_w_sink6_data_range242w(0) <= sink6_data(10);
+ wire_w_sink6_data_range263w(0) <= sink6_data(11);
+ wire_w_sink6_data_range284w(0) <= sink6_data(12);
+ wire_w_sink6_data_range305w(0) <= sink6_data(13);
+ wire_w_sink6_data_range326w(0) <= sink6_data(14);
+ wire_w_sink6_data_range347w(0) <= sink6_data(15);
+ wire_w_sink6_data_range368w(0) <= sink6_data(16);
+ wire_w_sink6_data_range389w(0) <= sink6_data(17);
+ wire_w_sink6_data_range410w(0) <= sink6_data(18);
+ wire_w_sink6_data_range431w(0) <= sink6_data(19);
+ wire_w_sink6_data_range53w(0) <= sink6_data(1);
+ wire_w_sink6_data_range452w(0) <= sink6_data(20);
+ wire_w_sink6_data_range473w(0) <= sink6_data(21);
+ wire_w_sink6_data_range494w(0) <= sink6_data(22);
+ wire_w_sink6_data_range515w(0) <= sink6_data(23);
+ wire_w_sink6_data_range536w(0) <= sink6_data(24);
+ wire_w_sink6_data_range557w(0) <= sink6_data(25);
+ wire_w_sink6_data_range578w(0) <= sink6_data(26);
+ wire_w_sink6_data_range599w(0) <= sink6_data(27);
+ wire_w_sink6_data_range620w(0) <= sink6_data(28);
+ wire_w_sink6_data_range641w(0) <= sink6_data(29);
+ wire_w_sink6_data_range74w(0) <= sink6_data(2);
+ wire_w_sink6_data_range662w(0) <= sink6_data(30);
+ wire_w_sink6_data_range683w(0) <= sink6_data(31);
+ wire_w_sink6_data_range704w(0) <= sink6_data(32);
+ wire_w_sink6_data_range725w(0) <= sink6_data(33);
+ wire_w_sink6_data_range746w(0) <= sink6_data(34);
+ wire_w_sink6_data_range767w(0) <= sink6_data(35);
+ wire_w_sink6_data_range788w(0) <= sink6_data(36);
+ wire_w_sink6_data_range809w(0) <= sink6_data(37);
+ wire_w_sink6_data_range830w(0) <= sink6_data(38);
+ wire_w_sink6_data_range851w(0) <= sink6_data(39);
+ wire_w_sink6_data_range95w(0) <= sink6_data(3);
+ wire_w_sink6_data_range872w(0) <= sink6_data(40);
+ wire_w_sink6_data_range893w(0) <= sink6_data(41);
+ wire_w_sink6_data_range914w(0) <= sink6_data(42);
+ wire_w_sink6_data_range935w(0) <= sink6_data(43);
+ wire_w_sink6_data_range956w(0) <= sink6_data(44);
+ wire_w_sink6_data_range977w(0) <= sink6_data(45);
+ wire_w_sink6_data_range998w(0) <= sink6_data(46);
+ wire_w_sink6_data_range1019w(0) <= sink6_data(47);
+ wire_w_sink6_data_range1040w(0) <= sink6_data(48);
+ wire_w_sink6_data_range1061w(0) <= sink6_data(49);
+ wire_w_sink6_data_range116w(0) <= sink6_data(4);
+ wire_w_sink6_data_range1082w(0) <= sink6_data(50);
+ wire_w_sink6_data_range1103w(0) <= sink6_data(51);
+ wire_w_sink6_data_range1124w(0) <= sink6_data(52);
+ wire_w_sink6_data_range1145w(0) <= sink6_data(53);
+ wire_w_sink6_data_range1166w(0) <= sink6_data(54);
+ wire_w_sink6_data_range1187w(0) <= sink6_data(55);
+ wire_w_sink6_data_range1208w(0) <= sink6_data(56);
+ wire_w_sink6_data_range1229w(0) <= sink6_data(57);
+ wire_w_sink6_data_range1250w(0) <= sink6_data(58);
+ wire_w_sink6_data_range1271w(0) <= sink6_data(59);
+ wire_w_sink6_data_range137w(0) <= sink6_data(5);
+ wire_w_sink6_data_range1292w(0) <= sink6_data(60);
+ wire_w_sink6_data_range1313w(0) <= sink6_data(61);
+ wire_w_sink6_data_range1334w(0) <= sink6_data(62);
+ wire_w_sink6_data_range1355w(0) <= sink6_data(63);
+ wire_w_sink6_data_range1376w(0) <= sink6_data(64);
+ wire_w_sink6_data_range1397w(0) <= sink6_data(65);
+ wire_w_sink6_data_range1418w(0) <= sink6_data(66);
+ wire_w_sink6_data_range1439w(0) <= sink6_data(67);
+ wire_w_sink6_data_range1460w(0) <= sink6_data(68);
+ wire_w_sink6_data_range158w(0) <= sink6_data(6);
+ wire_w_sink6_data_range179w(0) <= sink6_data(7);
+ wire_w_sink6_data_range200w(0) <= sink6_data(8);
+ wire_w_sink6_data_range221w(0) <= sink6_data(9);
+
+ END RTL; --altera_merlin_multiplexer_0003
+--synopsys translate_on
+--VALID FILE
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_router/altera_merlin_router_0001.vho b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_router/altera_merlin_router_0001.vho
new file mode 100644
index 0000000000..7e0f4c2ca2
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_router/altera_merlin_router_0001.vho
@@ -0,0 +1,68 @@
+--IP Functional Simulation Model
+--VERSION_BEGIN 11.1SP2 cbx_mgl 2012:01:25:21:26:09:SJ cbx_simgen 2012:01:25:21:25:27:SJ VERSION_END
+
+
+-- Copyright (C) 1991-2011 Altera Corporation
+-- Your use of Altera Corporation's design tools, logic functions
+-- and other software and tools, and its AMPP partner logic
+-- functions, and any output files from any of the foregoing
+-- (including device programming or simulation files), and any
+-- associated documentation or information are expressly subject
+-- to the terms and conditions of the Altera Program License
+-- Subscription Agreement, Altera MegaCore Function License
+-- Agreement, or other applicable license agreement, including,
+-- without limitation, that your use is for the sole purpose of
+-- programming logic devices manufactured by Altera and sold by
+-- Altera or its authorized distributors. Please refer to the
+-- applicable agreement for further details.
+
+-- You may only use these simulation model output files for simulation
+-- purposes and expressly not for synthesis or any other purposes (in which
+-- event Altera disclaims all warranties of any kind).
+
+
+--synopsys translate_off
+
+--synthesis_resources =
+ LIBRARY ieee;
+ USE ieee.std_logic_1164.all;
+
+ ENTITY altera_merlin_router_0001 IS
+ PORT
+ (
+ clk : IN STD_LOGIC;
+ reset : IN STD_LOGIC;
+ sink_data : IN STD_LOGIC_VECTOR (65 DOWNTO 0);
+ sink_endofpacket : IN STD_LOGIC;
+ sink_ready : OUT STD_LOGIC;
+ sink_startofpacket : IN STD_LOGIC;
+ sink_valid : IN STD_LOGIC;
+ src_channel : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
+ src_data : OUT STD_LOGIC_VECTOR (65 DOWNTO 0);
+ src_endofpacket : OUT STD_LOGIC;
+ src_ready : IN STD_LOGIC;
+ src_startofpacket : OUT STD_LOGIC;
+ src_valid : OUT STD_LOGIC
+ );
+ END altera_merlin_router_0001;
+
+ ARCHITECTURE RTL OF altera_merlin_router_0001 IS
+
+ ATTRIBUTE synthesis_clearbox : natural;
+ ATTRIBUTE synthesis_clearbox OF RTL : ARCHITECTURE IS 1;
+ SIGNAL wire_w_lg_w_sink_data_range151w193w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_sink_data_range151w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ BEGIN
+
+ wire_w_lg_w_sink_data_range151w193w(0) <= NOT wire_w_sink_data_range151w(0);
+ sink_ready <= src_ready;
+ src_channel <= ( wire_w_lg_w_sink_data_range151w193w & sink_data(50));
+ src_data <= ( sink_data(65) & wire_w_lg_w_sink_data_range151w193w & sink_data(63 DOWNTO 0));
+ src_endofpacket <= sink_endofpacket;
+ src_startofpacket <= sink_startofpacket;
+ src_valid <= sink_valid;
+ wire_w_sink_data_range151w(0) <= sink_data(50);
+
+ END RTL; --altera_merlin_router_0001
+--synopsys translate_on
+--VALID FILE
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_router/altera_merlin_router_0002.vho b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_router/altera_merlin_router_0002.vho
new file mode 100644
index 0000000000..743bd2e587
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_router/altera_merlin_router_0002.vho
@@ -0,0 +1,64 @@
+--IP Functional Simulation Model
+--VERSION_BEGIN 11.1SP2 cbx_mgl 2012:01:25:21:26:09:SJ cbx_simgen 2012:01:25:21:25:27:SJ VERSION_END
+
+
+-- Copyright (C) 1991-2011 Altera Corporation
+-- Your use of Altera Corporation's design tools, logic functions
+-- and other software and tools, and its AMPP partner logic
+-- functions, and any output files from any of the foregoing
+-- (including device programming or simulation files), and any
+-- associated documentation or information are expressly subject
+-- to the terms and conditions of the Altera Program License
+-- Subscription Agreement, Altera MegaCore Function License
+-- Agreement, or other applicable license agreement, including,
+-- without limitation, that your use is for the sole purpose of
+-- programming logic devices manufactured by Altera and sold by
+-- Altera or its authorized distributors. Please refer to the
+-- applicable agreement for further details.
+
+-- You may only use these simulation model output files for simulation
+-- purposes and expressly not for synthesis or any other purposes (in which
+-- event Altera disclaims all warranties of any kind).
+
+
+--synopsys translate_off
+
+--synthesis_resources =
+ LIBRARY ieee;
+ USE ieee.std_logic_1164.all;
+
+ ENTITY altera_merlin_router_0002 IS
+ PORT
+ (
+ clk : IN STD_LOGIC;
+ reset : IN STD_LOGIC;
+ sink_data : IN STD_LOGIC_VECTOR (65 DOWNTO 0);
+ sink_endofpacket : IN STD_LOGIC;
+ sink_ready : OUT STD_LOGIC;
+ sink_startofpacket : IN STD_LOGIC;
+ sink_valid : IN STD_LOGIC;
+ src_channel : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
+ src_data : OUT STD_LOGIC_VECTOR (65 DOWNTO 0);
+ src_endofpacket : OUT STD_LOGIC;
+ src_ready : IN STD_LOGIC;
+ src_startofpacket : OUT STD_LOGIC;
+ src_valid : OUT STD_LOGIC
+ );
+ END altera_merlin_router_0002;
+
+ ARCHITECTURE RTL OF altera_merlin_router_0002 IS
+
+ ATTRIBUTE synthesis_clearbox : natural;
+ ATTRIBUTE synthesis_clearbox OF RTL : ARCHITECTURE IS 1;
+ BEGIN
+
+ sink_ready <= src_ready;
+ src_channel <= ( "0" & "1");
+ src_data <= ( sink_data(65 DOWNTO 0));
+ src_endofpacket <= sink_endofpacket;
+ src_startofpacket <= sink_startofpacket;
+ src_valid <= sink_valid;
+
+ END RTL; --altera_merlin_router_0002
+--synopsys translate_on
+--VALID FILE
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_router/altera_merlin_router_0003.vho b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_router/altera_merlin_router_0003.vho
new file mode 100644
index 0000000000..4bce1fd34c
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_router/altera_merlin_router_0003.vho
@@ -0,0 +1,194 @@
+--IP Functional Simulation Model
+--VERSION_BEGIN 11.1SP2 cbx_mgl 2012:01:25:21:26:09:SJ cbx_simgen 2012:01:25:21:25:27:SJ VERSION_END
+
+
+-- Copyright (C) 1991-2011 Altera Corporation
+-- Your use of Altera Corporation's design tools, logic functions
+-- and other software and tools, and its AMPP partner logic
+-- functions, and any output files from any of the foregoing
+-- (including device programming or simulation files), and any
+-- associated documentation or information are expressly subject
+-- to the terms and conditions of the Altera Program License
+-- Subscription Agreement, Altera MegaCore Function License
+-- Agreement, or other applicable license agreement, including,
+-- without limitation, that your use is for the sole purpose of
+-- programming logic devices manufactured by Altera and sold by
+-- Altera or its authorized distributors. Please refer to the
+-- applicable agreement for further details.
+
+-- You may only use these simulation model output files for simulation
+-- purposes and expressly not for synthesis or any other purposes (in which
+-- event Altera disclaims all warranties of any kind).
+
+
+--synopsys translate_off
+
+--synthesis_resources = mux21 56
+ LIBRARY ieee;
+ USE ieee.std_logic_1164.all;
+
+ ENTITY altera_merlin_router_0003 IS
+ PORT
+ (
+ clk : IN STD_LOGIC;
+ reset : IN STD_LOGIC;
+ sink_data : IN STD_LOGIC_VECTOR (68 DOWNTO 0);
+ sink_endofpacket : IN STD_LOGIC;
+ sink_ready : OUT STD_LOGIC;
+ sink_startofpacket : IN STD_LOGIC;
+ sink_valid : IN STD_LOGIC;
+ src_channel : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
+ src_data : OUT STD_LOGIC_VECTOR (68 DOWNTO 0);
+ src_endofpacket : OUT STD_LOGIC;
+ src_ready : IN STD_LOGIC;
+ src_startofpacket : OUT STD_LOGIC;
+ src_valid : OUT STD_LOGIC
+ );
+ END altera_merlin_router_0003;
+
+ ARCHITECTURE RTL OF altera_merlin_router_0003 IS
+
+ ATTRIBUTE synthesis_clearbox : natural;
+ ATTRIBUTE synthesis_clearbox OF RTL : ARCHITECTURE IS 1;
+ SIGNAL wire_altera_merlin_router_0003_src_channel_15m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_router_0003_src_channel_22m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_router_0003_src_channel_27m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_router_0003_src_channel_33m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_router_0003_src_channel_34m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_router_0003_src_channel_39m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_router_0003_src_channel_44m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_router_0003_src_channel_45m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_router_0003_src_channel_46m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_router_0003_src_channel_51m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_router_0003_src_channel_53m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_router_0003_src_channel_56m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_router_0003_src_channel_57m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_router_0003_src_channel_58m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_router_0003_src_channel_63m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_router_0003_src_channel_65m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_router_0003_src_channel_67m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_router_0003_src_channel_68m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_router_0003_src_channel_69m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_router_0003_src_channel_70m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_router_0003_src_channel_75m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_router_0003_src_channel_77m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_router_0003_src_channel_78m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_router_0003_src_channel_79m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_router_0003_src_channel_80m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_router_0003_src_channel_81m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_router_0003_src_channel_82m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_router_0003_src_channel_87m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_router_0003_src_channel_88m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_router_0003_src_channel_89m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_router_0003_src_channel_90m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_router_0003_src_channel_91m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_router_0003_src_channel_92m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_router_0003_src_channel_93m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_router_0003_src_channel_94m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_router_0003_src_data_23m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_router_0003_src_data_24m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_router_0003_src_data_25m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_router_0003_src_data_35m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_router_0003_src_data_36m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_router_0003_src_data_37m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_router_0003_src_data_47m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_router_0003_src_data_48m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_router_0003_src_data_49m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_router_0003_src_data_59m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_router_0003_src_data_60m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_router_0003_src_data_61m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_router_0003_src_data_71m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_router_0003_src_data_72m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_router_0003_src_data_73m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_router_0003_src_data_83m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_router_0003_src_data_84m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_router_0003_src_data_85m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_router_0003_src_data_95m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_router_0003_src_data_96m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_router_0003_src_data_97m_dataout : STD_LOGIC;
+ SIGNAL wire_w1w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL s_wire_altera_merlin_router_0003_src_channel_0_297_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_router_0003_src_channel_1_330_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_router_0003_src_channel_2_363_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_router_0003_src_channel_3_396_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_router_0003_src_channel_4_429_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_router_0003_src_channel_5_462_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_router_0003_src_channel_6_495_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_router_0003_src_channel_7_528_dataout : STD_LOGIC;
+ BEGIN
+
+ wire_w1w(0) <= NOT s_wire_altera_merlin_router_0003_src_channel_0_297_dataout;
+ s_wire_altera_merlin_router_0003_src_channel_0_297_dataout <= (((((((((((NOT sink_data(39)) AND (NOT sink_data(40))) AND (NOT sink_data(41))) AND (NOT sink_data(42))) AND (NOT sink_data(43))) AND (NOT sink_data(44))) AND (NOT sink_data(45))) AND (NOT sink_data(46))) AND (NOT sink_data(47))) AND (NOT sink_data(48))) AND (NOT sink_data(49)));
+ s_wire_altera_merlin_router_0003_src_channel_1_330_dataout <= (((((((((((NOT sink_data(39)) AND (NOT sink_data(40))) AND (NOT sink_data(41))) AND (NOT sink_data(42))) AND (NOT sink_data(43))) AND sink_data(44)) AND (NOT sink_data(45))) AND (NOT sink_data(46))) AND (NOT sink_data(47))) AND (NOT sink_data(48))) AND (NOT sink_data(49)));
+ s_wire_altera_merlin_router_0003_src_channel_2_363_dataout <= (((((((((((NOT sink_data(39)) AND (NOT sink_data(40))) AND (NOT sink_data(41))) AND (NOT sink_data(42))) AND (NOT sink_data(43))) AND (NOT sink_data(44))) AND sink_data(45)) AND (NOT sink_data(46))) AND (NOT sink_data(47))) AND (NOT sink_data(48))) AND (NOT sink_data(49)));
+ s_wire_altera_merlin_router_0003_src_channel_3_396_dataout <= (((((((((((NOT sink_data(39)) AND (NOT sink_data(40))) AND (NOT sink_data(41))) AND (NOT sink_data(42))) AND (NOT sink_data(43))) AND sink_data(44)) AND sink_data(45)) AND (NOT sink_data(46))) AND (NOT sink_data(47))) AND (NOT sink_data(48))) AND (NOT sink_data(49)));
+ s_wire_altera_merlin_router_0003_src_channel_4_429_dataout <= ((((((((((NOT sink_data(40)) AND (NOT sink_data(41))) AND (NOT sink_data(42))) AND (NOT sink_data(43))) AND sink_data(44)) AND (NOT sink_data(45))) AND sink_data(46)) AND (NOT sink_data(47))) AND (NOT sink_data(48))) AND (NOT sink_data(49)));
+ s_wire_altera_merlin_router_0003_src_channel_5_462_dataout <= ((((((((((NOT sink_data(40)) AND (NOT sink_data(41))) AND (NOT sink_data(42))) AND (NOT sink_data(43))) AND (NOT sink_data(44))) AND (NOT sink_data(45))) AND (NOT sink_data(46))) AND sink_data(47)) AND (NOT sink_data(48))) AND (NOT sink_data(49)));
+ s_wire_altera_merlin_router_0003_src_channel_6_495_dataout <= (((((((NOT sink_data(43)) AND (NOT sink_data(44))) AND (NOT sink_data(45))) AND (NOT sink_data(46))) AND (NOT sink_data(47))) AND (NOT sink_data(48))) AND sink_data(49));
+ s_wire_altera_merlin_router_0003_src_channel_7_528_dataout <= ((((((NOT sink_data(44)) AND (NOT sink_data(45))) AND (NOT sink_data(46))) AND (NOT sink_data(47))) AND sink_data(48)) AND sink_data(49));
+ sink_ready <= src_ready;
+ src_channel <= ( wire_altera_merlin_router_0003_src_channel_87m_dataout & wire_altera_merlin_router_0003_src_channel_88m_dataout & wire_altera_merlin_router_0003_src_channel_89m_dataout & wire_altera_merlin_router_0003_src_channel_90m_dataout & wire_altera_merlin_router_0003_src_channel_91m_dataout & wire_altera_merlin_router_0003_src_channel_92m_dataout & wire_altera_merlin_router_0003_src_channel_93m_dataout & wire_altera_merlin_router_0003_src_channel_94m_dataout);
+ src_data <= ( sink_data(68) & wire_altera_merlin_router_0003_src_data_95m_dataout & wire_altera_merlin_router_0003_src_data_96m_dataout & wire_altera_merlin_router_0003_src_data_97m_dataout & sink_data(64 DOWNTO 0));
+ src_endofpacket <= sink_endofpacket;
+ src_startofpacket <= sink_startofpacket;
+ src_valid <= sink_valid;
+ wire_altera_merlin_router_0003_src_channel_15m_dataout <= wire_w1w(0) AND NOT(s_wire_altera_merlin_router_0003_src_channel_1_330_dataout);
+ wire_altera_merlin_router_0003_src_channel_22m_dataout <= s_wire_altera_merlin_router_0003_src_channel_0_297_dataout AND NOT(s_wire_altera_merlin_router_0003_src_channel_1_330_dataout);
+ wire_altera_merlin_router_0003_src_channel_27m_dataout <= wire_altera_merlin_router_0003_src_channel_15m_dataout AND NOT(s_wire_altera_merlin_router_0003_src_channel_2_363_dataout);
+ wire_altera_merlin_router_0003_src_channel_33m_dataout <= s_wire_altera_merlin_router_0003_src_channel_1_330_dataout AND NOT(s_wire_altera_merlin_router_0003_src_channel_2_363_dataout);
+ wire_altera_merlin_router_0003_src_channel_34m_dataout <= wire_altera_merlin_router_0003_src_channel_22m_dataout AND NOT(s_wire_altera_merlin_router_0003_src_channel_2_363_dataout);
+ wire_altera_merlin_router_0003_src_channel_39m_dataout <= wire_altera_merlin_router_0003_src_channel_27m_dataout AND NOT(s_wire_altera_merlin_router_0003_src_channel_3_396_dataout);
+ wire_altera_merlin_router_0003_src_channel_44m_dataout <= s_wire_altera_merlin_router_0003_src_channel_2_363_dataout AND NOT(s_wire_altera_merlin_router_0003_src_channel_3_396_dataout);
+ wire_altera_merlin_router_0003_src_channel_45m_dataout <= wire_altera_merlin_router_0003_src_channel_33m_dataout AND NOT(s_wire_altera_merlin_router_0003_src_channel_3_396_dataout);
+ wire_altera_merlin_router_0003_src_channel_46m_dataout <= wire_altera_merlin_router_0003_src_channel_34m_dataout AND NOT(s_wire_altera_merlin_router_0003_src_channel_3_396_dataout);
+ wire_altera_merlin_router_0003_src_channel_51m_dataout <= wire_altera_merlin_router_0003_src_channel_39m_dataout AND NOT(s_wire_altera_merlin_router_0003_src_channel_4_429_dataout);
+ wire_altera_merlin_router_0003_src_channel_53m_dataout <= s_wire_altera_merlin_router_0003_src_channel_3_396_dataout AND NOT(s_wire_altera_merlin_router_0003_src_channel_4_429_dataout);
+ wire_altera_merlin_router_0003_src_channel_56m_dataout <= wire_altera_merlin_router_0003_src_channel_44m_dataout AND NOT(s_wire_altera_merlin_router_0003_src_channel_4_429_dataout);
+ wire_altera_merlin_router_0003_src_channel_57m_dataout <= wire_altera_merlin_router_0003_src_channel_45m_dataout AND NOT(s_wire_altera_merlin_router_0003_src_channel_4_429_dataout);
+ wire_altera_merlin_router_0003_src_channel_58m_dataout <= wire_altera_merlin_router_0003_src_channel_46m_dataout AND NOT(s_wire_altera_merlin_router_0003_src_channel_4_429_dataout);
+ wire_altera_merlin_router_0003_src_channel_63m_dataout <= wire_altera_merlin_router_0003_src_channel_51m_dataout AND NOT(s_wire_altera_merlin_router_0003_src_channel_5_462_dataout);
+ wire_altera_merlin_router_0003_src_channel_65m_dataout <= wire_altera_merlin_router_0003_src_channel_53m_dataout AND NOT(s_wire_altera_merlin_router_0003_src_channel_5_462_dataout);
+ wire_altera_merlin_router_0003_src_channel_67m_dataout <= s_wire_altera_merlin_router_0003_src_channel_4_429_dataout AND NOT(s_wire_altera_merlin_router_0003_src_channel_5_462_dataout);
+ wire_altera_merlin_router_0003_src_channel_68m_dataout <= wire_altera_merlin_router_0003_src_channel_56m_dataout AND NOT(s_wire_altera_merlin_router_0003_src_channel_5_462_dataout);
+ wire_altera_merlin_router_0003_src_channel_69m_dataout <= wire_altera_merlin_router_0003_src_channel_57m_dataout AND NOT(s_wire_altera_merlin_router_0003_src_channel_5_462_dataout);
+ wire_altera_merlin_router_0003_src_channel_70m_dataout <= wire_altera_merlin_router_0003_src_channel_58m_dataout AND NOT(s_wire_altera_merlin_router_0003_src_channel_5_462_dataout);
+ wire_altera_merlin_router_0003_src_channel_75m_dataout <= wire_altera_merlin_router_0003_src_channel_63m_dataout AND NOT(s_wire_altera_merlin_router_0003_src_channel_6_495_dataout);
+ wire_altera_merlin_router_0003_src_channel_77m_dataout <= wire_altera_merlin_router_0003_src_channel_65m_dataout AND NOT(s_wire_altera_merlin_router_0003_src_channel_6_495_dataout);
+ wire_altera_merlin_router_0003_src_channel_78m_dataout <= s_wire_altera_merlin_router_0003_src_channel_5_462_dataout AND NOT(s_wire_altera_merlin_router_0003_src_channel_6_495_dataout);
+ wire_altera_merlin_router_0003_src_channel_79m_dataout <= wire_altera_merlin_router_0003_src_channel_67m_dataout AND NOT(s_wire_altera_merlin_router_0003_src_channel_6_495_dataout);
+ wire_altera_merlin_router_0003_src_channel_80m_dataout <= wire_altera_merlin_router_0003_src_channel_68m_dataout AND NOT(s_wire_altera_merlin_router_0003_src_channel_6_495_dataout);
+ wire_altera_merlin_router_0003_src_channel_81m_dataout <= wire_altera_merlin_router_0003_src_channel_69m_dataout AND NOT(s_wire_altera_merlin_router_0003_src_channel_6_495_dataout);
+ wire_altera_merlin_router_0003_src_channel_82m_dataout <= wire_altera_merlin_router_0003_src_channel_70m_dataout AND NOT(s_wire_altera_merlin_router_0003_src_channel_6_495_dataout);
+ wire_altera_merlin_router_0003_src_channel_87m_dataout <= wire_altera_merlin_router_0003_src_channel_75m_dataout OR s_wire_altera_merlin_router_0003_src_channel_7_528_dataout;
+ wire_altera_merlin_router_0003_src_channel_88m_dataout <= s_wire_altera_merlin_router_0003_src_channel_6_495_dataout AND NOT(s_wire_altera_merlin_router_0003_src_channel_7_528_dataout);
+ wire_altera_merlin_router_0003_src_channel_89m_dataout <= wire_altera_merlin_router_0003_src_channel_77m_dataout AND NOT(s_wire_altera_merlin_router_0003_src_channel_7_528_dataout);
+ wire_altera_merlin_router_0003_src_channel_90m_dataout <= wire_altera_merlin_router_0003_src_channel_78m_dataout AND NOT(s_wire_altera_merlin_router_0003_src_channel_7_528_dataout);
+ wire_altera_merlin_router_0003_src_channel_91m_dataout <= wire_altera_merlin_router_0003_src_channel_79m_dataout AND NOT(s_wire_altera_merlin_router_0003_src_channel_7_528_dataout);
+ wire_altera_merlin_router_0003_src_channel_92m_dataout <= wire_altera_merlin_router_0003_src_channel_80m_dataout AND NOT(s_wire_altera_merlin_router_0003_src_channel_7_528_dataout);
+ wire_altera_merlin_router_0003_src_channel_93m_dataout <= wire_altera_merlin_router_0003_src_channel_81m_dataout AND NOT(s_wire_altera_merlin_router_0003_src_channel_7_528_dataout);
+ wire_altera_merlin_router_0003_src_channel_94m_dataout <= wire_altera_merlin_router_0003_src_channel_82m_dataout AND NOT(s_wire_altera_merlin_router_0003_src_channel_7_528_dataout);
+ wire_altera_merlin_router_0003_src_data_23m_dataout <= wire_w1w(0) AND NOT(s_wire_altera_merlin_router_0003_src_channel_1_330_dataout);
+ wire_altera_merlin_router_0003_src_data_24m_dataout <= wire_w1w(0) AND NOT(s_wire_altera_merlin_router_0003_src_channel_1_330_dataout);
+ wire_altera_merlin_router_0003_src_data_25m_dataout <= wire_w1w(0) OR s_wire_altera_merlin_router_0003_src_channel_1_330_dataout;
+ wire_altera_merlin_router_0003_src_data_35m_dataout <= wire_altera_merlin_router_0003_src_data_23m_dataout AND NOT(s_wire_altera_merlin_router_0003_src_channel_2_363_dataout);
+ wire_altera_merlin_router_0003_src_data_36m_dataout <= wire_altera_merlin_router_0003_src_data_24m_dataout OR s_wire_altera_merlin_router_0003_src_channel_2_363_dataout;
+ wire_altera_merlin_router_0003_src_data_37m_dataout <= wire_altera_merlin_router_0003_src_data_25m_dataout AND NOT(s_wire_altera_merlin_router_0003_src_channel_2_363_dataout);
+ wire_altera_merlin_router_0003_src_data_47m_dataout <= wire_altera_merlin_router_0003_src_data_35m_dataout OR s_wire_altera_merlin_router_0003_src_channel_3_396_dataout;
+ wire_altera_merlin_router_0003_src_data_48m_dataout <= wire_altera_merlin_router_0003_src_data_36m_dataout AND NOT(s_wire_altera_merlin_router_0003_src_channel_3_396_dataout);
+ wire_altera_merlin_router_0003_src_data_49m_dataout <= wire_altera_merlin_router_0003_src_data_37m_dataout OR s_wire_altera_merlin_router_0003_src_channel_3_396_dataout;
+ wire_altera_merlin_router_0003_src_data_59m_dataout <= wire_altera_merlin_router_0003_src_data_47m_dataout AND NOT(s_wire_altera_merlin_router_0003_src_channel_4_429_dataout);
+ wire_altera_merlin_router_0003_src_data_60m_dataout <= wire_altera_merlin_router_0003_src_data_48m_dataout OR s_wire_altera_merlin_router_0003_src_channel_4_429_dataout;
+ wire_altera_merlin_router_0003_src_data_61m_dataout <= wire_altera_merlin_router_0003_src_data_49m_dataout OR s_wire_altera_merlin_router_0003_src_channel_4_429_dataout;
+ wire_altera_merlin_router_0003_src_data_71m_dataout <= wire_altera_merlin_router_0003_src_data_59m_dataout OR s_wire_altera_merlin_router_0003_src_channel_5_462_dataout;
+ wire_altera_merlin_router_0003_src_data_72m_dataout <= wire_altera_merlin_router_0003_src_data_60m_dataout AND NOT(s_wire_altera_merlin_router_0003_src_channel_5_462_dataout);
+ wire_altera_merlin_router_0003_src_data_73m_dataout <= wire_altera_merlin_router_0003_src_data_61m_dataout AND NOT(s_wire_altera_merlin_router_0003_src_channel_5_462_dataout);
+ wire_altera_merlin_router_0003_src_data_83m_dataout <= wire_altera_merlin_router_0003_src_data_71m_dataout OR s_wire_altera_merlin_router_0003_src_channel_6_495_dataout;
+ wire_altera_merlin_router_0003_src_data_84m_dataout <= wire_altera_merlin_router_0003_src_data_72m_dataout OR s_wire_altera_merlin_router_0003_src_channel_6_495_dataout;
+ wire_altera_merlin_router_0003_src_data_85m_dataout <= wire_altera_merlin_router_0003_src_data_73m_dataout AND NOT(s_wire_altera_merlin_router_0003_src_channel_6_495_dataout);
+ wire_altera_merlin_router_0003_src_data_95m_dataout <= wire_altera_merlin_router_0003_src_data_83m_dataout OR s_wire_altera_merlin_router_0003_src_channel_7_528_dataout;
+ wire_altera_merlin_router_0003_src_data_96m_dataout <= wire_altera_merlin_router_0003_src_data_84m_dataout OR s_wire_altera_merlin_router_0003_src_channel_7_528_dataout;
+ wire_altera_merlin_router_0003_src_data_97m_dataout <= wire_altera_merlin_router_0003_src_data_85m_dataout OR s_wire_altera_merlin_router_0003_src_channel_7_528_dataout;
+
+ END RTL; --altera_merlin_router_0003
+--synopsys translate_on
+--VALID FILE
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_router/altera_merlin_router_0004.vho b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_router/altera_merlin_router_0004.vho
new file mode 100644
index 0000000000..eb4c2dc7e8
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_router/altera_merlin_router_0004.vho
@@ -0,0 +1,64 @@
+--IP Functional Simulation Model
+--VERSION_BEGIN 11.1SP2 cbx_mgl 2012:01:25:21:26:09:SJ cbx_simgen 2012:01:25:21:25:27:SJ VERSION_END
+
+
+-- Copyright (C) 1991-2011 Altera Corporation
+-- Your use of Altera Corporation's design tools, logic functions
+-- and other software and tools, and its AMPP partner logic
+-- functions, and any output files from any of the foregoing
+-- (including device programming or simulation files), and any
+-- associated documentation or information are expressly subject
+-- to the terms and conditions of the Altera Program License
+-- Subscription Agreement, Altera MegaCore Function License
+-- Agreement, or other applicable license agreement, including,
+-- without limitation, that your use is for the sole purpose of
+-- programming logic devices manufactured by Altera and sold by
+-- Altera or its authorized distributors. Please refer to the
+-- applicable agreement for further details.
+
+-- You may only use these simulation model output files for simulation
+-- purposes and expressly not for synthesis or any other purposes (in which
+-- event Altera disclaims all warranties of any kind).
+
+
+--synopsys translate_off
+
+--synthesis_resources =
+ LIBRARY ieee;
+ USE ieee.std_logic_1164.all;
+
+ ENTITY altera_merlin_router_0004 IS
+ PORT
+ (
+ clk : IN STD_LOGIC;
+ reset : IN STD_LOGIC;
+ sink_data : IN STD_LOGIC_VECTOR (68 DOWNTO 0);
+ sink_endofpacket : IN STD_LOGIC;
+ sink_ready : OUT STD_LOGIC;
+ sink_startofpacket : IN STD_LOGIC;
+ sink_valid : IN STD_LOGIC;
+ src_channel : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
+ src_data : OUT STD_LOGIC_VECTOR (68 DOWNTO 0);
+ src_endofpacket : OUT STD_LOGIC;
+ src_ready : IN STD_LOGIC;
+ src_startofpacket : OUT STD_LOGIC;
+ src_valid : OUT STD_LOGIC
+ );
+ END altera_merlin_router_0004;
+
+ ARCHITECTURE RTL OF altera_merlin_router_0004 IS
+
+ ATTRIBUTE synthesis_clearbox : natural;
+ ATTRIBUTE synthesis_clearbox OF RTL : ARCHITECTURE IS 1;
+ BEGIN
+
+ sink_ready <= src_ready;
+ src_channel <= ( "0" & "0" & "0" & "0" & "0" & "0" & "0" & "1");
+ src_data <= ( sink_data(68 DOWNTO 0));
+ src_endofpacket <= sink_endofpacket;
+ src_startofpacket <= sink_startofpacket;
+ src_valid <= sink_valid;
+
+ END RTL; --altera_merlin_router_0004
+--synopsys translate_on
+--VALID FILE
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_router/altera_merlin_router_0005.vho b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_router/altera_merlin_router_0005.vho
new file mode 100644
index 0000000000..f010e01fe9
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_router/altera_merlin_router_0005.vho
@@ -0,0 +1,166 @@
+--IP Functional Simulation Model
+--VERSION_BEGIN 11.1SP2 cbx_mgl 2012:01:25:21:26:09:SJ cbx_simgen 2012:01:25:21:25:27:SJ VERSION_END
+
+
+-- Copyright (C) 1991-2011 Altera Corporation
+-- Your use of Altera Corporation's design tools, logic functions
+-- and other software and tools, and its AMPP partner logic
+-- functions, and any output files from any of the foregoing
+-- (including device programming or simulation files), and any
+-- associated documentation or information are expressly subject
+-- to the terms and conditions of the Altera Program License
+-- Subscription Agreement, Altera MegaCore Function License
+-- Agreement, or other applicable license agreement, including,
+-- without limitation, that your use is for the sole purpose of
+-- programming logic devices manufactured by Altera and sold by
+-- Altera or its authorized distributors. Please refer to the
+-- applicable agreement for further details.
+
+-- You may only use these simulation model output files for simulation
+-- purposes and expressly not for synthesis or any other purposes (in which
+-- event Altera disclaims all warranties of any kind).
+
+
+--synopsys translate_off
+
+--synthesis_resources = mux21 43
+ LIBRARY ieee;
+ USE ieee.std_logic_1164.all;
+
+ ENTITY altera_merlin_router_0005 IS
+ PORT
+ (
+ clk : IN STD_LOGIC;
+ reset : IN STD_LOGIC;
+ sink_data : IN STD_LOGIC_VECTOR (68 DOWNTO 0);
+ sink_endofpacket : IN STD_LOGIC;
+ sink_ready : OUT STD_LOGIC;
+ sink_startofpacket : IN STD_LOGIC;
+ sink_valid : IN STD_LOGIC;
+ src_channel : OUT STD_LOGIC_VECTOR (6 DOWNTO 0);
+ src_data : OUT STD_LOGIC_VECTOR (68 DOWNTO 0);
+ src_endofpacket : OUT STD_LOGIC;
+ src_ready : IN STD_LOGIC;
+ src_startofpacket : OUT STD_LOGIC;
+ src_valid : OUT STD_LOGIC
+ );
+ END altera_merlin_router_0005;
+
+ ARCHITECTURE RTL OF altera_merlin_router_0005 IS
+
+ ATTRIBUTE synthesis_clearbox : natural;
+ ATTRIBUTE synthesis_clearbox OF RTL : ARCHITECTURE IS 1;
+ SIGNAL wire_altera_merlin_router_0005_src_channel_15m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_router_0005_src_channel_20m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_router_0005_src_channel_26m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_router_0005_src_channel_30m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_router_0005_src_channel_31m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_router_0005_src_channel_37m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_router_0005_src_channel_40m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_router_0005_src_channel_41m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_router_0005_src_channel_42m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_router_0005_src_channel_48m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_router_0005_src_channel_49m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_router_0005_src_channel_51m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_router_0005_src_channel_52m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_router_0005_src_channel_53m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_router_0005_src_channel_58m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_router_0005_src_channel_59m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_router_0005_src_channel_60m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_router_0005_src_channel_62m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_router_0005_src_channel_63m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_router_0005_src_channel_64m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_router_0005_src_channel_69m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_router_0005_src_channel_70m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_router_0005_src_channel_71m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_router_0005_src_channel_72m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_router_0005_src_channel_73m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_router_0005_src_channel_74m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_router_0005_src_channel_75m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_router_0005_src_data_21m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_router_0005_src_data_23m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_router_0005_src_data_32m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_router_0005_src_data_34m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_router_0005_src_data_43m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_router_0005_src_data_44m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_router_0005_src_data_45m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_router_0005_src_data_54m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_router_0005_src_data_55m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_router_0005_src_data_56m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_router_0005_src_data_65m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_router_0005_src_data_66m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_router_0005_src_data_67m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_router_0005_src_data_76m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_router_0005_src_data_77m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_router_0005_src_data_78m_dataout : STD_LOGIC;
+ SIGNAL wire_w1w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL s_wire_altera_merlin_router_0005_src_channel_0_276_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_router_0005_src_channel_1_309_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_router_0005_src_channel_2_342_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_router_0005_src_channel_3_375_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_router_0005_src_channel_4_408_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_router_0005_src_channel_5_441_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_router_0005_src_channel_6_474_dataout : STD_LOGIC;
+ BEGIN
+
+ wire_w1w(0) <= NOT s_wire_altera_merlin_router_0005_src_channel_0_276_dataout;
+ s_wire_altera_merlin_router_0005_src_channel_0_276_dataout <= (((((((((((NOT sink_data(39)) AND (NOT sink_data(40))) AND (NOT sink_data(41))) AND (NOT sink_data(42))) AND (NOT sink_data(43))) AND (NOT sink_data(44))) AND (NOT sink_data(45))) AND (NOT sink_data(46))) AND (NOT sink_data(47))) AND (NOT sink_data(48))) AND (NOT sink_data(49)));
+ s_wire_altera_merlin_router_0005_src_channel_1_309_dataout <= ((((((((((NOT sink_data(40)) AND (NOT sink_data(41))) AND (NOT sink_data(42))) AND (NOT sink_data(43))) AND sink_data(44)) AND (NOT sink_data(45))) AND (NOT sink_data(46))) AND (NOT sink_data(47))) AND (NOT sink_data(48))) AND (NOT sink_data(49)));
+ s_wire_altera_merlin_router_0005_src_channel_2_342_dataout <= (((((((((((NOT sink_data(39)) AND (NOT sink_data(40))) AND (NOT sink_data(41))) AND (NOT sink_data(42))) AND (NOT sink_data(43))) AND (NOT sink_data(44))) AND sink_data(45)) AND (NOT sink_data(46))) AND (NOT sink_data(47))) AND (NOT sink_data(48))) AND (NOT sink_data(49)));
+ s_wire_altera_merlin_router_0005_src_channel_3_375_dataout <= ((((((((((NOT sink_data(40)) AND (NOT sink_data(41))) AND (NOT sink_data(42))) AND (NOT sink_data(43))) AND sink_data(44)) AND sink_data(45)) AND (NOT sink_data(46))) AND (NOT sink_data(47))) AND (NOT sink_data(48))) AND (NOT sink_data(49)));
+ s_wire_altera_merlin_router_0005_src_channel_4_408_dataout <= (((((((((((NOT sink_data(39)) AND (NOT sink_data(40))) AND (NOT sink_data(41))) AND (NOT sink_data(42))) AND (NOT sink_data(43))) AND sink_data(44)) AND (NOT sink_data(45))) AND sink_data(46)) AND (NOT sink_data(47))) AND (NOT sink_data(48))) AND (NOT sink_data(49)));
+ s_wire_altera_merlin_router_0005_src_channel_5_441_dataout <= (((((((NOT sink_data(43)) AND (NOT sink_data(44))) AND (NOT sink_data(45))) AND (NOT sink_data(46))) AND (NOT sink_data(47))) AND (NOT sink_data(48))) AND sink_data(49));
+ s_wire_altera_merlin_router_0005_src_channel_6_474_dataout <= ((((((NOT sink_data(44)) AND (NOT sink_data(45))) AND (NOT sink_data(46))) AND (NOT sink_data(47))) AND sink_data(48)) AND sink_data(49));
+ sink_ready <= src_ready;
+ src_channel <= ( wire_altera_merlin_router_0005_src_channel_69m_dataout & wire_altera_merlin_router_0005_src_channel_70m_dataout & wire_altera_merlin_router_0005_src_channel_71m_dataout & wire_altera_merlin_router_0005_src_channel_72m_dataout & wire_altera_merlin_router_0005_src_channel_73m_dataout & wire_altera_merlin_router_0005_src_channel_74m_dataout & wire_altera_merlin_router_0005_src_channel_75m_dataout);
+ src_data <= ( sink_data(68) & wire_altera_merlin_router_0005_src_data_76m_dataout & wire_altera_merlin_router_0005_src_data_77m_dataout & wire_altera_merlin_router_0005_src_data_78m_dataout & sink_data(64 DOWNTO 0));
+ src_endofpacket <= sink_endofpacket;
+ src_startofpacket <= sink_startofpacket;
+ src_valid <= sink_valid;
+ wire_altera_merlin_router_0005_src_channel_15m_dataout <= wire_w1w(0) AND NOT(s_wire_altera_merlin_router_0005_src_channel_1_309_dataout);
+ wire_altera_merlin_router_0005_src_channel_20m_dataout <= s_wire_altera_merlin_router_0005_src_channel_0_276_dataout AND NOT(s_wire_altera_merlin_router_0005_src_channel_1_309_dataout);
+ wire_altera_merlin_router_0005_src_channel_26m_dataout <= wire_altera_merlin_router_0005_src_channel_15m_dataout AND NOT(s_wire_altera_merlin_router_0005_src_channel_2_342_dataout);
+ wire_altera_merlin_router_0005_src_channel_30m_dataout <= s_wire_altera_merlin_router_0005_src_channel_1_309_dataout AND NOT(s_wire_altera_merlin_router_0005_src_channel_2_342_dataout);
+ wire_altera_merlin_router_0005_src_channel_31m_dataout <= wire_altera_merlin_router_0005_src_channel_20m_dataout AND NOT(s_wire_altera_merlin_router_0005_src_channel_2_342_dataout);
+ wire_altera_merlin_router_0005_src_channel_37m_dataout <= wire_altera_merlin_router_0005_src_channel_26m_dataout AND NOT(s_wire_altera_merlin_router_0005_src_channel_3_375_dataout);
+ wire_altera_merlin_router_0005_src_channel_40m_dataout <= s_wire_altera_merlin_router_0005_src_channel_2_342_dataout AND NOT(s_wire_altera_merlin_router_0005_src_channel_3_375_dataout);
+ wire_altera_merlin_router_0005_src_channel_41m_dataout <= wire_altera_merlin_router_0005_src_channel_30m_dataout AND NOT(s_wire_altera_merlin_router_0005_src_channel_3_375_dataout);
+ wire_altera_merlin_router_0005_src_channel_42m_dataout <= wire_altera_merlin_router_0005_src_channel_31m_dataout AND NOT(s_wire_altera_merlin_router_0005_src_channel_3_375_dataout);
+ wire_altera_merlin_router_0005_src_channel_48m_dataout <= wire_altera_merlin_router_0005_src_channel_37m_dataout AND NOT(s_wire_altera_merlin_router_0005_src_channel_4_408_dataout);
+ wire_altera_merlin_router_0005_src_channel_49m_dataout <= s_wire_altera_merlin_router_0005_src_channel_3_375_dataout AND NOT(s_wire_altera_merlin_router_0005_src_channel_4_408_dataout);
+ wire_altera_merlin_router_0005_src_channel_51m_dataout <= wire_altera_merlin_router_0005_src_channel_40m_dataout AND NOT(s_wire_altera_merlin_router_0005_src_channel_4_408_dataout);
+ wire_altera_merlin_router_0005_src_channel_52m_dataout <= wire_altera_merlin_router_0005_src_channel_41m_dataout AND NOT(s_wire_altera_merlin_router_0005_src_channel_4_408_dataout);
+ wire_altera_merlin_router_0005_src_channel_53m_dataout <= wire_altera_merlin_router_0005_src_channel_42m_dataout AND NOT(s_wire_altera_merlin_router_0005_src_channel_4_408_dataout);
+ wire_altera_merlin_router_0005_src_channel_58m_dataout <= s_wire_altera_merlin_router_0005_src_channel_4_408_dataout AND NOT(s_wire_altera_merlin_router_0005_src_channel_5_441_dataout);
+ wire_altera_merlin_router_0005_src_channel_59m_dataout <= wire_altera_merlin_router_0005_src_channel_48m_dataout AND NOT(s_wire_altera_merlin_router_0005_src_channel_5_441_dataout);
+ wire_altera_merlin_router_0005_src_channel_60m_dataout <= wire_altera_merlin_router_0005_src_channel_49m_dataout AND NOT(s_wire_altera_merlin_router_0005_src_channel_5_441_dataout);
+ wire_altera_merlin_router_0005_src_channel_62m_dataout <= wire_altera_merlin_router_0005_src_channel_51m_dataout AND NOT(s_wire_altera_merlin_router_0005_src_channel_5_441_dataout);
+ wire_altera_merlin_router_0005_src_channel_63m_dataout <= wire_altera_merlin_router_0005_src_channel_52m_dataout AND NOT(s_wire_altera_merlin_router_0005_src_channel_5_441_dataout);
+ wire_altera_merlin_router_0005_src_channel_64m_dataout <= wire_altera_merlin_router_0005_src_channel_53m_dataout AND NOT(s_wire_altera_merlin_router_0005_src_channel_5_441_dataout);
+ wire_altera_merlin_router_0005_src_channel_69m_dataout <= wire_altera_merlin_router_0005_src_channel_58m_dataout AND NOT(s_wire_altera_merlin_router_0005_src_channel_6_474_dataout);
+ wire_altera_merlin_router_0005_src_channel_70m_dataout <= wire_altera_merlin_router_0005_src_channel_59m_dataout OR s_wire_altera_merlin_router_0005_src_channel_6_474_dataout;
+ wire_altera_merlin_router_0005_src_channel_71m_dataout <= wire_altera_merlin_router_0005_src_channel_60m_dataout AND NOT(s_wire_altera_merlin_router_0005_src_channel_6_474_dataout);
+ wire_altera_merlin_router_0005_src_channel_72m_dataout <= s_wire_altera_merlin_router_0005_src_channel_5_441_dataout AND NOT(s_wire_altera_merlin_router_0005_src_channel_6_474_dataout);
+ wire_altera_merlin_router_0005_src_channel_73m_dataout <= wire_altera_merlin_router_0005_src_channel_62m_dataout AND NOT(s_wire_altera_merlin_router_0005_src_channel_6_474_dataout);
+ wire_altera_merlin_router_0005_src_channel_74m_dataout <= wire_altera_merlin_router_0005_src_channel_63m_dataout AND NOT(s_wire_altera_merlin_router_0005_src_channel_6_474_dataout);
+ wire_altera_merlin_router_0005_src_channel_75m_dataout <= wire_altera_merlin_router_0005_src_channel_64m_dataout AND NOT(s_wire_altera_merlin_router_0005_src_channel_6_474_dataout);
+ wire_altera_merlin_router_0005_src_data_21m_dataout <= wire_w1w(0) AND NOT(s_wire_altera_merlin_router_0005_src_channel_1_309_dataout);
+ wire_altera_merlin_router_0005_src_data_23m_dataout <= wire_w1w(0) OR s_wire_altera_merlin_router_0005_src_channel_1_309_dataout;
+ wire_altera_merlin_router_0005_src_data_32m_dataout <= wire_altera_merlin_router_0005_src_data_21m_dataout AND NOT(s_wire_altera_merlin_router_0005_src_channel_2_342_dataout);
+ wire_altera_merlin_router_0005_src_data_34m_dataout <= wire_altera_merlin_router_0005_src_data_23m_dataout AND NOT(s_wire_altera_merlin_router_0005_src_channel_2_342_dataout);
+ wire_altera_merlin_router_0005_src_data_43m_dataout <= wire_altera_merlin_router_0005_src_data_32m_dataout OR s_wire_altera_merlin_router_0005_src_channel_3_375_dataout;
+ wire_altera_merlin_router_0005_src_data_44m_dataout <= s_wire_altera_merlin_router_0005_src_channel_2_342_dataout AND NOT(s_wire_altera_merlin_router_0005_src_channel_3_375_dataout);
+ wire_altera_merlin_router_0005_src_data_45m_dataout <= wire_altera_merlin_router_0005_src_data_34m_dataout AND NOT(s_wire_altera_merlin_router_0005_src_channel_3_375_dataout);
+ wire_altera_merlin_router_0005_src_data_54m_dataout <= wire_altera_merlin_router_0005_src_data_43m_dataout OR s_wire_altera_merlin_router_0005_src_channel_4_408_dataout;
+ wire_altera_merlin_router_0005_src_data_55m_dataout <= wire_altera_merlin_router_0005_src_data_44m_dataout OR s_wire_altera_merlin_router_0005_src_channel_4_408_dataout;
+ wire_altera_merlin_router_0005_src_data_56m_dataout <= wire_altera_merlin_router_0005_src_data_45m_dataout AND NOT(s_wire_altera_merlin_router_0005_src_channel_4_408_dataout);
+ wire_altera_merlin_router_0005_src_data_65m_dataout <= wire_altera_merlin_router_0005_src_data_54m_dataout AND NOT(s_wire_altera_merlin_router_0005_src_channel_5_441_dataout);
+ wire_altera_merlin_router_0005_src_data_66m_dataout <= wire_altera_merlin_router_0005_src_data_55m_dataout OR s_wire_altera_merlin_router_0005_src_channel_5_441_dataout;
+ wire_altera_merlin_router_0005_src_data_67m_dataout <= wire_altera_merlin_router_0005_src_data_56m_dataout OR s_wire_altera_merlin_router_0005_src_channel_5_441_dataout;
+ wire_altera_merlin_router_0005_src_data_76m_dataout <= wire_altera_merlin_router_0005_src_data_65m_dataout OR s_wire_altera_merlin_router_0005_src_channel_6_474_dataout;
+ wire_altera_merlin_router_0005_src_data_77m_dataout <= wire_altera_merlin_router_0005_src_data_66m_dataout AND NOT(s_wire_altera_merlin_router_0005_src_channel_6_474_dataout);
+ wire_altera_merlin_router_0005_src_data_78m_dataout <= wire_altera_merlin_router_0005_src_data_67m_dataout OR s_wire_altera_merlin_router_0005_src_channel_6_474_dataout;
+
+ END RTL; --altera_merlin_router_0005
+--synopsys translate_on
+--VALID FILE
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_router/altera_merlin_router_0006.vho b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_router/altera_merlin_router_0006.vho
new file mode 100644
index 0000000000..8c265ed712
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_router/altera_merlin_router_0006.vho
@@ -0,0 +1,64 @@
+--IP Functional Simulation Model
+--VERSION_BEGIN 11.1SP2 cbx_mgl 2012:01:25:21:26:09:SJ cbx_simgen 2012:01:25:21:25:27:SJ VERSION_END
+
+
+-- Copyright (C) 1991-2011 Altera Corporation
+-- Your use of Altera Corporation's design tools, logic functions
+-- and other software and tools, and its AMPP partner logic
+-- functions, and any output files from any of the foregoing
+-- (including device programming or simulation files), and any
+-- associated documentation or information are expressly subject
+-- to the terms and conditions of the Altera Program License
+-- Subscription Agreement, Altera MegaCore Function License
+-- Agreement, or other applicable license agreement, including,
+-- without limitation, that your use is for the sole purpose of
+-- programming logic devices manufactured by Altera and sold by
+-- Altera or its authorized distributors. Please refer to the
+-- applicable agreement for further details.
+
+-- You may only use these simulation model output files for simulation
+-- purposes and expressly not for synthesis or any other purposes (in which
+-- event Altera disclaims all warranties of any kind).
+
+
+--synopsys translate_off
+
+--synthesis_resources =
+ LIBRARY ieee;
+ USE ieee.std_logic_1164.all;
+
+ ENTITY altera_merlin_router_0006 IS
+ PORT
+ (
+ clk : IN STD_LOGIC;
+ reset : IN STD_LOGIC;
+ sink_data : IN STD_LOGIC_VECTOR (68 DOWNTO 0);
+ sink_endofpacket : IN STD_LOGIC;
+ sink_ready : OUT STD_LOGIC;
+ sink_startofpacket : IN STD_LOGIC;
+ sink_valid : IN STD_LOGIC;
+ src_channel : OUT STD_LOGIC_VECTOR (6 DOWNTO 0);
+ src_data : OUT STD_LOGIC_VECTOR (68 DOWNTO 0);
+ src_endofpacket : OUT STD_LOGIC;
+ src_ready : IN STD_LOGIC;
+ src_startofpacket : OUT STD_LOGIC;
+ src_valid : OUT STD_LOGIC
+ );
+ END altera_merlin_router_0006;
+
+ ARCHITECTURE RTL OF altera_merlin_router_0006 IS
+
+ ATTRIBUTE synthesis_clearbox : natural;
+ ATTRIBUTE synthesis_clearbox OF RTL : ARCHITECTURE IS 1;
+ BEGIN
+
+ sink_ready <= src_ready;
+ src_channel <= ( "0" & "0" & "0" & "0" & "0" & "0" & "1");
+ src_data <= ( sink_data(68 DOWNTO 0));
+ src_endofpacket <= sink_endofpacket;
+ src_startofpacket <= sink_startofpacket;
+ src_valid <= sink_valid;
+
+ END RTL; --altera_merlin_router_0006
+--synopsys translate_on
+--VALID FILE
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_slave_agent/altera_merlin_slave_agent_0001.vho b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_slave_agent/altera_merlin_slave_agent_0001.vho
new file mode 100644
index 0000000000..ad657c6ca4
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_slave_agent/altera_merlin_slave_agent_0001.vho
@@ -0,0 +1,519 @@
+--IP Functional Simulation Model
+--VERSION_BEGIN 11.1SP2 cbx_mgl 2012:01:25:21:26:09:SJ cbx_simgen 2012:01:25:21:25:27:SJ VERSION_END
+
+
+-- Copyright (C) 1991-2011 Altera Corporation
+-- Your use of Altera Corporation's design tools, logic functions
+-- and other software and tools, and its AMPP partner logic
+-- functions, and any output files from any of the foregoing
+-- (including device programming or simulation files), and any
+-- associated documentation or information are expressly subject
+-- to the terms and conditions of the Altera Program License
+-- Subscription Agreement, Altera MegaCore Function License
+-- Agreement, or other applicable license agreement, including,
+-- without limitation, that your use is for the sole purpose of
+-- programming logic devices manufactured by Altera and sold by
+-- Altera or its authorized distributors. Please refer to the
+-- applicable agreement for further details.
+
+-- You may only use these simulation model output files for simulation
+-- purposes and expressly not for synthesis or any other purposes (in which
+-- event Altera disclaims all warranties of any kind).
+
+
+--synopsys translate_off
+
+ LIBRARY sgate;
+ USE sgate.sgate_pack.all;
+
+--synthesis_resources = lut 34 mux21 46 oper_add 3
+ LIBRARY ieee;
+ USE ieee.std_logic_1164.all;
+
+ ENTITY altera_merlin_slave_agent_0001 IS
+ PORT
+ (
+ clk : IN STD_LOGIC;
+ cp_channel : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
+ cp_data : IN STD_LOGIC_VECTOR (65 DOWNTO 0);
+ cp_endofpacket : IN STD_LOGIC;
+ cp_ready : OUT STD_LOGIC;
+ cp_startofpacket : IN STD_LOGIC;
+ cp_valid : IN STD_LOGIC;
+ m0_address : OUT STD_LOGIC_VECTOR (14 DOWNTO 0);
+ m0_burstcount : OUT STD_LOGIC_VECTOR (2 DOWNTO 0);
+ m0_byteenable : OUT STD_LOGIC_VECTOR (3 DOWNTO 0);
+ m0_debugaccess : OUT STD_LOGIC;
+ m0_lock : OUT STD_LOGIC;
+ m0_read : OUT STD_LOGIC;
+ m0_readdata : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
+ m0_readdatavalid : IN STD_LOGIC;
+ m0_waitrequest : IN STD_LOGIC;
+ m0_write : OUT STD_LOGIC;
+ m0_writedata : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
+ rdata_fifo_sink_data : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
+ rdata_fifo_sink_ready : OUT STD_LOGIC;
+ rdata_fifo_sink_valid : IN STD_LOGIC;
+ rdata_fifo_src_data : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
+ rdata_fifo_src_ready : IN STD_LOGIC;
+ rdata_fifo_src_valid : OUT STD_LOGIC;
+ reset : IN STD_LOGIC;
+ rf_sink_data : IN STD_LOGIC_VECTOR (66 DOWNTO 0);
+ rf_sink_endofpacket : IN STD_LOGIC;
+ rf_sink_ready : OUT STD_LOGIC;
+ rf_sink_startofpacket : IN STD_LOGIC;
+ rf_sink_valid : IN STD_LOGIC;
+ rf_source_data : OUT STD_LOGIC_VECTOR (66 DOWNTO 0);
+ rf_source_endofpacket : OUT STD_LOGIC;
+ rf_source_ready : IN STD_LOGIC;
+ rf_source_startofpacket : OUT STD_LOGIC;
+ rf_source_valid : OUT STD_LOGIC;
+ rp_data : OUT STD_LOGIC_VECTOR (65 DOWNTO 0);
+ rp_endofpacket : OUT STD_LOGIC;
+ rp_ready : IN STD_LOGIC;
+ rp_startofpacket : OUT STD_LOGIC;
+ rp_valid : OUT STD_LOGIC
+ );
+ END altera_merlin_slave_agent_0001;
+
+ ARCHITECTURE RTL OF altera_merlin_slave_agent_0001 IS
+
+ ATTRIBUTE synthesis_clearbox : natural;
+ ATTRIBUTE synthesis_clearbox OF RTL : ARCHITECTURE IS 1;
+ SIGNAL altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_0_1111q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_10_1055q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_11_1054q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_12_1053q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_13_1052q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_14_1051q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_1_1064q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_2_1063q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_3_1062q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_4_1061q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_5_1060q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_6_1059q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_7_1058q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_8_1057q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_9_1056q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1013q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1050q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1015q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1014q : STD_LOGIC := '0';
+ SIGNAL wire_nl_w602w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_nl_w321w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_nl_w603w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_nl_w601w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_0_989q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_10_1116q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_11_1115q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_12_1114q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_13_1113q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_14_1112q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_1_1125q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_2_1124q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_3_1123q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_4_1122q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_5_1121q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_6_1120q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_7_1119q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_8_1118q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_9_1117q : STD_LOGIC := '0';
+ SIGNAL wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1001m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1002m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1003m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1006m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1007m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1008m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_997m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_998m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_999m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1065m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1066m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1067m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1068m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1069m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1070m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1071m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1072m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1073m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1074m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1075m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1076m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1077m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1078m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1079m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_992m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_0_1155m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_10_1145m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_11_1144m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_12_1143m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_13_1142m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_14_1141m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_1_1154m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_2_1153m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_3_1152m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_4_1151m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_5_1150m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_6_1149m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_7_1148m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_8_1147m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_9_1146m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_0_985m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_1_984m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_2_983m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_burstcount_0_463m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_burstcount_1_462m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_burstcount_2_461m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_996_a : STD_LOGIC_VECTOR (3 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_996_b : STD_LOGIC_VECTOR (3 DOWNTO 0);
+ SIGNAL wire_gnd : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_996_o : STD_LOGIC_VECTOR (3 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1000_a : STD_LOGIC_VECTOR (3 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1000_b : STD_LOGIC_VECTOR (3 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1000_o : STD_LOGIC_VECTOR (3 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1080_a : STD_LOGIC_VECTOR (14 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1080_b : STD_LOGIC_VECTOR (14 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1080_o : STD_LOGIC_VECTOR (14 DOWNTO 0);
+ SIGNAL wire_w_lg_cp_valid64w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_rf_source_ready65w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range681w730w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range678w680w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range676w677w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range674w675w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range672w673w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range670w671w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range668w669w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range666w667w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range664w665w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range662w663w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range660w661w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range658w659w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range656w657w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range654w655w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range651w653w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_m0_waitrequest580w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_reset595w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w649w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w584w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range304w729w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range306w679w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range309w652w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range295w297w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL s_wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_always0_994_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_always1_1016_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_982_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_993_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_sink_ready_1159_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_wideor0_995_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_comb_481_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_cp_ready_456_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_local_compressed_read_451_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_local_read_450_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_local_write_449_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_burstcount_460_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_read_457_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_read_458_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_write_464_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_nonposted_write_endofpacket_454_dataout : STD_LOGIC;
+ SIGNAL s_wire_vcc : STD_LOGIC;
+ SIGNAL wire_w_cp_data_range63w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range681w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range678w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range676w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range674w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range672w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range670w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range668w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range666w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range664w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range662w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range660w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range658w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range656w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range654w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range651w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range295w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range296w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range304w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range306w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range309w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ BEGIN
+
+ wire_gnd <= '0';
+ wire_w_lg_cp_valid64w(0) <= cp_valid AND wire_w_cp_data_range63w(0);
+ wire_w_lg_rf_source_ready65w(0) <= rf_source_ready AND wire_w_lg_cp_valid64w(0);
+ wire_w_lg_w_rf_sink_data_range681w730w(0) <= wire_w_rf_sink_data_range681w(0) AND wire_w_lg_w_rf_sink_data_range304w729w(0);
+ wire_w_lg_w_rf_sink_data_range678w680w(0) <= wire_w_rf_sink_data_range678w(0) AND wire_w_lg_w_rf_sink_data_range306w679w(0);
+ wire_w_lg_w_rf_sink_data_range676w677w(0) <= wire_w_rf_sink_data_range676w(0) AND wire_w_lg_w_rf_sink_data_range309w652w(0);
+ wire_w_lg_w_rf_sink_data_range674w675w(0) <= wire_w_rf_sink_data_range674w(0) AND wire_w_lg_w_rf_sink_data_range309w652w(0);
+ wire_w_lg_w_rf_sink_data_range672w673w(0) <= wire_w_rf_sink_data_range672w(0) AND wire_w_lg_w_rf_sink_data_range309w652w(0);
+ wire_w_lg_w_rf_sink_data_range670w671w(0) <= wire_w_rf_sink_data_range670w(0) AND wire_w_lg_w_rf_sink_data_range309w652w(0);
+ wire_w_lg_w_rf_sink_data_range668w669w(0) <= wire_w_rf_sink_data_range668w(0) AND wire_w_lg_w_rf_sink_data_range309w652w(0);
+ wire_w_lg_w_rf_sink_data_range666w667w(0) <= wire_w_rf_sink_data_range666w(0) AND wire_w_lg_w_rf_sink_data_range309w652w(0);
+ wire_w_lg_w_rf_sink_data_range664w665w(0) <= wire_w_rf_sink_data_range664w(0) AND wire_w_lg_w_rf_sink_data_range309w652w(0);
+ wire_w_lg_w_rf_sink_data_range662w663w(0) <= wire_w_rf_sink_data_range662w(0) AND wire_w_lg_w_rf_sink_data_range309w652w(0);
+ wire_w_lg_w_rf_sink_data_range660w661w(0) <= wire_w_rf_sink_data_range660w(0) AND wire_w_lg_w_rf_sink_data_range309w652w(0);
+ wire_w_lg_w_rf_sink_data_range658w659w(0) <= wire_w_rf_sink_data_range658w(0) AND wire_w_lg_w_rf_sink_data_range309w652w(0);
+ wire_w_lg_w_rf_sink_data_range656w657w(0) <= wire_w_rf_sink_data_range656w(0) AND wire_w_lg_w_rf_sink_data_range309w652w(0);
+ wire_w_lg_w_rf_sink_data_range654w655w(0) <= wire_w_rf_sink_data_range654w(0) AND wire_w_lg_w_rf_sink_data_range309w652w(0);
+ wire_w_lg_w_rf_sink_data_range651w653w(0) <= wire_w_rf_sink_data_range651w(0) AND wire_w_lg_w_rf_sink_data_range309w652w(0);
+ wire_w_lg_m0_waitrequest580w(0) <= NOT m0_waitrequest;
+ wire_w_lg_reset595w(0) <= NOT reset;
+ wire_w649w(0) <= NOT s_wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_993_dataout;
+ wire_w584w(0) <= NOT s_wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_local_compressed_read_451_dataout;
+ wire_w_lg_w_rf_sink_data_range304w729w(0) <= NOT wire_w_rf_sink_data_range304w(0);
+ wire_w_lg_w_rf_sink_data_range306w679w(0) <= NOT wire_w_rf_sink_data_range306w(0);
+ wire_w_lg_w_rf_sink_data_range309w652w(0) <= NOT wire_w_rf_sink_data_range309w(0);
+ wire_w_lg_w_rf_sink_data_range295w297w(0) <= wire_w_rf_sink_data_range295w(0) OR wire_w_rf_sink_data_range296w(0);
+ cp_ready <= s_wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_cp_ready_456_dataout;
+ m0_address <= ( cp_data(50 DOWNTO 36));
+ m0_burstcount <= ( wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_burstcount_2_461m_dataout & wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_burstcount_1_462m_dataout & wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_burstcount_0_463m_dataout);
+ m0_byteenable <= ( cp_data(35 DOWNTO 32));
+ m0_debugaccess <= cp_data(65);
+ m0_lock <= (wire_w_lg_rf_source_ready65w(0) AND (s_wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_read_458_dataout OR s_wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_write_464_dataout));
+ m0_read <= s_wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_read_458_dataout;
+ m0_write <= s_wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_write_464_dataout;
+ m0_writedata <= ( cp_data(31 DOWNTO 0));
+ rdata_fifo_sink_ready <= ((rp_ready AND rdata_fifo_sink_valid) AND (NOT (rf_sink_valid AND rf_sink_data(66))));
+ rdata_fifo_src_data <= ( m0_readdata(31 DOWNTO 0));
+ rdata_fifo_src_valid <= m0_readdatavalid;
+ rf_sink_ready <= (s_wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_993_dataout AND s_wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_sink_ready_1159_dataout);
+ rf_source_data <= ( s_wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_nonposted_write_endofpacket_454_dataout & cp_data(65 DOWNTO 32) & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0");
+ rf_source_endofpacket <= cp_endofpacket;
+ rf_source_startofpacket <= cp_startofpacket;
+ rf_source_valid <= (s_wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_cp_ready_456_dataout AND (rf_source_ready AND (s_wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_nonposted_write_endofpacket_454_dataout OR s_wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_read_457_dataout)));
+ rp_data <= ( rf_sink_data(65) & rf_sink_data(63) & rf_sink_data(64) & rf_sink_data(62 DOWNTO 59) & wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_2_983m_dataout & wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_1_984m_dataout & wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_0_985m_dataout & rf_sink_data(55) & wire_w_lg_w_rf_sink_data_range295w297w & rf_sink_data(53 DOWNTO 52) & "0" & wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_14_1141m_dataout & wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_13_1142m_dataout & wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_12_1143m_dataout & wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_11_1144m_dataout & wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_10_1145m_dataout & wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_9_1146m_dataout & wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_8_1147m_dataout
+ & wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_7_1148m_dataout & wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_6_1149m_dataout & wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_5_1150m_dataout & wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_4_1151m_dataout & wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_3_1152m_dataout & wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_2_1153m_dataout & wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_1_1154m_dataout & wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_0_1155m_dataout & rf_sink_data(35 DOWNTO 32) & rdata_fifo_sink_data(31 DOWNTO 0));
+ rp_endofpacket <= (rf_sink_endofpacket AND s_wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_993_dataout);
+ rp_startofpacket <= (rf_sink_startofpacket AND wire_nl_w321w(0));
+ rp_valid <= (rdata_fifo_sink_valid OR s_wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_comb_481_dataout);
+ s_wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_always0_994_dataout <= (s_wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_comb_481_dataout AND s_wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_sink_ready_1159_dataout);
+ s_wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_always1_1016_dataout <= (rp_ready AND s_wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_982_dataout);
+ s_wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_982_dataout <= (s_wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_comb_481_dataout AND wire_nl_w321w(0));
+ s_wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_993_dataout <= ((NOT rf_sink_data(51)) OR wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_992m_dataout);
+ s_wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_sink_ready_1159_dataout <= (rp_ready AND s_wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_comb_481_dataout);
+ s_wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_wideor0_995_dataout <= ((altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1014q OR altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1015q) OR altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1050q);
+ s_wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_comb_481_dataout <= (rf_sink_valid AND (rf_sink_data(66) OR rdata_fifo_sink_valid));
+ s_wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_cp_ready_456_dataout <= (wire_w_lg_m0_waitrequest580w(0) AND rf_source_ready);
+ s_wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_local_compressed_read_451_dataout <= (cp_valid AND cp_data(51));
+ s_wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_local_read_450_dataout <= (cp_valid AND cp_data(54));
+ s_wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_local_write_449_dataout <= (cp_valid AND cp_data(53));
+ s_wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_burstcount_460_dataout <= (s_wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_local_read_450_dataout AND wire_w584w(0));
+ s_wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_read_457_dataout <= (s_wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_local_read_450_dataout OR s_wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_local_compressed_read_451_dataout);
+ s_wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_read_458_dataout <= (rf_source_ready AND s_wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_read_457_dataout);
+ s_wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_write_464_dataout <= (rf_source_ready AND s_wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_local_write_449_dataout);
+ s_wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_nonposted_write_endofpacket_454_dataout <= ((NOT cp_data(52)) AND (cp_endofpacket AND s_wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_local_write_449_dataout));
+ s_wire_vcc <= '1';
+ wire_w_cp_data_range63w(0) <= cp_data(55);
+ wire_w_rf_sink_data_range681w(0) <= rf_sink_data(36);
+ wire_w_rf_sink_data_range678w(0) <= rf_sink_data(37);
+ wire_w_rf_sink_data_range676w(0) <= rf_sink_data(38);
+ wire_w_rf_sink_data_range674w(0) <= rf_sink_data(39);
+ wire_w_rf_sink_data_range672w(0) <= rf_sink_data(40);
+ wire_w_rf_sink_data_range670w(0) <= rf_sink_data(41);
+ wire_w_rf_sink_data_range668w(0) <= rf_sink_data(42);
+ wire_w_rf_sink_data_range666w(0) <= rf_sink_data(43);
+ wire_w_rf_sink_data_range664w(0) <= rf_sink_data(44);
+ wire_w_rf_sink_data_range662w(0) <= rf_sink_data(45);
+ wire_w_rf_sink_data_range660w(0) <= rf_sink_data(46);
+ wire_w_rf_sink_data_range658w(0) <= rf_sink_data(47);
+ wire_w_rf_sink_data_range656w(0) <= rf_sink_data(48);
+ wire_w_rf_sink_data_range654w(0) <= rf_sink_data(49);
+ wire_w_rf_sink_data_range651w(0) <= rf_sink_data(50);
+ wire_w_rf_sink_data_range295w(0) <= rf_sink_data(51);
+ wire_w_rf_sink_data_range296w(0) <= rf_sink_data(54);
+ wire_w_rf_sink_data_range304w(0) <= rf_sink_data(59);
+ wire_w_rf_sink_data_range306w(0) <= rf_sink_data(60);
+ wire_w_rf_sink_data_range309w(0) <= rf_sink_data(61);
+ PROCESS (clk, reset)
+ BEGIN
+ IF (reset = '1') THEN
+ altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_0_1111q <= '0';
+ altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_10_1055q <= '0';
+ altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_11_1054q <= '0';
+ altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_12_1053q <= '0';
+ altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_13_1052q <= '0';
+ altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_14_1051q <= '0';
+ altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_1_1064q <= '0';
+ altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_2_1063q <= '0';
+ altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_3_1062q <= '0';
+ altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_4_1061q <= '0';
+ altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_5_1060q <= '0';
+ altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_6_1059q <= '0';
+ altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_7_1058q <= '0';
+ altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_8_1057q <= '0';
+ altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_9_1056q <= '0';
+ ELSIF (clk = '1' AND clk'event) THEN
+ IF (s_wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_always1_1016_dataout = '1') THEN
+ altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_0_1111q <= wire_w_lg_w_rf_sink_data_range681w730w(0);
+ altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_10_1055q <= wire_w_lg_w_rf_sink_data_range660w661w(0);
+ altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_11_1054q <= wire_w_lg_w_rf_sink_data_range658w659w(0);
+ altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_12_1053q <= wire_w_lg_w_rf_sink_data_range656w657w(0);
+ altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_13_1052q <= wire_w_lg_w_rf_sink_data_range654w655w(0);
+ altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_14_1051q <= wire_w_lg_w_rf_sink_data_range651w653w(0);
+ altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_1_1064q <= wire_w_lg_w_rf_sink_data_range678w680w(0);
+ altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_2_1063q <= wire_w_lg_w_rf_sink_data_range676w677w(0);
+ altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_3_1062q <= wire_w_lg_w_rf_sink_data_range674w675w(0);
+ altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_4_1061q <= wire_w_lg_w_rf_sink_data_range672w673w(0);
+ altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_5_1060q <= wire_w_lg_w_rf_sink_data_range670w671w(0);
+ altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_6_1059q <= wire_w_lg_w_rf_sink_data_range668w669w(0);
+ altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_7_1058q <= wire_w_lg_w_rf_sink_data_range666w667w(0);
+ altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_8_1057q <= wire_w_lg_w_rf_sink_data_range664w665w(0);
+ altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_9_1056q <= wire_w_lg_w_rf_sink_data_range662w663w(0);
+ END IF;
+ END IF;
+ END PROCESS;
+ PROCESS (clk, reset)
+ BEGIN
+ IF (reset = '1') THEN
+ altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1013q <= '0';
+ altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1050q <= '0';
+ altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1015q <= '0';
+ altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1014q <= '0';
+ ELSIF (clk = '1' AND clk'event) THEN
+ IF (s_wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_always0_994_dataout = '1') THEN
+ altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1013q <= wire_w649w(0);
+ altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1050q <= wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1008m_dataout;
+ altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1015q <= wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1007m_dataout;
+ altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1014q <= wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1006m_dataout;
+ END IF;
+ END IF;
+ END PROCESS;
+ wire_nl_w602w(0) <= altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1014q AND wire_nl_w601w(0);
+ wire_nl_w321w(0) <= NOT altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1013q;
+ wire_nl_w603w(0) <= NOT altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1050q;
+ wire_nl_w601w(0) <= NOT altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1015q;
+ PROCESS (clk, reset)
+ BEGIN
+ IF (reset = '1') THEN
+ altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_0_989q <= '0';
+ altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_10_1116q <= '0';
+ altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_11_1115q <= '0';
+ altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_12_1114q <= '0';
+ altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_13_1113q <= '0';
+ altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_14_1112q <= '0';
+ altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_1_1125q <= '0';
+ altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_2_1124q <= '0';
+ altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_3_1123q <= '0';
+ altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_4_1122q <= '0';
+ altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_5_1121q <= '0';
+ altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_6_1120q <= '0';
+ altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_7_1119q <= '0';
+ altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_8_1118q <= '0';
+ altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_9_1117q <= '0';
+ ELSIF (clk = '1' AND clk'event) THEN
+ IF (s_wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_sink_ready_1159_dataout = '1') THEN
+ altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_0_989q <= (rf_sink_data(59) AND wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1080_o(0));
+ altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_10_1116q <= (rf_sink_data(61) AND wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1080_o(10));
+ altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_11_1115q <= (rf_sink_data(61) AND wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1080_o(11));
+ altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_12_1114q <= (rf_sink_data(61) AND wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1080_o(12));
+ altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_13_1113q <= (rf_sink_data(61) AND wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1080_o(13));
+ altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_14_1112q <= (rf_sink_data(61) AND wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1080_o(14));
+ altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_1_1125q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1080_o(1));
+ altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_2_1124q <= (rf_sink_data(61) AND wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1080_o(2));
+ altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_3_1123q <= (rf_sink_data(61) AND wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1080_o(3));
+ altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_4_1122q <= (rf_sink_data(61) AND wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1080_o(4));
+ altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_5_1121q <= (rf_sink_data(61) AND wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1080_o(5));
+ altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_6_1120q <= (rf_sink_data(61) AND wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1080_o(6));
+ altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_7_1119q <= (rf_sink_data(61) AND wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1080_o(7));
+ altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_8_1118q <= (rf_sink_data(61) AND wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1080_o(8));
+ altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_9_1117q <= (rf_sink_data(61) AND wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1080_o(9));
+ END IF;
+ END IF;
+ END PROCESS;
+ wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1001m_dataout <= wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_997m_dataout WHEN altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1013q = '1' ELSE wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1000_o(3);
+ wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1002m_dataout <= wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_998m_dataout WHEN altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1013q = '1' ELSE wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1000_o(2);
+ wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1003m_dataout <= wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_999m_dataout WHEN altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1013q = '1' ELSE wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1000_o(1);
+ wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1006m_dataout <= wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1001m_dataout AND NOT(s_wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_993_dataout);
+ wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1007m_dataout <= wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1002m_dataout AND NOT(s_wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_993_dataout);
+ wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1008m_dataout <= wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1003m_dataout AND NOT(s_wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_993_dataout);
+ wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_997m_dataout <= wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_996_o(3) WHEN s_wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_wideor0_995_dataout = '1' ELSE wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1000_o(3);
+ wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_998m_dataout <= wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_996_o(2) WHEN s_wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_wideor0_995_dataout = '1' ELSE wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1000_o(2);
+ wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_999m_dataout <= wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_996_o(1) WHEN s_wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_wideor0_995_dataout = '1' ELSE wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1000_o(1);
+ wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1065m_dataout <= rf_sink_data(50) WHEN s_wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_982_dataout = '1' ELSE altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_14_1112q;
+ wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1066m_dataout <= rf_sink_data(49) WHEN s_wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_982_dataout = '1' ELSE altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_13_1113q;
+ wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1067m_dataout <= rf_sink_data(48) WHEN s_wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_982_dataout = '1' ELSE altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_12_1114q;
+ wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1068m_dataout <= rf_sink_data(47) WHEN s_wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_982_dataout = '1' ELSE altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_11_1115q;
+ wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1069m_dataout <= rf_sink_data(46) WHEN s_wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_982_dataout = '1' ELSE altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_10_1116q;
+ wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1070m_dataout <= rf_sink_data(45) WHEN s_wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_982_dataout = '1' ELSE altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_9_1117q;
+ wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1071m_dataout <= rf_sink_data(44) WHEN s_wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_982_dataout = '1' ELSE altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_8_1118q;
+ wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1072m_dataout <= rf_sink_data(43) WHEN s_wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_982_dataout = '1' ELSE altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_7_1119q;
+ wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1073m_dataout <= rf_sink_data(42) WHEN s_wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_982_dataout = '1' ELSE altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_6_1120q;
+ wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1074m_dataout <= rf_sink_data(41) WHEN s_wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_982_dataout = '1' ELSE altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_5_1121q;
+ wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1075m_dataout <= rf_sink_data(40) WHEN s_wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_982_dataout = '1' ELSE altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_4_1122q;
+ wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1076m_dataout <= rf_sink_data(39) WHEN s_wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_982_dataout = '1' ELSE altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_3_1123q;
+ wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1077m_dataout <= rf_sink_data(38) WHEN s_wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_982_dataout = '1' ELSE altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_2_1124q;
+ wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1078m_dataout <= rf_sink_data(37) WHEN s_wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_982_dataout = '1' ELSE altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_1_1125q;
+ wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1079m_dataout <= rf_sink_data(36) WHEN s_wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_982_dataout = '1' ELSE altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_0_989q;
+ wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_992m_dataout <= (s_wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_comb_481_dataout AND (wire_nl_w602w(0) AND wire_nl_w603w(0))) WHEN altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1013q = '1' ELSE (s_wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_comb_481_dataout AND (((NOT rf_sink_data(56)) AND (NOT rf_sink_data(57))) AND rf_sink_data(58)));
+ wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_0_1155m_dataout <= rf_sink_data(36) WHEN s_wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_982_dataout = '1' ELSE (altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_0_989q OR altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_0_1111q);
+ wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_10_1145m_dataout <= rf_sink_data(46) WHEN s_wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_982_dataout = '1' ELSE (altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_10_1055q OR altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_10_1116q);
+ wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_11_1144m_dataout <= rf_sink_data(47) WHEN s_wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_982_dataout = '1' ELSE (altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_11_1054q OR altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_11_1115q);
+ wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_12_1143m_dataout <= rf_sink_data(48) WHEN s_wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_982_dataout = '1' ELSE (altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_12_1053q OR altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_12_1114q);
+ wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_13_1142m_dataout <= rf_sink_data(49) WHEN s_wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_982_dataout = '1' ELSE (altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_13_1052q OR altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_13_1113q);
+ wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_14_1141m_dataout <= rf_sink_data(50) WHEN s_wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_982_dataout = '1' ELSE (altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_14_1051q OR altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_14_1112q);
+ wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_1_1154m_dataout <= rf_sink_data(37) WHEN s_wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_982_dataout = '1' ELSE (altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_1_1064q OR altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_1_1125q);
+ wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_2_1153m_dataout <= rf_sink_data(38) WHEN s_wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_982_dataout = '1' ELSE (altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_2_1063q OR altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_2_1124q);
+ wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_3_1152m_dataout <= rf_sink_data(39) WHEN s_wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_982_dataout = '1' ELSE (altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_3_1062q OR altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_3_1123q);
+ wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_4_1151m_dataout <= rf_sink_data(40) WHEN s_wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_982_dataout = '1' ELSE (altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_4_1061q OR altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_4_1122q);
+ wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_5_1150m_dataout <= rf_sink_data(41) WHEN s_wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_982_dataout = '1' ELSE (altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_5_1060q OR altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_5_1121q);
+ wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_6_1149m_dataout <= rf_sink_data(42) WHEN s_wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_982_dataout = '1' ELSE (altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_6_1059q OR altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_6_1120q);
+ wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_7_1148m_dataout <= rf_sink_data(43) WHEN s_wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_982_dataout = '1' ELSE (altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_7_1058q OR altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_7_1119q);
+ wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_8_1147m_dataout <= rf_sink_data(44) WHEN s_wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_982_dataout = '1' ELSE (altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_8_1057q OR altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_8_1118q);
+ wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_9_1146m_dataout <= rf_sink_data(45) WHEN s_wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_982_dataout = '1' ELSE (altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_9_1056q OR altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_9_1117q);
+ wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_0_985m_dataout <= rf_sink_data(56) WHEN s_wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_982_dataout = '1' ELSE altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1050q;
+ wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_1_984m_dataout <= rf_sink_data(57) WHEN s_wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_982_dataout = '1' ELSE altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1015q;
+ wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_2_983m_dataout <= rf_sink_data(58) WHEN s_wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_982_dataout = '1' ELSE altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1014q;
+ wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_burstcount_0_463m_dataout <= cp_data(56) AND NOT(s_wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_burstcount_460_dataout);
+ wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_burstcount_1_462m_dataout <= cp_data(57) AND NOT(s_wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_burstcount_460_dataout);
+ wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_burstcount_2_461m_dataout <= cp_data(58) OR s_wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_burstcount_460_dataout;
+ wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_996_a <= ( altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1014q & altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1015q & altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1050q & "1");
+ wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_996_b <= ( "0" & "1" & "1" & "1");
+ altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_996 : oper_add
+ GENERIC MAP (
+ sgate_representation => 0,
+ width_a => 4,
+ width_b => 4,
+ width_o => 4
+ )
+ PORT MAP (
+ a => wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_996_a,
+ b => wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_996_b,
+ cin => wire_gnd,
+ o => wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_996_o
+ );
+ wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1000_a <= ( rf_sink_data(58 DOWNTO 56) & "1");
+ wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1000_b <= ( "0" & "1" & "1" & "1");
+ altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1000 : oper_add
+ GENERIC MAP (
+ sgate_representation => 0,
+ width_a => 4,
+ width_b => 4,
+ width_o => 4
+ )
+ PORT MAP (
+ a => wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1000_a,
+ b => wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1000_b,
+ cin => wire_gnd,
+ o => wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1000_o
+ );
+ wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1080_a <= ( wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1065m_dataout & wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1066m_dataout & wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1067m_dataout & wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1068m_dataout & wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1069m_dataout & wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1070m_dataout & wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1071m_dataout & wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1072m_dataout & wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1073m_dataout & wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1074m_dataout & wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1075m_dataout
+ & wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1076m_dataout & wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1077m_dataout & wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1078m_dataout & wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1079m_dataout);
+ wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1080_b <= ( "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "1" & "0" & "0");
+ altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1080 : oper_add
+ GENERIC MAP (
+ sgate_representation => 0,
+ width_a => 15,
+ width_b => 15,
+ width_o => 15
+ )
+ PORT MAP (
+ a => wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1080_a,
+ b => wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1080_b,
+ cin => wire_gnd,
+ o => wire_altera_merlin_slave_agent_0001_altera_merlin_slave_agent_tx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1080_o
+ );
+
+ END RTL; --altera_merlin_slave_agent_0001
+--synopsys translate_on
+--VALID FILE
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_slave_agent/altera_merlin_slave_agent_0002.vho b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_slave_agent/altera_merlin_slave_agent_0002.vho
new file mode 100644
index 0000000000..59d7018b89
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_slave_agent/altera_merlin_slave_agent_0002.vho
@@ -0,0 +1,519 @@
+--IP Functional Simulation Model
+--VERSION_BEGIN 11.1SP2 cbx_mgl 2012:01:25:21:26:09:SJ cbx_simgen 2012:01:25:21:25:27:SJ VERSION_END
+
+
+-- Copyright (C) 1991-2011 Altera Corporation
+-- Your use of Altera Corporation's design tools, logic functions
+-- and other software and tools, and its AMPP partner logic
+-- functions, and any output files from any of the foregoing
+-- (including device programming or simulation files), and any
+-- associated documentation or information are expressly subject
+-- to the terms and conditions of the Altera Program License
+-- Subscription Agreement, Altera MegaCore Function License
+-- Agreement, or other applicable license agreement, including,
+-- without limitation, that your use is for the sole purpose of
+-- programming logic devices manufactured by Altera and sold by
+-- Altera or its authorized distributors. Please refer to the
+-- applicable agreement for further details.
+
+-- You may only use these simulation model output files for simulation
+-- purposes and expressly not for synthesis or any other purposes (in which
+-- event Altera disclaims all warranties of any kind).
+
+
+--synopsys translate_off
+
+ LIBRARY sgate;
+ USE sgate.sgate_pack.all;
+
+--synthesis_resources = lut 34 mux21 46 oper_add 3
+ LIBRARY ieee;
+ USE ieee.std_logic_1164.all;
+
+ ENTITY altera_merlin_slave_agent_0002 IS
+ PORT
+ (
+ clk : IN STD_LOGIC;
+ cp_channel : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
+ cp_data : IN STD_LOGIC_VECTOR (65 DOWNTO 0);
+ cp_endofpacket : IN STD_LOGIC;
+ cp_ready : OUT STD_LOGIC;
+ cp_startofpacket : IN STD_LOGIC;
+ cp_valid : IN STD_LOGIC;
+ m0_address : OUT STD_LOGIC_VECTOR (14 DOWNTO 0);
+ m0_burstcount : OUT STD_LOGIC_VECTOR (2 DOWNTO 0);
+ m0_byteenable : OUT STD_LOGIC_VECTOR (3 DOWNTO 0);
+ m0_debugaccess : OUT STD_LOGIC;
+ m0_lock : OUT STD_LOGIC;
+ m0_read : OUT STD_LOGIC;
+ m0_readdata : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
+ m0_readdatavalid : IN STD_LOGIC;
+ m0_waitrequest : IN STD_LOGIC;
+ m0_write : OUT STD_LOGIC;
+ m0_writedata : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
+ rdata_fifo_sink_data : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
+ rdata_fifo_sink_ready : OUT STD_LOGIC;
+ rdata_fifo_sink_valid : IN STD_LOGIC;
+ rdata_fifo_src_data : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
+ rdata_fifo_src_ready : IN STD_LOGIC;
+ rdata_fifo_src_valid : OUT STD_LOGIC;
+ reset : IN STD_LOGIC;
+ rf_sink_data : IN STD_LOGIC_VECTOR (66 DOWNTO 0);
+ rf_sink_endofpacket : IN STD_LOGIC;
+ rf_sink_ready : OUT STD_LOGIC;
+ rf_sink_startofpacket : IN STD_LOGIC;
+ rf_sink_valid : IN STD_LOGIC;
+ rf_source_data : OUT STD_LOGIC_VECTOR (66 DOWNTO 0);
+ rf_source_endofpacket : OUT STD_LOGIC;
+ rf_source_ready : IN STD_LOGIC;
+ rf_source_startofpacket : OUT STD_LOGIC;
+ rf_source_valid : OUT STD_LOGIC;
+ rp_data : OUT STD_LOGIC_VECTOR (65 DOWNTO 0);
+ rp_endofpacket : OUT STD_LOGIC;
+ rp_ready : IN STD_LOGIC;
+ rp_startofpacket : OUT STD_LOGIC;
+ rp_valid : OUT STD_LOGIC
+ );
+ END altera_merlin_slave_agent_0002;
+
+ ARCHITECTURE RTL OF altera_merlin_slave_agent_0002 IS
+
+ ATTRIBUTE synthesis_clearbox : natural;
+ ATTRIBUTE synthesis_clearbox OF RTL : ARCHITECTURE IS 1;
+ SIGNAL altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_0_1111q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_10_1055q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_11_1054q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_12_1053q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_13_1052q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_14_1051q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_1_1064q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_2_1063q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_3_1062q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_4_1061q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_5_1060q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_6_1059q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_7_1058q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_8_1057q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_9_1056q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1013q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1050q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1015q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1014q : STD_LOGIC := '0';
+ SIGNAL wire_nl_w602w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_nl_w321w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_nl_w603w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_nl_w601w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_0_989q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_10_1116q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_11_1115q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_12_1114q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_13_1113q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_14_1112q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_1_1125q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_2_1124q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_3_1123q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_4_1122q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_5_1121q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_6_1120q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_7_1119q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_8_1118q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_9_1117q : STD_LOGIC := '0';
+ SIGNAL wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1001m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1002m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1003m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1006m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1007m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1008m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_997m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_998m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_999m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1065m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1066m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1067m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1068m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1069m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1070m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1071m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1072m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1073m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1074m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1075m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1076m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1077m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1078m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1079m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_992m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_0_1155m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_10_1145m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_11_1144m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_12_1143m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_13_1142m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_14_1141m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_1_1154m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_2_1153m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_3_1152m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_4_1151m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_5_1150m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_6_1149m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_7_1148m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_8_1147m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_9_1146m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_0_985m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_1_984m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_2_983m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_burstcount_0_463m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_burstcount_1_462m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_burstcount_2_461m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_996_a : STD_LOGIC_VECTOR (3 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_996_b : STD_LOGIC_VECTOR (3 DOWNTO 0);
+ SIGNAL wire_gnd : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_996_o : STD_LOGIC_VECTOR (3 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1000_a : STD_LOGIC_VECTOR (3 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1000_b : STD_LOGIC_VECTOR (3 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1000_o : STD_LOGIC_VECTOR (3 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1080_a : STD_LOGIC_VECTOR (14 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1080_b : STD_LOGIC_VECTOR (14 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1080_o : STD_LOGIC_VECTOR (14 DOWNTO 0);
+ SIGNAL wire_w_lg_cp_valid64w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_rf_source_ready65w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range681w730w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range678w680w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range676w677w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range674w675w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range672w673w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range670w671w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range668w669w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range666w667w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range664w665w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range662w663w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range660w661w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range658w659w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range656w657w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range654w655w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range651w653w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_m0_waitrequest580w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_reset595w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w649w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w584w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range304w729w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range306w679w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range309w652w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range295w297w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL s_wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_always0_994_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_always1_1016_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_982_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_993_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_sink_ready_1159_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_wideor0_995_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_comb_481_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_cp_ready_456_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_local_compressed_read_451_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_local_read_450_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_local_write_449_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_burstcount_460_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_read_457_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_read_458_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_write_464_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_nonposted_write_endofpacket_454_dataout : STD_LOGIC;
+ SIGNAL s_wire_vcc : STD_LOGIC;
+ SIGNAL wire_w_cp_data_range63w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range681w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range678w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range676w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range674w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range672w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range670w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range668w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range666w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range664w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range662w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range660w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range658w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range656w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range654w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range651w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range295w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range296w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range304w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range306w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range309w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ BEGIN
+
+ wire_gnd <= '0';
+ wire_w_lg_cp_valid64w(0) <= cp_valid AND wire_w_cp_data_range63w(0);
+ wire_w_lg_rf_source_ready65w(0) <= rf_source_ready AND wire_w_lg_cp_valid64w(0);
+ wire_w_lg_w_rf_sink_data_range681w730w(0) <= wire_w_rf_sink_data_range681w(0) AND wire_w_lg_w_rf_sink_data_range304w729w(0);
+ wire_w_lg_w_rf_sink_data_range678w680w(0) <= wire_w_rf_sink_data_range678w(0) AND wire_w_lg_w_rf_sink_data_range306w679w(0);
+ wire_w_lg_w_rf_sink_data_range676w677w(0) <= wire_w_rf_sink_data_range676w(0) AND wire_w_lg_w_rf_sink_data_range309w652w(0);
+ wire_w_lg_w_rf_sink_data_range674w675w(0) <= wire_w_rf_sink_data_range674w(0) AND wire_w_lg_w_rf_sink_data_range309w652w(0);
+ wire_w_lg_w_rf_sink_data_range672w673w(0) <= wire_w_rf_sink_data_range672w(0) AND wire_w_lg_w_rf_sink_data_range309w652w(0);
+ wire_w_lg_w_rf_sink_data_range670w671w(0) <= wire_w_rf_sink_data_range670w(0) AND wire_w_lg_w_rf_sink_data_range309w652w(0);
+ wire_w_lg_w_rf_sink_data_range668w669w(0) <= wire_w_rf_sink_data_range668w(0) AND wire_w_lg_w_rf_sink_data_range309w652w(0);
+ wire_w_lg_w_rf_sink_data_range666w667w(0) <= wire_w_rf_sink_data_range666w(0) AND wire_w_lg_w_rf_sink_data_range309w652w(0);
+ wire_w_lg_w_rf_sink_data_range664w665w(0) <= wire_w_rf_sink_data_range664w(0) AND wire_w_lg_w_rf_sink_data_range309w652w(0);
+ wire_w_lg_w_rf_sink_data_range662w663w(0) <= wire_w_rf_sink_data_range662w(0) AND wire_w_lg_w_rf_sink_data_range309w652w(0);
+ wire_w_lg_w_rf_sink_data_range660w661w(0) <= wire_w_rf_sink_data_range660w(0) AND wire_w_lg_w_rf_sink_data_range309w652w(0);
+ wire_w_lg_w_rf_sink_data_range658w659w(0) <= wire_w_rf_sink_data_range658w(0) AND wire_w_lg_w_rf_sink_data_range309w652w(0);
+ wire_w_lg_w_rf_sink_data_range656w657w(0) <= wire_w_rf_sink_data_range656w(0) AND wire_w_lg_w_rf_sink_data_range309w652w(0);
+ wire_w_lg_w_rf_sink_data_range654w655w(0) <= wire_w_rf_sink_data_range654w(0) AND wire_w_lg_w_rf_sink_data_range309w652w(0);
+ wire_w_lg_w_rf_sink_data_range651w653w(0) <= wire_w_rf_sink_data_range651w(0) AND wire_w_lg_w_rf_sink_data_range309w652w(0);
+ wire_w_lg_m0_waitrequest580w(0) <= NOT m0_waitrequest;
+ wire_w_lg_reset595w(0) <= NOT reset;
+ wire_w649w(0) <= NOT s_wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_993_dataout;
+ wire_w584w(0) <= NOT s_wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_local_compressed_read_451_dataout;
+ wire_w_lg_w_rf_sink_data_range304w729w(0) <= NOT wire_w_rf_sink_data_range304w(0);
+ wire_w_lg_w_rf_sink_data_range306w679w(0) <= NOT wire_w_rf_sink_data_range306w(0);
+ wire_w_lg_w_rf_sink_data_range309w652w(0) <= NOT wire_w_rf_sink_data_range309w(0);
+ wire_w_lg_w_rf_sink_data_range295w297w(0) <= wire_w_rf_sink_data_range295w(0) OR wire_w_rf_sink_data_range296w(0);
+ cp_ready <= s_wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_cp_ready_456_dataout;
+ m0_address <= ( cp_data(50 DOWNTO 36));
+ m0_burstcount <= ( wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_burstcount_2_461m_dataout & wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_burstcount_1_462m_dataout & wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_burstcount_0_463m_dataout);
+ m0_byteenable <= ( cp_data(35 DOWNTO 32));
+ m0_debugaccess <= cp_data(65);
+ m0_lock <= (wire_w_lg_rf_source_ready65w(0) AND (s_wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_read_458_dataout OR s_wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_write_464_dataout));
+ m0_read <= s_wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_read_458_dataout;
+ m0_write <= s_wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_write_464_dataout;
+ m0_writedata <= ( cp_data(31 DOWNTO 0));
+ rdata_fifo_sink_ready <= ((rp_ready AND rdata_fifo_sink_valid) AND (NOT (rf_sink_valid AND rf_sink_data(66))));
+ rdata_fifo_src_data <= ( m0_readdata(31 DOWNTO 0));
+ rdata_fifo_src_valid <= m0_readdatavalid;
+ rf_sink_ready <= (s_wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_993_dataout AND s_wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_sink_ready_1159_dataout);
+ rf_source_data <= ( s_wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_nonposted_write_endofpacket_454_dataout & cp_data(65 DOWNTO 32) & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0");
+ rf_source_endofpacket <= cp_endofpacket;
+ rf_source_startofpacket <= cp_startofpacket;
+ rf_source_valid <= (s_wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_cp_ready_456_dataout AND (rf_source_ready AND (s_wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_nonposted_write_endofpacket_454_dataout OR s_wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_read_457_dataout)));
+ rp_data <= ( rf_sink_data(65) & rf_sink_data(63) & rf_sink_data(64) & rf_sink_data(62 DOWNTO 59) & wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_2_983m_dataout & wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_1_984m_dataout & wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_0_985m_dataout & rf_sink_data(55) & wire_w_lg_w_rf_sink_data_range295w297w & rf_sink_data(53 DOWNTO 52) & "0" & wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_14_1141m_dataout & wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_13_1142m_dataout & wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_12_1143m_dataout & wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_11_1144m_dataout & wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_10_1145m_dataout & wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_9_1146m_dataout & wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_8_1147m_dataout
+ & wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_7_1148m_dataout & wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_6_1149m_dataout & wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_5_1150m_dataout & wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_4_1151m_dataout & wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_3_1152m_dataout & wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_2_1153m_dataout & wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_1_1154m_dataout & wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_0_1155m_dataout & rf_sink_data(35 DOWNTO 32) & rdata_fifo_sink_data(31 DOWNTO 0));
+ rp_endofpacket <= (rf_sink_endofpacket AND s_wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_993_dataout);
+ rp_startofpacket <= (rf_sink_startofpacket AND wire_nl_w321w(0));
+ rp_valid <= (rdata_fifo_sink_valid OR s_wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_comb_481_dataout);
+ s_wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_always0_994_dataout <= (s_wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_comb_481_dataout AND s_wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_sink_ready_1159_dataout);
+ s_wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_always1_1016_dataout <= (rp_ready AND s_wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_982_dataout);
+ s_wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_982_dataout <= (s_wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_comb_481_dataout AND wire_nl_w321w(0));
+ s_wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_993_dataout <= ((NOT rf_sink_data(51)) OR wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_992m_dataout);
+ s_wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_sink_ready_1159_dataout <= (rp_ready AND s_wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_comb_481_dataout);
+ s_wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_wideor0_995_dataout <= ((altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1014q OR altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1015q) OR altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1050q);
+ s_wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_comb_481_dataout <= (rf_sink_valid AND (rf_sink_data(66) OR rdata_fifo_sink_valid));
+ s_wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_cp_ready_456_dataout <= (wire_w_lg_m0_waitrequest580w(0) AND rf_source_ready);
+ s_wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_local_compressed_read_451_dataout <= (cp_valid AND cp_data(51));
+ s_wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_local_read_450_dataout <= (cp_valid AND cp_data(54));
+ s_wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_local_write_449_dataout <= (cp_valid AND cp_data(53));
+ s_wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_burstcount_460_dataout <= (s_wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_local_read_450_dataout AND wire_w584w(0));
+ s_wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_read_457_dataout <= (s_wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_local_read_450_dataout OR s_wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_local_compressed_read_451_dataout);
+ s_wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_read_458_dataout <= (rf_source_ready AND s_wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_read_457_dataout);
+ s_wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_write_464_dataout <= (rf_source_ready AND s_wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_local_write_449_dataout);
+ s_wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_nonposted_write_endofpacket_454_dataout <= ((NOT cp_data(52)) AND (cp_endofpacket AND s_wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_local_write_449_dataout));
+ s_wire_vcc <= '1';
+ wire_w_cp_data_range63w(0) <= cp_data(55);
+ wire_w_rf_sink_data_range681w(0) <= rf_sink_data(36);
+ wire_w_rf_sink_data_range678w(0) <= rf_sink_data(37);
+ wire_w_rf_sink_data_range676w(0) <= rf_sink_data(38);
+ wire_w_rf_sink_data_range674w(0) <= rf_sink_data(39);
+ wire_w_rf_sink_data_range672w(0) <= rf_sink_data(40);
+ wire_w_rf_sink_data_range670w(0) <= rf_sink_data(41);
+ wire_w_rf_sink_data_range668w(0) <= rf_sink_data(42);
+ wire_w_rf_sink_data_range666w(0) <= rf_sink_data(43);
+ wire_w_rf_sink_data_range664w(0) <= rf_sink_data(44);
+ wire_w_rf_sink_data_range662w(0) <= rf_sink_data(45);
+ wire_w_rf_sink_data_range660w(0) <= rf_sink_data(46);
+ wire_w_rf_sink_data_range658w(0) <= rf_sink_data(47);
+ wire_w_rf_sink_data_range656w(0) <= rf_sink_data(48);
+ wire_w_rf_sink_data_range654w(0) <= rf_sink_data(49);
+ wire_w_rf_sink_data_range651w(0) <= rf_sink_data(50);
+ wire_w_rf_sink_data_range295w(0) <= rf_sink_data(51);
+ wire_w_rf_sink_data_range296w(0) <= rf_sink_data(54);
+ wire_w_rf_sink_data_range304w(0) <= rf_sink_data(59);
+ wire_w_rf_sink_data_range306w(0) <= rf_sink_data(60);
+ wire_w_rf_sink_data_range309w(0) <= rf_sink_data(61);
+ PROCESS (clk, reset)
+ BEGIN
+ IF (reset = '1') THEN
+ altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_0_1111q <= '0';
+ altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_10_1055q <= '0';
+ altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_11_1054q <= '0';
+ altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_12_1053q <= '0';
+ altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_13_1052q <= '0';
+ altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_14_1051q <= '0';
+ altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_1_1064q <= '0';
+ altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_2_1063q <= '0';
+ altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_3_1062q <= '0';
+ altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_4_1061q <= '0';
+ altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_5_1060q <= '0';
+ altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_6_1059q <= '0';
+ altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_7_1058q <= '0';
+ altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_8_1057q <= '0';
+ altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_9_1056q <= '0';
+ ELSIF (clk = '1' AND clk'event) THEN
+ IF (s_wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_always1_1016_dataout = '1') THEN
+ altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_0_1111q <= wire_w_lg_w_rf_sink_data_range681w730w(0);
+ altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_10_1055q <= wire_w_lg_w_rf_sink_data_range660w661w(0);
+ altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_11_1054q <= wire_w_lg_w_rf_sink_data_range658w659w(0);
+ altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_12_1053q <= wire_w_lg_w_rf_sink_data_range656w657w(0);
+ altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_13_1052q <= wire_w_lg_w_rf_sink_data_range654w655w(0);
+ altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_14_1051q <= wire_w_lg_w_rf_sink_data_range651w653w(0);
+ altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_1_1064q <= wire_w_lg_w_rf_sink_data_range678w680w(0);
+ altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_2_1063q <= wire_w_lg_w_rf_sink_data_range676w677w(0);
+ altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_3_1062q <= wire_w_lg_w_rf_sink_data_range674w675w(0);
+ altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_4_1061q <= wire_w_lg_w_rf_sink_data_range672w673w(0);
+ altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_5_1060q <= wire_w_lg_w_rf_sink_data_range670w671w(0);
+ altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_6_1059q <= wire_w_lg_w_rf_sink_data_range668w669w(0);
+ altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_7_1058q <= wire_w_lg_w_rf_sink_data_range666w667w(0);
+ altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_8_1057q <= wire_w_lg_w_rf_sink_data_range664w665w(0);
+ altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_9_1056q <= wire_w_lg_w_rf_sink_data_range662w663w(0);
+ END IF;
+ END IF;
+ END PROCESS;
+ PROCESS (clk, reset)
+ BEGIN
+ IF (reset = '1') THEN
+ altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1013q <= '0';
+ altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1050q <= '0';
+ altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1015q <= '0';
+ altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1014q <= '0';
+ ELSIF (clk = '1' AND clk'event) THEN
+ IF (s_wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_always0_994_dataout = '1') THEN
+ altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1013q <= wire_w649w(0);
+ altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1050q <= wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1008m_dataout;
+ altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1015q <= wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1007m_dataout;
+ altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1014q <= wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1006m_dataout;
+ END IF;
+ END IF;
+ END PROCESS;
+ wire_nl_w602w(0) <= altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1014q AND wire_nl_w601w(0);
+ wire_nl_w321w(0) <= NOT altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1013q;
+ wire_nl_w603w(0) <= NOT altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1050q;
+ wire_nl_w601w(0) <= NOT altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1015q;
+ PROCESS (clk, reset)
+ BEGIN
+ IF (reset = '1') THEN
+ altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_0_989q <= '0';
+ altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_10_1116q <= '0';
+ altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_11_1115q <= '0';
+ altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_12_1114q <= '0';
+ altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_13_1113q <= '0';
+ altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_14_1112q <= '0';
+ altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_1_1125q <= '0';
+ altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_2_1124q <= '0';
+ altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_3_1123q <= '0';
+ altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_4_1122q <= '0';
+ altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_5_1121q <= '0';
+ altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_6_1120q <= '0';
+ altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_7_1119q <= '0';
+ altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_8_1118q <= '0';
+ altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_9_1117q <= '0';
+ ELSIF (clk = '1' AND clk'event) THEN
+ IF (s_wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_sink_ready_1159_dataout = '1') THEN
+ altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_0_989q <= (rf_sink_data(59) AND wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1080_o(0));
+ altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_10_1116q <= (rf_sink_data(61) AND wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1080_o(10));
+ altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_11_1115q <= (rf_sink_data(61) AND wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1080_o(11));
+ altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_12_1114q <= (rf_sink_data(61) AND wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1080_o(12));
+ altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_13_1113q <= (rf_sink_data(61) AND wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1080_o(13));
+ altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_14_1112q <= (rf_sink_data(61) AND wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1080_o(14));
+ altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_1_1125q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1080_o(1));
+ altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_2_1124q <= (rf_sink_data(61) AND wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1080_o(2));
+ altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_3_1123q <= (rf_sink_data(61) AND wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1080_o(3));
+ altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_4_1122q <= (rf_sink_data(61) AND wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1080_o(4));
+ altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_5_1121q <= (rf_sink_data(61) AND wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1080_o(5));
+ altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_6_1120q <= (rf_sink_data(61) AND wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1080_o(6));
+ altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_7_1119q <= (rf_sink_data(61) AND wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1080_o(7));
+ altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_8_1118q <= (rf_sink_data(61) AND wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1080_o(8));
+ altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_9_1117q <= (rf_sink_data(61) AND wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1080_o(9));
+ END IF;
+ END IF;
+ END PROCESS;
+ wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1001m_dataout <= wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_997m_dataout WHEN altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1013q = '1' ELSE wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1000_o(3);
+ wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1002m_dataout <= wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_998m_dataout WHEN altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1013q = '1' ELSE wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1000_o(2);
+ wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1003m_dataout <= wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_999m_dataout WHEN altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1013q = '1' ELSE wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1000_o(1);
+ wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1006m_dataout <= wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1001m_dataout AND NOT(s_wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_993_dataout);
+ wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1007m_dataout <= wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1002m_dataout AND NOT(s_wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_993_dataout);
+ wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1008m_dataout <= wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1003m_dataout AND NOT(s_wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_993_dataout);
+ wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_997m_dataout <= wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_996_o(3) WHEN s_wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_wideor0_995_dataout = '1' ELSE wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1000_o(3);
+ wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_998m_dataout <= wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_996_o(2) WHEN s_wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_wideor0_995_dataout = '1' ELSE wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1000_o(2);
+ wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_999m_dataout <= wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_996_o(1) WHEN s_wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_wideor0_995_dataout = '1' ELSE wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1000_o(1);
+ wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1065m_dataout <= rf_sink_data(50) WHEN s_wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_982_dataout = '1' ELSE altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_14_1112q;
+ wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1066m_dataout <= rf_sink_data(49) WHEN s_wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_982_dataout = '1' ELSE altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_13_1113q;
+ wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1067m_dataout <= rf_sink_data(48) WHEN s_wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_982_dataout = '1' ELSE altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_12_1114q;
+ wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1068m_dataout <= rf_sink_data(47) WHEN s_wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_982_dataout = '1' ELSE altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_11_1115q;
+ wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1069m_dataout <= rf_sink_data(46) WHEN s_wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_982_dataout = '1' ELSE altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_10_1116q;
+ wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1070m_dataout <= rf_sink_data(45) WHEN s_wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_982_dataout = '1' ELSE altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_9_1117q;
+ wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1071m_dataout <= rf_sink_data(44) WHEN s_wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_982_dataout = '1' ELSE altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_8_1118q;
+ wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1072m_dataout <= rf_sink_data(43) WHEN s_wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_982_dataout = '1' ELSE altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_7_1119q;
+ wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1073m_dataout <= rf_sink_data(42) WHEN s_wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_982_dataout = '1' ELSE altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_6_1120q;
+ wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1074m_dataout <= rf_sink_data(41) WHEN s_wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_982_dataout = '1' ELSE altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_5_1121q;
+ wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1075m_dataout <= rf_sink_data(40) WHEN s_wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_982_dataout = '1' ELSE altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_4_1122q;
+ wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1076m_dataout <= rf_sink_data(39) WHEN s_wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_982_dataout = '1' ELSE altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_3_1123q;
+ wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1077m_dataout <= rf_sink_data(38) WHEN s_wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_982_dataout = '1' ELSE altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_2_1124q;
+ wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1078m_dataout <= rf_sink_data(37) WHEN s_wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_982_dataout = '1' ELSE altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_1_1125q;
+ wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1079m_dataout <= rf_sink_data(36) WHEN s_wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_982_dataout = '1' ELSE altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_0_989q;
+ wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_992m_dataout <= (s_wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_comb_481_dataout AND (wire_nl_w602w(0) AND wire_nl_w603w(0))) WHEN altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1013q = '1' ELSE (s_wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_comb_481_dataout AND (((NOT rf_sink_data(56)) AND (NOT rf_sink_data(57))) AND rf_sink_data(58)));
+ wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_0_1155m_dataout <= rf_sink_data(36) WHEN s_wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_982_dataout = '1' ELSE (altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_0_989q OR altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_0_1111q);
+ wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_10_1145m_dataout <= rf_sink_data(46) WHEN s_wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_982_dataout = '1' ELSE (altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_10_1055q OR altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_10_1116q);
+ wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_11_1144m_dataout <= rf_sink_data(47) WHEN s_wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_982_dataout = '1' ELSE (altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_11_1054q OR altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_11_1115q);
+ wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_12_1143m_dataout <= rf_sink_data(48) WHEN s_wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_982_dataout = '1' ELSE (altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_12_1053q OR altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_12_1114q);
+ wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_13_1142m_dataout <= rf_sink_data(49) WHEN s_wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_982_dataout = '1' ELSE (altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_13_1052q OR altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_13_1113q);
+ wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_14_1141m_dataout <= rf_sink_data(50) WHEN s_wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_982_dataout = '1' ELSE (altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_14_1051q OR altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_14_1112q);
+ wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_1_1154m_dataout <= rf_sink_data(37) WHEN s_wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_982_dataout = '1' ELSE (altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_1_1064q OR altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_1_1125q);
+ wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_2_1153m_dataout <= rf_sink_data(38) WHEN s_wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_982_dataout = '1' ELSE (altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_2_1063q OR altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_2_1124q);
+ wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_3_1152m_dataout <= rf_sink_data(39) WHEN s_wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_982_dataout = '1' ELSE (altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_3_1062q OR altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_3_1123q);
+ wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_4_1151m_dataout <= rf_sink_data(40) WHEN s_wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_982_dataout = '1' ELSE (altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_4_1061q OR altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_4_1122q);
+ wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_5_1150m_dataout <= rf_sink_data(41) WHEN s_wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_982_dataout = '1' ELSE (altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_5_1060q OR altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_5_1121q);
+ wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_6_1149m_dataout <= rf_sink_data(42) WHEN s_wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_982_dataout = '1' ELSE (altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_6_1059q OR altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_6_1120q);
+ wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_7_1148m_dataout <= rf_sink_data(43) WHEN s_wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_982_dataout = '1' ELSE (altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_7_1058q OR altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_7_1119q);
+ wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_8_1147m_dataout <= rf_sink_data(44) WHEN s_wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_982_dataout = '1' ELSE (altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_8_1057q OR altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_8_1118q);
+ wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_9_1146m_dataout <= rf_sink_data(45) WHEN s_wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_982_dataout = '1' ELSE (altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_9_1056q OR altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_9_1117q);
+ wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_0_985m_dataout <= rf_sink_data(56) WHEN s_wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_982_dataout = '1' ELSE altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1050q;
+ wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_1_984m_dataout <= rf_sink_data(57) WHEN s_wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_982_dataout = '1' ELSE altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1015q;
+ wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_2_983m_dataout <= rf_sink_data(58) WHEN s_wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_982_dataout = '1' ELSE altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1014q;
+ wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_burstcount_0_463m_dataout <= cp_data(56) AND NOT(s_wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_burstcount_460_dataout);
+ wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_burstcount_1_462m_dataout <= cp_data(57) AND NOT(s_wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_burstcount_460_dataout);
+ wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_burstcount_2_461m_dataout <= cp_data(58) OR s_wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_burstcount_460_dataout;
+ wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_996_a <= ( altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1014q & altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1015q & altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1050q & "1");
+ wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_996_b <= ( "0" & "1" & "1" & "1");
+ altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_996 : oper_add
+ GENERIC MAP (
+ sgate_representation => 0,
+ width_a => 4,
+ width_b => 4,
+ width_o => 4
+ )
+ PORT MAP (
+ a => wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_996_a,
+ b => wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_996_b,
+ cin => wire_gnd,
+ o => wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_996_o
+ );
+ wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1000_a <= ( rf_sink_data(58 DOWNTO 56) & "1");
+ wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1000_b <= ( "0" & "1" & "1" & "1");
+ altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1000 : oper_add
+ GENERIC MAP (
+ sgate_representation => 0,
+ width_a => 4,
+ width_b => 4,
+ width_o => 4
+ )
+ PORT MAP (
+ a => wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1000_a,
+ b => wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1000_b,
+ cin => wire_gnd,
+ o => wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1000_o
+ );
+ wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1080_a <= ( wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1065m_dataout & wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1066m_dataout & wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1067m_dataout & wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1068m_dataout & wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1069m_dataout & wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1070m_dataout & wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1071m_dataout & wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1072m_dataout & wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1073m_dataout & wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1074m_dataout & wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1075m_dataout
+ & wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1076m_dataout & wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1077m_dataout & wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1078m_dataout & wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1079m_dataout);
+ wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1080_b <= ( "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "1" & "0" & "0");
+ altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1080 : oper_add
+ GENERIC MAP (
+ sgate_representation => 0,
+ width_a => 15,
+ width_b => 15,
+ width_o => 15
+ )
+ PORT MAP (
+ a => wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1080_a,
+ b => wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1080_b,
+ cin => wire_gnd,
+ o => wire_altera_merlin_slave_agent_0002_altera_merlin_slave_agent_rx_bridge_s0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1080_o
+ );
+
+ END RTL; --altera_merlin_slave_agent_0002
+--synopsys translate_on
+--VALID FILE
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_slave_agent/altera_merlin_slave_agent_0003.vho b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_slave_agent/altera_merlin_slave_agent_0003.vho
new file mode 100644
index 0000000000..0077a2e5d0
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_slave_agent/altera_merlin_slave_agent_0003.vho
@@ -0,0 +1,505 @@
+--IP Functional Simulation Model
+--VERSION_BEGIN 11.1SP2 cbx_mgl 2012:01:25:21:26:09:SJ cbx_simgen 2012:01:25:21:25:27:SJ VERSION_END
+
+
+-- Copyright (C) 1991-2011 Altera Corporation
+-- Your use of Altera Corporation's design tools, logic functions
+-- and other software and tools, and its AMPP partner logic
+-- functions, and any output files from any of the foregoing
+-- (including device programming or simulation files), and any
+-- associated documentation or information are expressly subject
+-- to the terms and conditions of the Altera Program License
+-- Subscription Agreement, Altera MegaCore Function License
+-- Agreement, or other applicable license agreement, including,
+-- without limitation, that your use is for the sole purpose of
+-- programming logic devices manufactured by Altera and sold by
+-- Altera or its authorized distributors. Please refer to the
+-- applicable agreement for further details.
+
+-- You may only use these simulation model output files for simulation
+-- purposes and expressly not for synthesis or any other purposes (in which
+-- event Altera disclaims all warranties of any kind).
+
+
+--synopsys translate_off
+
+ LIBRARY sgate;
+ USE sgate.sgate_pack.all;
+
+--synthesis_resources = lut 32 mux21 44 oper_add 3
+ LIBRARY ieee;
+ USE ieee.std_logic_1164.all;
+
+ ENTITY altera_merlin_slave_agent_0003 IS
+ PORT
+ (
+ clk : IN STD_LOGIC;
+ cp_channel : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
+ cp_data : IN STD_LOGIC_VECTOR (68 DOWNTO 0);
+ cp_endofpacket : IN STD_LOGIC;
+ cp_ready : OUT STD_LOGIC;
+ cp_startofpacket : IN STD_LOGIC;
+ cp_valid : IN STD_LOGIC;
+ m0_address : OUT STD_LOGIC_VECTOR (13 DOWNTO 0);
+ m0_burstcount : OUT STD_LOGIC_VECTOR (2 DOWNTO 0);
+ m0_byteenable : OUT STD_LOGIC_VECTOR (3 DOWNTO 0);
+ m0_debugaccess : OUT STD_LOGIC;
+ m0_lock : OUT STD_LOGIC;
+ m0_read : OUT STD_LOGIC;
+ m0_readdata : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
+ m0_readdatavalid : IN STD_LOGIC;
+ m0_waitrequest : IN STD_LOGIC;
+ m0_write : OUT STD_LOGIC;
+ m0_writedata : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
+ rdata_fifo_sink_data : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
+ rdata_fifo_sink_ready : OUT STD_LOGIC;
+ rdata_fifo_sink_valid : IN STD_LOGIC;
+ rdata_fifo_src_data : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
+ rdata_fifo_src_ready : IN STD_LOGIC;
+ rdata_fifo_src_valid : OUT STD_LOGIC;
+ reset : IN STD_LOGIC;
+ rf_sink_data : IN STD_LOGIC_VECTOR (69 DOWNTO 0);
+ rf_sink_endofpacket : IN STD_LOGIC;
+ rf_sink_ready : OUT STD_LOGIC;
+ rf_sink_startofpacket : IN STD_LOGIC;
+ rf_sink_valid : IN STD_LOGIC;
+ rf_source_data : OUT STD_LOGIC_VECTOR (69 DOWNTO 0);
+ rf_source_endofpacket : OUT STD_LOGIC;
+ rf_source_ready : IN STD_LOGIC;
+ rf_source_startofpacket : OUT STD_LOGIC;
+ rf_source_valid : OUT STD_LOGIC;
+ rp_data : OUT STD_LOGIC_VECTOR (68 DOWNTO 0);
+ rp_endofpacket : OUT STD_LOGIC;
+ rp_ready : IN STD_LOGIC;
+ rp_startofpacket : OUT STD_LOGIC;
+ rp_valid : OUT STD_LOGIC
+ );
+ END altera_merlin_slave_agent_0003;
+
+ ARCHITECTURE RTL OF altera_merlin_slave_agent_0003 IS
+
+ ATTRIBUTE synthesis_clearbox : natural;
+ ATTRIBUTE synthesis_clearbox OF RTL : ARCHITECTURE IS 1;
+ SIGNAL altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_0_1137q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_10_1084q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_11_1083q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_12_1082q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_13_1081q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_1_1093q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_2_1092q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_3_1091q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_4_1090q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_5_1089q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_6_1088q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_7_1087q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_8_1086q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_9_1085q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1045q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1080q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1047q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1046q : STD_LOGIC := '0';
+ SIGNAL wire_nl_w620w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_nl_w329w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_nl_w621w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_nl_w619w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_0_1021q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_10_1141q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_11_1140q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_12_1139q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_13_1138q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_1_1150q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_2_1149q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_3_1148q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_4_1147q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_5_1146q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_6_1145q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_7_1144q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_8_1143q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_9_1142q : STD_LOGIC := '0';
+ SIGNAL wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1029m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1030m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1031m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1033m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1034m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1035m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1038m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1039m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1040m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1094m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1095m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1096m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1097m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1098m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1099m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1100m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1101m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1102m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1103m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1104m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1105m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1106m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1107m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1024m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_0_1178m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_10_1168m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_11_1167m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_12_1166m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_13_1165m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_1_1177m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_2_1176m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_3_1175m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_4_1174m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_5_1173m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_6_1172m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_7_1171m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_8_1170m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_9_1169m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_0_1017m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_1_1016m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_2_1015m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_0_480m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_1_479m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_2_478m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1028_a : STD_LOGIC_VECTOR (3 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1028_b : STD_LOGIC_VECTOR (3 DOWNTO 0);
+ SIGNAL wire_gnd : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1028_o : STD_LOGIC_VECTOR (3 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032_a : STD_LOGIC_VECTOR (3 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032_b : STD_LOGIC_VECTOR (3 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032_o : STD_LOGIC_VECTOR (3 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_a : STD_LOGIC_VECTOR (13 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_b : STD_LOGIC_VECTOR (13 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o : STD_LOGIC_VECTOR (13 DOWNTO 0);
+ SIGNAL wire_w_lg_cp_valid61w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_rf_source_ready62w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range697w743w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range694w696w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range692w693w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range690w691w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range688w689w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range686w687w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range684w685w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range682w683w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range680w681w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range678w679w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range676w677w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range674w675w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range672w673w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range669w671w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_m0_waitrequest598w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_reset613w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w667w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w602w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range300w742w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range302w695w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range305w670w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range291w293w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL s_wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_always0_1026_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_always1_1048_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1025_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_sink_ready_1182_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_wideor0_1027_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_comb_498_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_cp_ready_473_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_local_compressed_read_468_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_local_read_467_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_local_write_466_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_477_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_read_474_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_read_475_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_write_481_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_nonposted_write_endofpacket_471_dataout : STD_LOGIC;
+ SIGNAL s_wire_vcc : STD_LOGIC;
+ SIGNAL wire_w_cp_data_range60w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range697w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range694w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range692w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range690w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range688w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range686w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range684w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range682w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range680w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range678w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range676w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range674w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range672w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range669w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range291w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range292w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range300w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range302w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range305w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ BEGIN
+
+ wire_gnd <= '0';
+ wire_w_lg_cp_valid61w(0) <= cp_valid AND wire_w_cp_data_range60w(0);
+ wire_w_lg_rf_source_ready62w(0) <= rf_source_ready AND wire_w_lg_cp_valid61w(0);
+ wire_w_lg_w_rf_sink_data_range697w743w(0) <= wire_w_rf_sink_data_range697w(0) AND wire_w_lg_w_rf_sink_data_range300w742w(0);
+ wire_w_lg_w_rf_sink_data_range694w696w(0) <= wire_w_rf_sink_data_range694w(0) AND wire_w_lg_w_rf_sink_data_range302w695w(0);
+ wire_w_lg_w_rf_sink_data_range692w693w(0) <= wire_w_rf_sink_data_range692w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range690w691w(0) <= wire_w_rf_sink_data_range690w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range688w689w(0) <= wire_w_rf_sink_data_range688w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range686w687w(0) <= wire_w_rf_sink_data_range686w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range684w685w(0) <= wire_w_rf_sink_data_range684w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range682w683w(0) <= wire_w_rf_sink_data_range682w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range680w681w(0) <= wire_w_rf_sink_data_range680w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range678w679w(0) <= wire_w_rf_sink_data_range678w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range676w677w(0) <= wire_w_rf_sink_data_range676w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range674w675w(0) <= wire_w_rf_sink_data_range674w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range672w673w(0) <= wire_w_rf_sink_data_range672w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range669w671w(0) <= wire_w_rf_sink_data_range669w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_m0_waitrequest598w(0) <= NOT m0_waitrequest;
+ wire_w_lg_reset613w(0) <= NOT reset;
+ wire_w667w(0) <= NOT s_wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1025_dataout;
+ wire_w602w(0) <= NOT s_wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_local_compressed_read_468_dataout;
+ wire_w_lg_w_rf_sink_data_range300w742w(0) <= NOT wire_w_rf_sink_data_range300w(0);
+ wire_w_lg_w_rf_sink_data_range302w695w(0) <= NOT wire_w_rf_sink_data_range302w(0);
+ wire_w_lg_w_rf_sink_data_range305w670w(0) <= NOT wire_w_rf_sink_data_range305w(0);
+ wire_w_lg_w_rf_sink_data_range291w293w(0) <= wire_w_rf_sink_data_range291w(0) OR wire_w_rf_sink_data_range292w(0);
+ cp_ready <= s_wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_cp_ready_473_dataout;
+ m0_address <= ( cp_data(49 DOWNTO 36));
+ m0_burstcount <= ( wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_2_478m_dataout & wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_1_479m_dataout & wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_0_480m_dataout);
+ m0_byteenable <= ( cp_data(35 DOWNTO 32));
+ m0_debugaccess <= cp_data(68);
+ m0_lock <= (wire_w_lg_rf_source_ready62w(0) AND (s_wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_read_475_dataout OR s_wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_write_481_dataout));
+ m0_read <= s_wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_read_475_dataout;
+ m0_write <= s_wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_write_481_dataout;
+ m0_writedata <= ( cp_data(31 DOWNTO 0));
+ rdata_fifo_sink_ready <= ((rp_ready AND rdata_fifo_sink_valid) AND (NOT (rf_sink_valid AND rf_sink_data(69))));
+ rdata_fifo_src_data <= ( m0_readdata(31 DOWNTO 0));
+ rdata_fifo_src_valid <= m0_readdatavalid;
+ rf_sink_ready <= (s_wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1025_dataout AND s_wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_sink_ready_1182_dataout);
+ rf_source_data <= ( s_wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_nonposted_write_endofpacket_471_dataout & cp_data(68 DOWNTO 32) & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0");
+ rf_source_endofpacket <= cp_endofpacket;
+ rf_source_startofpacket <= cp_startofpacket;
+ rf_source_valid <= (s_wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_cp_ready_473_dataout AND (rf_source_ready AND (s_wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_nonposted_write_endofpacket_471_dataout OR s_wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_read_474_dataout)));
+ rp_data <= ( rf_sink_data(68) & rf_sink_data(64 DOWNTO 62) & rf_sink_data(67 DOWNTO 65) & rf_sink_data(61 DOWNTO 58) & wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_2_1015m_dataout & wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_1_1016m_dataout & wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_0_1017m_dataout & rf_sink_data(54) & wire_w_lg_w_rf_sink_data_range291w293w & rf_sink_data(52 DOWNTO 51) & "0" & wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_13_1165m_dataout & wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_12_1166m_dataout & wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_11_1167m_dataout & wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_10_1168m_dataout & wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_9_1169m_dataout & wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_8_1170m_dataout
+ & wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_7_1171m_dataout & wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_6_1172m_dataout & wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_5_1173m_dataout & wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_4_1174m_dataout & wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_3_1175m_dataout & wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_2_1176m_dataout & wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_1_1177m_dataout & wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_0_1178m_dataout & rf_sink_data(35 DOWNTO 32) & rdata_fifo_sink_data(31 DOWNTO 0));
+ rp_endofpacket <= (rf_sink_endofpacket AND s_wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1025_dataout);
+ rp_startofpacket <= (rf_sink_startofpacket AND wire_nl_w329w(0));
+ rp_valid <= (rdata_fifo_sink_valid OR s_wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_comb_498_dataout);
+ s_wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_always0_1026_dataout <= (s_wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_comb_498_dataout AND s_wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_sink_ready_1182_dataout);
+ s_wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_always1_1048_dataout <= (rp_ready AND s_wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout);
+ s_wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout <= (s_wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_comb_498_dataout AND wire_nl_w329w(0));
+ s_wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1025_dataout <= ((NOT rf_sink_data(50)) OR wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1024m_dataout);
+ s_wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_sink_ready_1182_dataout <= (rp_ready AND s_wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_comb_498_dataout);
+ s_wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_wideor0_1027_dataout <= ((altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1046q OR altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1047q) OR altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1080q);
+ s_wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_comb_498_dataout <= (rf_sink_valid AND (rf_sink_data(69) OR rdata_fifo_sink_valid));
+ s_wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_cp_ready_473_dataout <= (wire_w_lg_m0_waitrequest598w(0) AND rf_source_ready);
+ s_wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_local_compressed_read_468_dataout <= (cp_valid AND cp_data(50));
+ s_wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_local_read_467_dataout <= (cp_valid AND cp_data(53));
+ s_wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_local_write_466_dataout <= (cp_valid AND cp_data(52));
+ s_wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_477_dataout <= (s_wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_local_read_467_dataout AND wire_w602w(0));
+ s_wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_read_474_dataout <= (s_wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_local_read_467_dataout OR s_wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_local_compressed_read_468_dataout);
+ s_wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_read_475_dataout <= (rf_source_ready AND s_wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_read_474_dataout);
+ s_wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_write_481_dataout <= (rf_source_ready AND s_wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_local_write_466_dataout);
+ s_wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_nonposted_write_endofpacket_471_dataout <= ((NOT cp_data(51)) AND (cp_endofpacket AND s_wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_local_write_466_dataout));
+ s_wire_vcc <= '1';
+ wire_w_cp_data_range60w(0) <= cp_data(54);
+ wire_w_rf_sink_data_range697w(0) <= rf_sink_data(36);
+ wire_w_rf_sink_data_range694w(0) <= rf_sink_data(37);
+ wire_w_rf_sink_data_range692w(0) <= rf_sink_data(38);
+ wire_w_rf_sink_data_range690w(0) <= rf_sink_data(39);
+ wire_w_rf_sink_data_range688w(0) <= rf_sink_data(40);
+ wire_w_rf_sink_data_range686w(0) <= rf_sink_data(41);
+ wire_w_rf_sink_data_range684w(0) <= rf_sink_data(42);
+ wire_w_rf_sink_data_range682w(0) <= rf_sink_data(43);
+ wire_w_rf_sink_data_range680w(0) <= rf_sink_data(44);
+ wire_w_rf_sink_data_range678w(0) <= rf_sink_data(45);
+ wire_w_rf_sink_data_range676w(0) <= rf_sink_data(46);
+ wire_w_rf_sink_data_range674w(0) <= rf_sink_data(47);
+ wire_w_rf_sink_data_range672w(0) <= rf_sink_data(48);
+ wire_w_rf_sink_data_range669w(0) <= rf_sink_data(49);
+ wire_w_rf_sink_data_range291w(0) <= rf_sink_data(50);
+ wire_w_rf_sink_data_range292w(0) <= rf_sink_data(53);
+ wire_w_rf_sink_data_range300w(0) <= rf_sink_data(58);
+ wire_w_rf_sink_data_range302w(0) <= rf_sink_data(59);
+ wire_w_rf_sink_data_range305w(0) <= rf_sink_data(60);
+ PROCESS (clk, reset)
+ BEGIN
+ IF (reset = '1') THEN
+ altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_0_1137q <= '0';
+ altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_10_1084q <= '0';
+ altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_11_1083q <= '0';
+ altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_12_1082q <= '0';
+ altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_13_1081q <= '0';
+ altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_1_1093q <= '0';
+ altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_2_1092q <= '0';
+ altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_3_1091q <= '0';
+ altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_4_1090q <= '0';
+ altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_5_1089q <= '0';
+ altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_6_1088q <= '0';
+ altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_7_1087q <= '0';
+ altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_8_1086q <= '0';
+ altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_9_1085q <= '0';
+ ELSIF (clk = '1' AND clk'event) THEN
+ IF (s_wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_always1_1048_dataout = '1') THEN
+ altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_0_1137q <= wire_w_lg_w_rf_sink_data_range697w743w(0);
+ altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_10_1084q <= wire_w_lg_w_rf_sink_data_range676w677w(0);
+ altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_11_1083q <= wire_w_lg_w_rf_sink_data_range674w675w(0);
+ altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_12_1082q <= wire_w_lg_w_rf_sink_data_range672w673w(0);
+ altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_13_1081q <= wire_w_lg_w_rf_sink_data_range669w671w(0);
+ altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_1_1093q <= wire_w_lg_w_rf_sink_data_range694w696w(0);
+ altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_2_1092q <= wire_w_lg_w_rf_sink_data_range692w693w(0);
+ altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_3_1091q <= wire_w_lg_w_rf_sink_data_range690w691w(0);
+ altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_4_1090q <= wire_w_lg_w_rf_sink_data_range688w689w(0);
+ altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_5_1089q <= wire_w_lg_w_rf_sink_data_range686w687w(0);
+ altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_6_1088q <= wire_w_lg_w_rf_sink_data_range684w685w(0);
+ altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_7_1087q <= wire_w_lg_w_rf_sink_data_range682w683w(0);
+ altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_8_1086q <= wire_w_lg_w_rf_sink_data_range680w681w(0);
+ altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_9_1085q <= wire_w_lg_w_rf_sink_data_range678w679w(0);
+ END IF;
+ END IF;
+ END PROCESS;
+ PROCESS (clk, reset)
+ BEGIN
+ IF (reset = '1') THEN
+ altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1045q <= '0';
+ altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1080q <= '0';
+ altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1047q <= '0';
+ altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1046q <= '0';
+ ELSIF (clk = '1' AND clk'event) THEN
+ IF (s_wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_always0_1026_dataout = '1') THEN
+ altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1045q <= wire_w667w(0);
+ altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1080q <= wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1040m_dataout;
+ altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1047q <= wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1039m_dataout;
+ altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1046q <= wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1038m_dataout;
+ END IF;
+ END IF;
+ END PROCESS;
+ wire_nl_w620w(0) <= altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1046q AND wire_nl_w619w(0);
+ wire_nl_w329w(0) <= NOT altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1045q;
+ wire_nl_w621w(0) <= NOT altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1080q;
+ wire_nl_w619w(0) <= NOT altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1047q;
+ PROCESS (clk, reset)
+ BEGIN
+ IF (reset = '1') THEN
+ altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_0_1021q <= '0';
+ altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_10_1141q <= '0';
+ altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_11_1140q <= '0';
+ altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_12_1139q <= '0';
+ altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_13_1138q <= '0';
+ altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_1_1150q <= '0';
+ altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_2_1149q <= '0';
+ altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_3_1148q <= '0';
+ altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_4_1147q <= '0';
+ altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_5_1146q <= '0';
+ altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_6_1145q <= '0';
+ altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_7_1144q <= '0';
+ altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_8_1143q <= '0';
+ altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_9_1142q <= '0';
+ ELSIF (clk = '1' AND clk'event) THEN
+ IF (s_wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_sink_ready_1182_dataout = '1') THEN
+ altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_0_1021q <= (rf_sink_data(58) AND wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o(0));
+ altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_10_1141q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o(10));
+ altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_11_1140q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o(11));
+ altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_12_1139q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o(12));
+ altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_13_1138q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o(13));
+ altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_1_1150q <= (rf_sink_data(59) AND wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o(1));
+ altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_2_1149q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o(2));
+ altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_3_1148q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o(3));
+ altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_4_1147q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o(4));
+ altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_5_1146q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o(5));
+ altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_6_1145q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o(6));
+ altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_7_1144q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o(7));
+ altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_8_1143q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o(8));
+ altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_9_1142q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o(9));
+ END IF;
+ END IF;
+ END PROCESS;
+ wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1029m_dataout <= wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1028_o(3) WHEN s_wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_wideor0_1027_dataout = '1' ELSE wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032_o(3);
+ wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1030m_dataout <= wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1028_o(2) WHEN s_wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_wideor0_1027_dataout = '1' ELSE wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032_o(2);
+ wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1031m_dataout <= wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1028_o(1) WHEN s_wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_wideor0_1027_dataout = '1' ELSE wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032_o(1);
+ wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1033m_dataout <= wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1029m_dataout WHEN altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1045q = '1' ELSE wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032_o(3);
+ wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1034m_dataout <= wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1030m_dataout WHEN altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1045q = '1' ELSE wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032_o(2);
+ wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1035m_dataout <= wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1031m_dataout WHEN altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1045q = '1' ELSE wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032_o(1);
+ wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1038m_dataout <= wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1033m_dataout AND NOT(s_wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1025_dataout);
+ wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1039m_dataout <= wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1034m_dataout AND NOT(s_wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1025_dataout);
+ wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1040m_dataout <= wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1035m_dataout AND NOT(s_wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1025_dataout);
+ wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1094m_dataout <= rf_sink_data(49) WHEN s_wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_13_1138q;
+ wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1095m_dataout <= rf_sink_data(48) WHEN s_wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_12_1139q;
+ wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1096m_dataout <= rf_sink_data(47) WHEN s_wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_11_1140q;
+ wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1097m_dataout <= rf_sink_data(46) WHEN s_wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_10_1141q;
+ wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1098m_dataout <= rf_sink_data(45) WHEN s_wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_9_1142q;
+ wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1099m_dataout <= rf_sink_data(44) WHEN s_wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_8_1143q;
+ wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1100m_dataout <= rf_sink_data(43) WHEN s_wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_7_1144q;
+ wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1101m_dataout <= rf_sink_data(42) WHEN s_wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_6_1145q;
+ wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1102m_dataout <= rf_sink_data(41) WHEN s_wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_5_1146q;
+ wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1103m_dataout <= rf_sink_data(40) WHEN s_wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_4_1147q;
+ wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1104m_dataout <= rf_sink_data(39) WHEN s_wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_3_1148q;
+ wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1105m_dataout <= rf_sink_data(38) WHEN s_wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_2_1149q;
+ wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1106m_dataout <= rf_sink_data(37) WHEN s_wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_1_1150q;
+ wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1107m_dataout <= rf_sink_data(36) WHEN s_wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_0_1021q;
+ wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1024m_dataout <= (s_wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_comb_498_dataout AND (wire_nl_w620w(0) AND wire_nl_w621w(0))) WHEN altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1045q = '1' ELSE (s_wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_comb_498_dataout AND (((NOT rf_sink_data(55)) AND (NOT rf_sink_data(56))) AND rf_sink_data(57)));
+ wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_0_1178m_dataout <= rf_sink_data(36) WHEN s_wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE (altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_0_1021q OR altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_0_1137q);
+ wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_10_1168m_dataout <= rf_sink_data(46) WHEN s_wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE (altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_10_1084q OR altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_10_1141q);
+ wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_11_1167m_dataout <= rf_sink_data(47) WHEN s_wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE (altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_11_1083q OR altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_11_1140q);
+ wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_12_1166m_dataout <= rf_sink_data(48) WHEN s_wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE (altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_12_1082q OR altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_12_1139q);
+ wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_13_1165m_dataout <= rf_sink_data(49) WHEN s_wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE (altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_13_1081q OR altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_13_1138q);
+ wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_1_1177m_dataout <= rf_sink_data(37) WHEN s_wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE (altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_1_1093q OR altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_1_1150q);
+ wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_2_1176m_dataout <= rf_sink_data(38) WHEN s_wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE (altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_2_1092q OR altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_2_1149q);
+ wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_3_1175m_dataout <= rf_sink_data(39) WHEN s_wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE (altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_3_1091q OR altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_3_1148q);
+ wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_4_1174m_dataout <= rf_sink_data(40) WHEN s_wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE (altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_4_1090q OR altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_4_1147q);
+ wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_5_1173m_dataout <= rf_sink_data(41) WHEN s_wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE (altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_5_1089q OR altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_5_1146q);
+ wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_6_1172m_dataout <= rf_sink_data(42) WHEN s_wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE (altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_6_1088q OR altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_6_1145q);
+ wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_7_1171m_dataout <= rf_sink_data(43) WHEN s_wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE (altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_7_1087q OR altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_7_1144q);
+ wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_8_1170m_dataout <= rf_sink_data(44) WHEN s_wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE (altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_8_1086q OR altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_8_1143q);
+ wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_9_1169m_dataout <= rf_sink_data(45) WHEN s_wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE (altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_9_1085q OR altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_9_1142q);
+ wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_0_1017m_dataout <= rf_sink_data(55) WHEN s_wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1080q;
+ wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_1_1016m_dataout <= rf_sink_data(56) WHEN s_wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1047q;
+ wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_2_1015m_dataout <= rf_sink_data(57) WHEN s_wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1046q;
+ wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_0_480m_dataout <= cp_data(55) AND NOT(s_wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_477_dataout);
+ wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_1_479m_dataout <= cp_data(56) AND NOT(s_wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_477_dataout);
+ wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_2_478m_dataout <= cp_data(57) OR s_wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_477_dataout;
+ wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1028_a <= ( altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1046q & altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1047q & altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1080q & "1");
+ wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1028_b <= ( "0" & "1" & "1" & "1");
+ altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1028 : oper_add
+ GENERIC MAP (
+ sgate_representation => 0,
+ width_a => 4,
+ width_b => 4,
+ width_o => 4
+ )
+ PORT MAP (
+ a => wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1028_a,
+ b => wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1028_b,
+ cin => wire_gnd,
+ o => wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1028_o
+ );
+ wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032_a <= ( rf_sink_data(57 DOWNTO 55) & "1");
+ wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032_b <= ( "0" & "1" & "1" & "1");
+ altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032 : oper_add
+ GENERIC MAP (
+ sgate_representation => 0,
+ width_a => 4,
+ width_b => 4,
+ width_o => 4
+ )
+ PORT MAP (
+ a => wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032_a,
+ b => wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032_b,
+ cin => wire_gnd,
+ o => wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032_o
+ );
+ wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_a <= ( wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1094m_dataout & wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1095m_dataout & wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1096m_dataout & wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1097m_dataout & wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1098m_dataout & wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1099m_dataout & wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1100m_dataout & wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1101m_dataout & wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1102m_dataout & wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1103m_dataout
+ & wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1104m_dataout & wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1105m_dataout & wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1106m_dataout & wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1107m_dataout);
+ wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_b <= ( "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "1" & "0" & "0");
+ altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108 : oper_add
+ GENERIC MAP (
+ sgate_representation => 0,
+ width_a => 14,
+ width_b => 14,
+ width_o => 14
+ )
+ PORT MAP (
+ a => wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_a,
+ b => wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_b,
+ cin => wire_gnd,
+ o => wire_altera_merlin_slave_agent_0003_altera_merlin_slave_agent_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o
+ );
+
+ END RTL; --altera_merlin_slave_agent_0003
+--synopsys translate_on
+--VALID FILE
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_slave_agent/altera_merlin_slave_agent_0004.vho b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_slave_agent/altera_merlin_slave_agent_0004.vho
new file mode 100644
index 0000000000..04e3536ff2
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_slave_agent/altera_merlin_slave_agent_0004.vho
@@ -0,0 +1,505 @@
+--IP Functional Simulation Model
+--VERSION_BEGIN 11.1SP2 cbx_mgl 2012:01:25:21:26:09:SJ cbx_simgen 2012:01:25:21:25:27:SJ VERSION_END
+
+
+-- Copyright (C) 1991-2011 Altera Corporation
+-- Your use of Altera Corporation's design tools, logic functions
+-- and other software and tools, and its AMPP partner logic
+-- functions, and any output files from any of the foregoing
+-- (including device programming or simulation files), and any
+-- associated documentation or information are expressly subject
+-- to the terms and conditions of the Altera Program License
+-- Subscription Agreement, Altera MegaCore Function License
+-- Agreement, or other applicable license agreement, including,
+-- without limitation, that your use is for the sole purpose of
+-- programming logic devices manufactured by Altera and sold by
+-- Altera or its authorized distributors. Please refer to the
+-- applicable agreement for further details.
+
+-- You may only use these simulation model output files for simulation
+-- purposes and expressly not for synthesis or any other purposes (in which
+-- event Altera disclaims all warranties of any kind).
+
+
+--synopsys translate_off
+
+ LIBRARY sgate;
+ USE sgate.sgate_pack.all;
+
+--synthesis_resources = lut 32 mux21 44 oper_add 3
+ LIBRARY ieee;
+ USE ieee.std_logic_1164.all;
+
+ ENTITY altera_merlin_slave_agent_0004 IS
+ PORT
+ (
+ clk : IN STD_LOGIC;
+ cp_channel : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
+ cp_data : IN STD_LOGIC_VECTOR (68 DOWNTO 0);
+ cp_endofpacket : IN STD_LOGIC;
+ cp_ready : OUT STD_LOGIC;
+ cp_startofpacket : IN STD_LOGIC;
+ cp_valid : IN STD_LOGIC;
+ m0_address : OUT STD_LOGIC_VECTOR (13 DOWNTO 0);
+ m0_burstcount : OUT STD_LOGIC_VECTOR (2 DOWNTO 0);
+ m0_byteenable : OUT STD_LOGIC_VECTOR (3 DOWNTO 0);
+ m0_debugaccess : OUT STD_LOGIC;
+ m0_lock : OUT STD_LOGIC;
+ m0_read : OUT STD_LOGIC;
+ m0_readdata : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
+ m0_readdatavalid : IN STD_LOGIC;
+ m0_waitrequest : IN STD_LOGIC;
+ m0_write : OUT STD_LOGIC;
+ m0_writedata : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
+ rdata_fifo_sink_data : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
+ rdata_fifo_sink_ready : OUT STD_LOGIC;
+ rdata_fifo_sink_valid : IN STD_LOGIC;
+ rdata_fifo_src_data : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
+ rdata_fifo_src_ready : IN STD_LOGIC;
+ rdata_fifo_src_valid : OUT STD_LOGIC;
+ reset : IN STD_LOGIC;
+ rf_sink_data : IN STD_LOGIC_VECTOR (69 DOWNTO 0);
+ rf_sink_endofpacket : IN STD_LOGIC;
+ rf_sink_ready : OUT STD_LOGIC;
+ rf_sink_startofpacket : IN STD_LOGIC;
+ rf_sink_valid : IN STD_LOGIC;
+ rf_source_data : OUT STD_LOGIC_VECTOR (69 DOWNTO 0);
+ rf_source_endofpacket : OUT STD_LOGIC;
+ rf_source_ready : IN STD_LOGIC;
+ rf_source_startofpacket : OUT STD_LOGIC;
+ rf_source_valid : OUT STD_LOGIC;
+ rp_data : OUT STD_LOGIC_VECTOR (68 DOWNTO 0);
+ rp_endofpacket : OUT STD_LOGIC;
+ rp_ready : IN STD_LOGIC;
+ rp_startofpacket : OUT STD_LOGIC;
+ rp_valid : OUT STD_LOGIC
+ );
+ END altera_merlin_slave_agent_0004;
+
+ ARCHITECTURE RTL OF altera_merlin_slave_agent_0004 IS
+
+ ATTRIBUTE synthesis_clearbox : natural;
+ ATTRIBUTE synthesis_clearbox OF RTL : ARCHITECTURE IS 1;
+ SIGNAL altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_0_1137q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_10_1084q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_11_1083q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_12_1082q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_13_1081q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_1_1093q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_2_1092q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_3_1091q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_4_1090q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_5_1089q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_6_1088q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_7_1087q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_8_1086q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_9_1085q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1045q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1080q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1047q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1046q : STD_LOGIC := '0';
+ SIGNAL wire_nl_w620w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_nl_w329w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_nl_w621w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_nl_w619w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_0_1021q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_10_1141q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_11_1140q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_12_1139q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_13_1138q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_1_1150q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_2_1149q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_3_1148q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_4_1147q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_5_1146q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_6_1145q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_7_1144q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_8_1143q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_9_1142q : STD_LOGIC := '0';
+ SIGNAL wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1029m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1030m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1031m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1033m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1034m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1035m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1038m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1039m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1040m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1094m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1095m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1096m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1097m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1098m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1099m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1100m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1101m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1102m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1103m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1104m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1105m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1106m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1107m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1024m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_0_1178m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_10_1168m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_11_1167m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_12_1166m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_13_1165m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_1_1177m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_2_1176m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_3_1175m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_4_1174m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_5_1173m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_6_1172m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_7_1171m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_8_1170m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_9_1169m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_0_1017m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_1_1016m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_2_1015m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_0_480m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_1_479m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_2_478m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1028_a : STD_LOGIC_VECTOR (3 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1028_b : STD_LOGIC_VECTOR (3 DOWNTO 0);
+ SIGNAL wire_gnd : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1028_o : STD_LOGIC_VECTOR (3 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032_a : STD_LOGIC_VECTOR (3 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032_b : STD_LOGIC_VECTOR (3 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032_o : STD_LOGIC_VECTOR (3 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_a : STD_LOGIC_VECTOR (13 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_b : STD_LOGIC_VECTOR (13 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o : STD_LOGIC_VECTOR (13 DOWNTO 0);
+ SIGNAL wire_w_lg_cp_valid61w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_rf_source_ready62w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range697w743w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range694w696w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range692w693w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range690w691w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range688w689w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range686w687w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range684w685w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range682w683w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range680w681w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range678w679w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range676w677w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range674w675w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range672w673w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range669w671w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_m0_waitrequest598w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_reset613w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w667w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w602w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range300w742w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range302w695w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range305w670w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range291w293w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL s_wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_always0_1026_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_always1_1048_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1025_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_sink_ready_1182_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_wideor0_1027_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_comb_498_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_cp_ready_473_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_local_compressed_read_468_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_local_read_467_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_local_write_466_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_477_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_m0_read_474_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_m0_read_475_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_m0_write_481_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_nonposted_write_endofpacket_471_dataout : STD_LOGIC;
+ SIGNAL s_wire_vcc : STD_LOGIC;
+ SIGNAL wire_w_cp_data_range60w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range697w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range694w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range692w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range690w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range688w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range686w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range684w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range682w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range680w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range678w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range676w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range674w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range672w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range669w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range291w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range292w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range300w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range302w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range305w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ BEGIN
+
+ wire_gnd <= '0';
+ wire_w_lg_cp_valid61w(0) <= cp_valid AND wire_w_cp_data_range60w(0);
+ wire_w_lg_rf_source_ready62w(0) <= rf_source_ready AND wire_w_lg_cp_valid61w(0);
+ wire_w_lg_w_rf_sink_data_range697w743w(0) <= wire_w_rf_sink_data_range697w(0) AND wire_w_lg_w_rf_sink_data_range300w742w(0);
+ wire_w_lg_w_rf_sink_data_range694w696w(0) <= wire_w_rf_sink_data_range694w(0) AND wire_w_lg_w_rf_sink_data_range302w695w(0);
+ wire_w_lg_w_rf_sink_data_range692w693w(0) <= wire_w_rf_sink_data_range692w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range690w691w(0) <= wire_w_rf_sink_data_range690w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range688w689w(0) <= wire_w_rf_sink_data_range688w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range686w687w(0) <= wire_w_rf_sink_data_range686w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range684w685w(0) <= wire_w_rf_sink_data_range684w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range682w683w(0) <= wire_w_rf_sink_data_range682w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range680w681w(0) <= wire_w_rf_sink_data_range680w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range678w679w(0) <= wire_w_rf_sink_data_range678w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range676w677w(0) <= wire_w_rf_sink_data_range676w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range674w675w(0) <= wire_w_rf_sink_data_range674w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range672w673w(0) <= wire_w_rf_sink_data_range672w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range669w671w(0) <= wire_w_rf_sink_data_range669w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_m0_waitrequest598w(0) <= NOT m0_waitrequest;
+ wire_w_lg_reset613w(0) <= NOT reset;
+ wire_w667w(0) <= NOT s_wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1025_dataout;
+ wire_w602w(0) <= NOT s_wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_local_compressed_read_468_dataout;
+ wire_w_lg_w_rf_sink_data_range300w742w(0) <= NOT wire_w_rf_sink_data_range300w(0);
+ wire_w_lg_w_rf_sink_data_range302w695w(0) <= NOT wire_w_rf_sink_data_range302w(0);
+ wire_w_lg_w_rf_sink_data_range305w670w(0) <= NOT wire_w_rf_sink_data_range305w(0);
+ wire_w_lg_w_rf_sink_data_range291w293w(0) <= wire_w_rf_sink_data_range291w(0) OR wire_w_rf_sink_data_range292w(0);
+ cp_ready <= s_wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_cp_ready_473_dataout;
+ m0_address <= ( cp_data(49 DOWNTO 36));
+ m0_burstcount <= ( wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_2_478m_dataout & wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_1_479m_dataout & wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_0_480m_dataout);
+ m0_byteenable <= ( cp_data(35 DOWNTO 32));
+ m0_debugaccess <= cp_data(68);
+ m0_lock <= (wire_w_lg_rf_source_ready62w(0) AND (s_wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_m0_read_475_dataout OR s_wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_m0_write_481_dataout));
+ m0_read <= s_wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_m0_read_475_dataout;
+ m0_write <= s_wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_m0_write_481_dataout;
+ m0_writedata <= ( cp_data(31 DOWNTO 0));
+ rdata_fifo_sink_ready <= ((rp_ready AND rdata_fifo_sink_valid) AND (NOT (rf_sink_valid AND rf_sink_data(69))));
+ rdata_fifo_src_data <= ( m0_readdata(31 DOWNTO 0));
+ rdata_fifo_src_valid <= m0_readdatavalid;
+ rf_sink_ready <= (s_wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1025_dataout AND s_wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_sink_ready_1182_dataout);
+ rf_source_data <= ( s_wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_nonposted_write_endofpacket_471_dataout & cp_data(68 DOWNTO 32) & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0");
+ rf_source_endofpacket <= cp_endofpacket;
+ rf_source_startofpacket <= cp_startofpacket;
+ rf_source_valid <= (s_wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_cp_ready_473_dataout AND (rf_source_ready AND (s_wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_nonposted_write_endofpacket_471_dataout OR s_wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_m0_read_474_dataout)));
+ rp_data <= ( rf_sink_data(68) & rf_sink_data(64 DOWNTO 62) & rf_sink_data(67 DOWNTO 65) & rf_sink_data(61 DOWNTO 58) & wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_2_1015m_dataout & wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_1_1016m_dataout & wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_0_1017m_dataout & rf_sink_data(54) & wire_w_lg_w_rf_sink_data_range291w293w & rf_sink_data(52 DOWNTO 51) & "0" & wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_13_1165m_dataout & wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_12_1166m_dataout & wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_11_1167m_dataout & wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_10_1168m_dataout & wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_9_1169m_dataout & wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_8_1170m_dataout
+ & wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_7_1171m_dataout & wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_6_1172m_dataout & wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_5_1173m_dataout & wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_4_1174m_dataout & wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_3_1175m_dataout & wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_2_1176m_dataout & wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_1_1177m_dataout & wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_0_1178m_dataout & rf_sink_data(35 DOWNTO 32) & rdata_fifo_sink_data(31 DOWNTO 0));
+ rp_endofpacket <= (rf_sink_endofpacket AND s_wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1025_dataout);
+ rp_startofpacket <= (rf_sink_startofpacket AND wire_nl_w329w(0));
+ rp_valid <= (rdata_fifo_sink_valid OR s_wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_comb_498_dataout);
+ s_wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_always0_1026_dataout <= (s_wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_comb_498_dataout AND s_wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_sink_ready_1182_dataout);
+ s_wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_always1_1048_dataout <= (rp_ready AND s_wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout);
+ s_wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout <= (s_wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_comb_498_dataout AND wire_nl_w329w(0));
+ s_wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1025_dataout <= ((NOT rf_sink_data(50)) OR wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1024m_dataout);
+ s_wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_sink_ready_1182_dataout <= (rp_ready AND s_wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_comb_498_dataout);
+ s_wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_wideor0_1027_dataout <= ((altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1046q OR altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1047q) OR altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1080q);
+ s_wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_comb_498_dataout <= (rf_sink_valid AND (rf_sink_data(69) OR rdata_fifo_sink_valid));
+ s_wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_cp_ready_473_dataout <= (wire_w_lg_m0_waitrequest598w(0) AND rf_source_ready);
+ s_wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_local_compressed_read_468_dataout <= (cp_valid AND cp_data(50));
+ s_wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_local_read_467_dataout <= (cp_valid AND cp_data(53));
+ s_wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_local_write_466_dataout <= (cp_valid AND cp_data(52));
+ s_wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_477_dataout <= (s_wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_local_read_467_dataout AND wire_w602w(0));
+ s_wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_m0_read_474_dataout <= (s_wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_local_read_467_dataout OR s_wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_local_compressed_read_468_dataout);
+ s_wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_m0_read_475_dataout <= (rf_source_ready AND s_wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_m0_read_474_dataout);
+ s_wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_m0_write_481_dataout <= (rf_source_ready AND s_wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_local_write_466_dataout);
+ s_wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_nonposted_write_endofpacket_471_dataout <= ((NOT cp_data(51)) AND (cp_endofpacket AND s_wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_local_write_466_dataout));
+ s_wire_vcc <= '1';
+ wire_w_cp_data_range60w(0) <= cp_data(54);
+ wire_w_rf_sink_data_range697w(0) <= rf_sink_data(36);
+ wire_w_rf_sink_data_range694w(0) <= rf_sink_data(37);
+ wire_w_rf_sink_data_range692w(0) <= rf_sink_data(38);
+ wire_w_rf_sink_data_range690w(0) <= rf_sink_data(39);
+ wire_w_rf_sink_data_range688w(0) <= rf_sink_data(40);
+ wire_w_rf_sink_data_range686w(0) <= rf_sink_data(41);
+ wire_w_rf_sink_data_range684w(0) <= rf_sink_data(42);
+ wire_w_rf_sink_data_range682w(0) <= rf_sink_data(43);
+ wire_w_rf_sink_data_range680w(0) <= rf_sink_data(44);
+ wire_w_rf_sink_data_range678w(0) <= rf_sink_data(45);
+ wire_w_rf_sink_data_range676w(0) <= rf_sink_data(46);
+ wire_w_rf_sink_data_range674w(0) <= rf_sink_data(47);
+ wire_w_rf_sink_data_range672w(0) <= rf_sink_data(48);
+ wire_w_rf_sink_data_range669w(0) <= rf_sink_data(49);
+ wire_w_rf_sink_data_range291w(0) <= rf_sink_data(50);
+ wire_w_rf_sink_data_range292w(0) <= rf_sink_data(53);
+ wire_w_rf_sink_data_range300w(0) <= rf_sink_data(58);
+ wire_w_rf_sink_data_range302w(0) <= rf_sink_data(59);
+ wire_w_rf_sink_data_range305w(0) <= rf_sink_data(60);
+ PROCESS (clk, reset)
+ BEGIN
+ IF (reset = '1') THEN
+ altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_0_1137q <= '0';
+ altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_10_1084q <= '0';
+ altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_11_1083q <= '0';
+ altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_12_1082q <= '0';
+ altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_13_1081q <= '0';
+ altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_1_1093q <= '0';
+ altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_2_1092q <= '0';
+ altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_3_1091q <= '0';
+ altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_4_1090q <= '0';
+ altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_5_1089q <= '0';
+ altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_6_1088q <= '0';
+ altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_7_1087q <= '0';
+ altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_8_1086q <= '0';
+ altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_9_1085q <= '0';
+ ELSIF (clk = '1' AND clk'event) THEN
+ IF (s_wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_always1_1048_dataout = '1') THEN
+ altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_0_1137q <= wire_w_lg_w_rf_sink_data_range697w743w(0);
+ altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_10_1084q <= wire_w_lg_w_rf_sink_data_range676w677w(0);
+ altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_11_1083q <= wire_w_lg_w_rf_sink_data_range674w675w(0);
+ altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_12_1082q <= wire_w_lg_w_rf_sink_data_range672w673w(0);
+ altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_13_1081q <= wire_w_lg_w_rf_sink_data_range669w671w(0);
+ altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_1_1093q <= wire_w_lg_w_rf_sink_data_range694w696w(0);
+ altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_2_1092q <= wire_w_lg_w_rf_sink_data_range692w693w(0);
+ altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_3_1091q <= wire_w_lg_w_rf_sink_data_range690w691w(0);
+ altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_4_1090q <= wire_w_lg_w_rf_sink_data_range688w689w(0);
+ altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_5_1089q <= wire_w_lg_w_rf_sink_data_range686w687w(0);
+ altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_6_1088q <= wire_w_lg_w_rf_sink_data_range684w685w(0);
+ altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_7_1087q <= wire_w_lg_w_rf_sink_data_range682w683w(0);
+ altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_8_1086q <= wire_w_lg_w_rf_sink_data_range680w681w(0);
+ altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_9_1085q <= wire_w_lg_w_rf_sink_data_range678w679w(0);
+ END IF;
+ END IF;
+ END PROCESS;
+ PROCESS (clk, reset)
+ BEGIN
+ IF (reset = '1') THEN
+ altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1045q <= '0';
+ altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1080q <= '0';
+ altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1047q <= '0';
+ altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1046q <= '0';
+ ELSIF (clk = '1' AND clk'event) THEN
+ IF (s_wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_always0_1026_dataout = '1') THEN
+ altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1045q <= wire_w667w(0);
+ altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1080q <= wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1040m_dataout;
+ altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1047q <= wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1039m_dataout;
+ altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1046q <= wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1038m_dataout;
+ END IF;
+ END IF;
+ END PROCESS;
+ wire_nl_w620w(0) <= altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1046q AND wire_nl_w619w(0);
+ wire_nl_w329w(0) <= NOT altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1045q;
+ wire_nl_w621w(0) <= NOT altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1080q;
+ wire_nl_w619w(0) <= NOT altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1047q;
+ PROCESS (clk, reset)
+ BEGIN
+ IF (reset = '1') THEN
+ altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_0_1021q <= '0';
+ altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_10_1141q <= '0';
+ altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_11_1140q <= '0';
+ altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_12_1139q <= '0';
+ altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_13_1138q <= '0';
+ altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_1_1150q <= '0';
+ altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_2_1149q <= '0';
+ altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_3_1148q <= '0';
+ altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_4_1147q <= '0';
+ altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_5_1146q <= '0';
+ altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_6_1145q <= '0';
+ altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_7_1144q <= '0';
+ altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_8_1143q <= '0';
+ altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_9_1142q <= '0';
+ ELSIF (clk = '1' AND clk'event) THEN
+ IF (s_wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_sink_ready_1182_dataout = '1') THEN
+ altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_0_1021q <= (rf_sink_data(58) AND wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o(0));
+ altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_10_1141q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o(10));
+ altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_11_1140q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o(11));
+ altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_12_1139q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o(12));
+ altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_13_1138q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o(13));
+ altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_1_1150q <= (rf_sink_data(59) AND wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o(1));
+ altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_2_1149q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o(2));
+ altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_3_1148q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o(3));
+ altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_4_1147q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o(4));
+ altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_5_1146q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o(5));
+ altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_6_1145q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o(6));
+ altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_7_1144q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o(7));
+ altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_8_1143q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o(8));
+ altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_9_1142q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o(9));
+ END IF;
+ END IF;
+ END PROCESS;
+ wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1029m_dataout <= wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1028_o(3) WHEN s_wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_wideor0_1027_dataout = '1' ELSE wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032_o(3);
+ wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1030m_dataout <= wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1028_o(2) WHEN s_wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_wideor0_1027_dataout = '1' ELSE wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032_o(2);
+ wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1031m_dataout <= wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1028_o(1) WHEN s_wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_wideor0_1027_dataout = '1' ELSE wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032_o(1);
+ wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1033m_dataout <= wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1029m_dataout WHEN altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1045q = '1' ELSE wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032_o(3);
+ wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1034m_dataout <= wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1030m_dataout WHEN altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1045q = '1' ELSE wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032_o(2);
+ wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1035m_dataout <= wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1031m_dataout WHEN altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1045q = '1' ELSE wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032_o(1);
+ wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1038m_dataout <= wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1033m_dataout AND NOT(s_wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1025_dataout);
+ wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1039m_dataout <= wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1034m_dataout AND NOT(s_wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1025_dataout);
+ wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1040m_dataout <= wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1035m_dataout AND NOT(s_wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1025_dataout);
+ wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1094m_dataout <= rf_sink_data(49) WHEN s_wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_13_1138q;
+ wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1095m_dataout <= rf_sink_data(48) WHEN s_wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_12_1139q;
+ wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1096m_dataout <= rf_sink_data(47) WHEN s_wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_11_1140q;
+ wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1097m_dataout <= rf_sink_data(46) WHEN s_wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_10_1141q;
+ wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1098m_dataout <= rf_sink_data(45) WHEN s_wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_9_1142q;
+ wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1099m_dataout <= rf_sink_data(44) WHEN s_wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_8_1143q;
+ wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1100m_dataout <= rf_sink_data(43) WHEN s_wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_7_1144q;
+ wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1101m_dataout <= rf_sink_data(42) WHEN s_wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_6_1145q;
+ wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1102m_dataout <= rf_sink_data(41) WHEN s_wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_5_1146q;
+ wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1103m_dataout <= rf_sink_data(40) WHEN s_wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_4_1147q;
+ wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1104m_dataout <= rf_sink_data(39) WHEN s_wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_3_1148q;
+ wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1105m_dataout <= rf_sink_data(38) WHEN s_wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_2_1149q;
+ wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1106m_dataout <= rf_sink_data(37) WHEN s_wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_1_1150q;
+ wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1107m_dataout <= rf_sink_data(36) WHEN s_wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_0_1021q;
+ wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1024m_dataout <= (s_wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_comb_498_dataout AND (wire_nl_w620w(0) AND wire_nl_w621w(0))) WHEN altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1045q = '1' ELSE (s_wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_comb_498_dataout AND (((NOT rf_sink_data(55)) AND (NOT rf_sink_data(56))) AND rf_sink_data(57)));
+ wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_0_1178m_dataout <= rf_sink_data(36) WHEN s_wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE (altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_0_1021q OR altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_0_1137q);
+ wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_10_1168m_dataout <= rf_sink_data(46) WHEN s_wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE (altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_10_1084q OR altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_10_1141q);
+ wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_11_1167m_dataout <= rf_sink_data(47) WHEN s_wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE (altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_11_1083q OR altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_11_1140q);
+ wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_12_1166m_dataout <= rf_sink_data(48) WHEN s_wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE (altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_12_1082q OR altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_12_1139q);
+ wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_13_1165m_dataout <= rf_sink_data(49) WHEN s_wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE (altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_13_1081q OR altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_13_1138q);
+ wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_1_1177m_dataout <= rf_sink_data(37) WHEN s_wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE (altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_1_1093q OR altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_1_1150q);
+ wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_2_1176m_dataout <= rf_sink_data(38) WHEN s_wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE (altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_2_1092q OR altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_2_1149q);
+ wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_3_1175m_dataout <= rf_sink_data(39) WHEN s_wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE (altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_3_1091q OR altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_3_1148q);
+ wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_4_1174m_dataout <= rf_sink_data(40) WHEN s_wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE (altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_4_1090q OR altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_4_1147q);
+ wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_5_1173m_dataout <= rf_sink_data(41) WHEN s_wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE (altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_5_1089q OR altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_5_1146q);
+ wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_6_1172m_dataout <= rf_sink_data(42) WHEN s_wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE (altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_6_1088q OR altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_6_1145q);
+ wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_7_1171m_dataout <= rf_sink_data(43) WHEN s_wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE (altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_7_1087q OR altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_7_1144q);
+ wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_8_1170m_dataout <= rf_sink_data(44) WHEN s_wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE (altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_8_1086q OR altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_8_1143q);
+ wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_9_1169m_dataout <= rf_sink_data(45) WHEN s_wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE (altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_9_1085q OR altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_9_1142q);
+ wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_0_1017m_dataout <= rf_sink_data(55) WHEN s_wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1080q;
+ wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_1_1016m_dataout <= rf_sink_data(56) WHEN s_wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1047q;
+ wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_2_1015m_dataout <= rf_sink_data(57) WHEN s_wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1046q;
+ wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_0_480m_dataout <= cp_data(55) AND NOT(s_wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_477_dataout);
+ wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_1_479m_dataout <= cp_data(56) AND NOT(s_wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_477_dataout);
+ wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_2_478m_dataout <= cp_data(57) OR s_wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_477_dataout;
+ wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1028_a <= ( altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1046q & altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1047q & altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1080q & "1");
+ wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1028_b <= ( "0" & "1" & "1" & "1");
+ altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1028 : oper_add
+ GENERIC MAP (
+ sgate_representation => 0,
+ width_a => 4,
+ width_b => 4,
+ width_o => 4
+ )
+ PORT MAP (
+ a => wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1028_a,
+ b => wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1028_b,
+ cin => wire_gnd,
+ o => wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1028_o
+ );
+ wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032_a <= ( rf_sink_data(57 DOWNTO 55) & "1");
+ wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032_b <= ( "0" & "1" & "1" & "1");
+ altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032 : oper_add
+ GENERIC MAP (
+ sgate_representation => 0,
+ width_a => 4,
+ width_b => 4,
+ width_o => 4
+ )
+ PORT MAP (
+ a => wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032_a,
+ b => wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032_b,
+ cin => wire_gnd,
+ o => wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032_o
+ );
+ wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_a <= ( wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1094m_dataout & wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1095m_dataout & wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1096m_dataout & wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1097m_dataout & wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1098m_dataout & wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1099m_dataout & wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1100m_dataout & wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1101m_dataout & wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1102m_dataout & wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1103m_dataout
+ & wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1104m_dataout & wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1105m_dataout & wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1106m_dataout & wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1107m_dataout);
+ wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_b <= ( "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "1" & "0" & "0");
+ altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108 : oper_add
+ GENERIC MAP (
+ sgate_representation => 0,
+ width_a => 14,
+ width_b => 14,
+ width_o => 14
+ )
+ PORT MAP (
+ a => wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_a,
+ b => wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_b,
+ cin => wire_gnd,
+ o => wire_altera_merlin_slave_agent_0004_altera_merlin_slave_agent_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o
+ );
+
+ END RTL; --altera_merlin_slave_agent_0004
+--synopsys translate_on
+--VALID FILE
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_slave_agent/altera_merlin_slave_agent_0005.vho b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_slave_agent/altera_merlin_slave_agent_0005.vho
new file mode 100644
index 0000000000..ea7be1dac9
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_slave_agent/altera_merlin_slave_agent_0005.vho
@@ -0,0 +1,505 @@
+--IP Functional Simulation Model
+--VERSION_BEGIN 11.1SP2 cbx_mgl 2012:01:25:21:26:09:SJ cbx_simgen 2012:01:25:21:25:27:SJ VERSION_END
+
+
+-- Copyright (C) 1991-2011 Altera Corporation
+-- Your use of Altera Corporation's design tools, logic functions
+-- and other software and tools, and its AMPP partner logic
+-- functions, and any output files from any of the foregoing
+-- (including device programming or simulation files), and any
+-- associated documentation or information are expressly subject
+-- to the terms and conditions of the Altera Program License
+-- Subscription Agreement, Altera MegaCore Function License
+-- Agreement, or other applicable license agreement, including,
+-- without limitation, that your use is for the sole purpose of
+-- programming logic devices manufactured by Altera and sold by
+-- Altera or its authorized distributors. Please refer to the
+-- applicable agreement for further details.
+
+-- You may only use these simulation model output files for simulation
+-- purposes and expressly not for synthesis or any other purposes (in which
+-- event Altera disclaims all warranties of any kind).
+
+
+--synopsys translate_off
+
+ LIBRARY sgate;
+ USE sgate.sgate_pack.all;
+
+--synthesis_resources = lut 32 mux21 44 oper_add 3
+ LIBRARY ieee;
+ USE ieee.std_logic_1164.all;
+
+ ENTITY altera_merlin_slave_agent_0005 IS
+ PORT
+ (
+ clk : IN STD_LOGIC;
+ cp_channel : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
+ cp_data : IN STD_LOGIC_VECTOR (68 DOWNTO 0);
+ cp_endofpacket : IN STD_LOGIC;
+ cp_ready : OUT STD_LOGIC;
+ cp_startofpacket : IN STD_LOGIC;
+ cp_valid : IN STD_LOGIC;
+ m0_address : OUT STD_LOGIC_VECTOR (13 DOWNTO 0);
+ m0_burstcount : OUT STD_LOGIC_VECTOR (2 DOWNTO 0);
+ m0_byteenable : OUT STD_LOGIC_VECTOR (3 DOWNTO 0);
+ m0_debugaccess : OUT STD_LOGIC;
+ m0_lock : OUT STD_LOGIC;
+ m0_read : OUT STD_LOGIC;
+ m0_readdata : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
+ m0_readdatavalid : IN STD_LOGIC;
+ m0_waitrequest : IN STD_LOGIC;
+ m0_write : OUT STD_LOGIC;
+ m0_writedata : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
+ rdata_fifo_sink_data : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
+ rdata_fifo_sink_ready : OUT STD_LOGIC;
+ rdata_fifo_sink_valid : IN STD_LOGIC;
+ rdata_fifo_src_data : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
+ rdata_fifo_src_ready : IN STD_LOGIC;
+ rdata_fifo_src_valid : OUT STD_LOGIC;
+ reset : IN STD_LOGIC;
+ rf_sink_data : IN STD_LOGIC_VECTOR (69 DOWNTO 0);
+ rf_sink_endofpacket : IN STD_LOGIC;
+ rf_sink_ready : OUT STD_LOGIC;
+ rf_sink_startofpacket : IN STD_LOGIC;
+ rf_sink_valid : IN STD_LOGIC;
+ rf_source_data : OUT STD_LOGIC_VECTOR (69 DOWNTO 0);
+ rf_source_endofpacket : OUT STD_LOGIC;
+ rf_source_ready : IN STD_LOGIC;
+ rf_source_startofpacket : OUT STD_LOGIC;
+ rf_source_valid : OUT STD_LOGIC;
+ rp_data : OUT STD_LOGIC_VECTOR (68 DOWNTO 0);
+ rp_endofpacket : OUT STD_LOGIC;
+ rp_ready : IN STD_LOGIC;
+ rp_startofpacket : OUT STD_LOGIC;
+ rp_valid : OUT STD_LOGIC
+ );
+ END altera_merlin_slave_agent_0005;
+
+ ARCHITECTURE RTL OF altera_merlin_slave_agent_0005 IS
+
+ ATTRIBUTE synthesis_clearbox : natural;
+ ATTRIBUTE synthesis_clearbox OF RTL : ARCHITECTURE IS 1;
+ SIGNAL altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_0_1137q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_10_1084q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_11_1083q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_12_1082q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_13_1081q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_1_1093q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_2_1092q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_3_1091q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_4_1090q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_5_1089q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_6_1088q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_7_1087q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_8_1086q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_9_1085q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1045q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1080q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1047q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1046q : STD_LOGIC := '0';
+ SIGNAL wire_nl_w620w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_nl_w329w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_nl_w621w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_nl_w619w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_0_1021q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_10_1141q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_11_1140q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_12_1139q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_13_1138q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_1_1150q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_2_1149q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_3_1148q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_4_1147q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_5_1146q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_6_1145q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_7_1144q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_8_1143q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_9_1142q : STD_LOGIC := '0';
+ SIGNAL wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1029m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1030m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1031m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1033m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1034m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1035m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1038m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1039m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1040m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1094m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1095m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1096m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1097m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1098m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1099m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1100m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1101m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1102m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1103m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1104m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1105m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1106m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1107m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1024m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_0_1178m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_10_1168m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_11_1167m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_12_1166m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_13_1165m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_1_1177m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_2_1176m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_3_1175m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_4_1174m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_5_1173m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_6_1172m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_7_1171m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_8_1170m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_9_1169m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_0_1017m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_1_1016m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_2_1015m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_0_480m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_1_479m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_2_478m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1028_a : STD_LOGIC_VECTOR (3 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1028_b : STD_LOGIC_VECTOR (3 DOWNTO 0);
+ SIGNAL wire_gnd : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1028_o : STD_LOGIC_VECTOR (3 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032_a : STD_LOGIC_VECTOR (3 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032_b : STD_LOGIC_VECTOR (3 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032_o : STD_LOGIC_VECTOR (3 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_a : STD_LOGIC_VECTOR (13 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_b : STD_LOGIC_VECTOR (13 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o : STD_LOGIC_VECTOR (13 DOWNTO 0);
+ SIGNAL wire_w_lg_cp_valid61w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_rf_source_ready62w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range697w743w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range694w696w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range692w693w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range690w691w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range688w689w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range686w687w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range684w685w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range682w683w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range680w681w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range678w679w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range676w677w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range674w675w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range672w673w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range669w671w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_m0_waitrequest598w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_reset613w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w667w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w602w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range300w742w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range302w695w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range305w670w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range291w293w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL s_wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_always0_1026_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_always1_1048_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1025_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_sink_ready_1182_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_wideor0_1027_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_comb_498_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_cp_ready_473_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_local_compressed_read_468_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_local_read_467_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_local_write_466_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_477_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_m0_read_474_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_m0_read_475_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_m0_write_481_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_nonposted_write_endofpacket_471_dataout : STD_LOGIC;
+ SIGNAL s_wire_vcc : STD_LOGIC;
+ SIGNAL wire_w_cp_data_range60w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range697w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range694w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range692w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range690w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range688w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range686w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range684w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range682w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range680w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range678w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range676w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range674w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range672w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range669w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range291w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range292w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range300w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range302w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range305w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ BEGIN
+
+ wire_gnd <= '0';
+ wire_w_lg_cp_valid61w(0) <= cp_valid AND wire_w_cp_data_range60w(0);
+ wire_w_lg_rf_source_ready62w(0) <= rf_source_ready AND wire_w_lg_cp_valid61w(0);
+ wire_w_lg_w_rf_sink_data_range697w743w(0) <= wire_w_rf_sink_data_range697w(0) AND wire_w_lg_w_rf_sink_data_range300w742w(0);
+ wire_w_lg_w_rf_sink_data_range694w696w(0) <= wire_w_rf_sink_data_range694w(0) AND wire_w_lg_w_rf_sink_data_range302w695w(0);
+ wire_w_lg_w_rf_sink_data_range692w693w(0) <= wire_w_rf_sink_data_range692w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range690w691w(0) <= wire_w_rf_sink_data_range690w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range688w689w(0) <= wire_w_rf_sink_data_range688w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range686w687w(0) <= wire_w_rf_sink_data_range686w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range684w685w(0) <= wire_w_rf_sink_data_range684w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range682w683w(0) <= wire_w_rf_sink_data_range682w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range680w681w(0) <= wire_w_rf_sink_data_range680w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range678w679w(0) <= wire_w_rf_sink_data_range678w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range676w677w(0) <= wire_w_rf_sink_data_range676w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range674w675w(0) <= wire_w_rf_sink_data_range674w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range672w673w(0) <= wire_w_rf_sink_data_range672w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range669w671w(0) <= wire_w_rf_sink_data_range669w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_m0_waitrequest598w(0) <= NOT m0_waitrequest;
+ wire_w_lg_reset613w(0) <= NOT reset;
+ wire_w667w(0) <= NOT s_wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1025_dataout;
+ wire_w602w(0) <= NOT s_wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_local_compressed_read_468_dataout;
+ wire_w_lg_w_rf_sink_data_range300w742w(0) <= NOT wire_w_rf_sink_data_range300w(0);
+ wire_w_lg_w_rf_sink_data_range302w695w(0) <= NOT wire_w_rf_sink_data_range302w(0);
+ wire_w_lg_w_rf_sink_data_range305w670w(0) <= NOT wire_w_rf_sink_data_range305w(0);
+ wire_w_lg_w_rf_sink_data_range291w293w(0) <= wire_w_rf_sink_data_range291w(0) OR wire_w_rf_sink_data_range292w(0);
+ cp_ready <= s_wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_cp_ready_473_dataout;
+ m0_address <= ( cp_data(49 DOWNTO 36));
+ m0_burstcount <= ( wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_2_478m_dataout & wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_1_479m_dataout & wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_0_480m_dataout);
+ m0_byteenable <= ( cp_data(35 DOWNTO 32));
+ m0_debugaccess <= cp_data(68);
+ m0_lock <= (wire_w_lg_rf_source_ready62w(0) AND (s_wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_m0_read_475_dataout OR s_wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_m0_write_481_dataout));
+ m0_read <= s_wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_m0_read_475_dataout;
+ m0_write <= s_wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_m0_write_481_dataout;
+ m0_writedata <= ( cp_data(31 DOWNTO 0));
+ rdata_fifo_sink_ready <= ((rp_ready AND rdata_fifo_sink_valid) AND (NOT (rf_sink_valid AND rf_sink_data(69))));
+ rdata_fifo_src_data <= ( m0_readdata(31 DOWNTO 0));
+ rdata_fifo_src_valid <= m0_readdatavalid;
+ rf_sink_ready <= (s_wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1025_dataout AND s_wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_sink_ready_1182_dataout);
+ rf_source_data <= ( s_wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_nonposted_write_endofpacket_471_dataout & cp_data(68 DOWNTO 32) & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0");
+ rf_source_endofpacket <= cp_endofpacket;
+ rf_source_startofpacket <= cp_startofpacket;
+ rf_source_valid <= (s_wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_cp_ready_473_dataout AND (rf_source_ready AND (s_wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_nonposted_write_endofpacket_471_dataout OR s_wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_m0_read_474_dataout)));
+ rp_data <= ( rf_sink_data(68) & rf_sink_data(64 DOWNTO 62) & rf_sink_data(67 DOWNTO 65) & rf_sink_data(61 DOWNTO 58) & wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_2_1015m_dataout & wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_1_1016m_dataout & wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_0_1017m_dataout & rf_sink_data(54) & wire_w_lg_w_rf_sink_data_range291w293w & rf_sink_data(52 DOWNTO 51) & "0" & wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_13_1165m_dataout & wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_12_1166m_dataout & wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_11_1167m_dataout & wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_10_1168m_dataout & wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_9_1169m_dataout & wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_8_1170m_dataout
+ & wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_7_1171m_dataout & wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_6_1172m_dataout & wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_5_1173m_dataout & wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_4_1174m_dataout & wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_3_1175m_dataout & wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_2_1176m_dataout & wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_1_1177m_dataout & wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_0_1178m_dataout & rf_sink_data(35 DOWNTO 32) & rdata_fifo_sink_data(31 DOWNTO 0));
+ rp_endofpacket <= (rf_sink_endofpacket AND s_wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1025_dataout);
+ rp_startofpacket <= (rf_sink_startofpacket AND wire_nl_w329w(0));
+ rp_valid <= (rdata_fifo_sink_valid OR s_wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_comb_498_dataout);
+ s_wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_always0_1026_dataout <= (s_wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_comb_498_dataout AND s_wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_sink_ready_1182_dataout);
+ s_wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_always1_1048_dataout <= (rp_ready AND s_wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout);
+ s_wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout <= (s_wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_comb_498_dataout AND wire_nl_w329w(0));
+ s_wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1025_dataout <= ((NOT rf_sink_data(50)) OR wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1024m_dataout);
+ s_wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_sink_ready_1182_dataout <= (rp_ready AND s_wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_comb_498_dataout);
+ s_wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_wideor0_1027_dataout <= ((altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1046q OR altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1047q) OR altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1080q);
+ s_wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_comb_498_dataout <= (rf_sink_valid AND (rf_sink_data(69) OR rdata_fifo_sink_valid));
+ s_wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_cp_ready_473_dataout <= (wire_w_lg_m0_waitrequest598w(0) AND rf_source_ready);
+ s_wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_local_compressed_read_468_dataout <= (cp_valid AND cp_data(50));
+ s_wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_local_read_467_dataout <= (cp_valid AND cp_data(53));
+ s_wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_local_write_466_dataout <= (cp_valid AND cp_data(52));
+ s_wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_477_dataout <= (s_wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_local_read_467_dataout AND wire_w602w(0));
+ s_wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_m0_read_474_dataout <= (s_wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_local_read_467_dataout OR s_wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_local_compressed_read_468_dataout);
+ s_wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_m0_read_475_dataout <= (rf_source_ready AND s_wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_m0_read_474_dataout);
+ s_wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_m0_write_481_dataout <= (rf_source_ready AND s_wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_local_write_466_dataout);
+ s_wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_nonposted_write_endofpacket_471_dataout <= ((NOT cp_data(51)) AND (cp_endofpacket AND s_wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_local_write_466_dataout));
+ s_wire_vcc <= '1';
+ wire_w_cp_data_range60w(0) <= cp_data(54);
+ wire_w_rf_sink_data_range697w(0) <= rf_sink_data(36);
+ wire_w_rf_sink_data_range694w(0) <= rf_sink_data(37);
+ wire_w_rf_sink_data_range692w(0) <= rf_sink_data(38);
+ wire_w_rf_sink_data_range690w(0) <= rf_sink_data(39);
+ wire_w_rf_sink_data_range688w(0) <= rf_sink_data(40);
+ wire_w_rf_sink_data_range686w(0) <= rf_sink_data(41);
+ wire_w_rf_sink_data_range684w(0) <= rf_sink_data(42);
+ wire_w_rf_sink_data_range682w(0) <= rf_sink_data(43);
+ wire_w_rf_sink_data_range680w(0) <= rf_sink_data(44);
+ wire_w_rf_sink_data_range678w(0) <= rf_sink_data(45);
+ wire_w_rf_sink_data_range676w(0) <= rf_sink_data(46);
+ wire_w_rf_sink_data_range674w(0) <= rf_sink_data(47);
+ wire_w_rf_sink_data_range672w(0) <= rf_sink_data(48);
+ wire_w_rf_sink_data_range669w(0) <= rf_sink_data(49);
+ wire_w_rf_sink_data_range291w(0) <= rf_sink_data(50);
+ wire_w_rf_sink_data_range292w(0) <= rf_sink_data(53);
+ wire_w_rf_sink_data_range300w(0) <= rf_sink_data(58);
+ wire_w_rf_sink_data_range302w(0) <= rf_sink_data(59);
+ wire_w_rf_sink_data_range305w(0) <= rf_sink_data(60);
+ PROCESS (clk, reset)
+ BEGIN
+ IF (reset = '1') THEN
+ altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_0_1137q <= '0';
+ altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_10_1084q <= '0';
+ altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_11_1083q <= '0';
+ altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_12_1082q <= '0';
+ altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_13_1081q <= '0';
+ altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_1_1093q <= '0';
+ altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_2_1092q <= '0';
+ altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_3_1091q <= '0';
+ altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_4_1090q <= '0';
+ altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_5_1089q <= '0';
+ altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_6_1088q <= '0';
+ altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_7_1087q <= '0';
+ altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_8_1086q <= '0';
+ altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_9_1085q <= '0';
+ ELSIF (clk = '1' AND clk'event) THEN
+ IF (s_wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_always1_1048_dataout = '1') THEN
+ altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_0_1137q <= wire_w_lg_w_rf_sink_data_range697w743w(0);
+ altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_10_1084q <= wire_w_lg_w_rf_sink_data_range676w677w(0);
+ altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_11_1083q <= wire_w_lg_w_rf_sink_data_range674w675w(0);
+ altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_12_1082q <= wire_w_lg_w_rf_sink_data_range672w673w(0);
+ altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_13_1081q <= wire_w_lg_w_rf_sink_data_range669w671w(0);
+ altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_1_1093q <= wire_w_lg_w_rf_sink_data_range694w696w(0);
+ altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_2_1092q <= wire_w_lg_w_rf_sink_data_range692w693w(0);
+ altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_3_1091q <= wire_w_lg_w_rf_sink_data_range690w691w(0);
+ altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_4_1090q <= wire_w_lg_w_rf_sink_data_range688w689w(0);
+ altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_5_1089q <= wire_w_lg_w_rf_sink_data_range686w687w(0);
+ altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_6_1088q <= wire_w_lg_w_rf_sink_data_range684w685w(0);
+ altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_7_1087q <= wire_w_lg_w_rf_sink_data_range682w683w(0);
+ altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_8_1086q <= wire_w_lg_w_rf_sink_data_range680w681w(0);
+ altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_9_1085q <= wire_w_lg_w_rf_sink_data_range678w679w(0);
+ END IF;
+ END IF;
+ END PROCESS;
+ PROCESS (clk, reset)
+ BEGIN
+ IF (reset = '1') THEN
+ altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1045q <= '0';
+ altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1080q <= '0';
+ altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1047q <= '0';
+ altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1046q <= '0';
+ ELSIF (clk = '1' AND clk'event) THEN
+ IF (s_wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_always0_1026_dataout = '1') THEN
+ altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1045q <= wire_w667w(0);
+ altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1080q <= wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1040m_dataout;
+ altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1047q <= wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1039m_dataout;
+ altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1046q <= wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1038m_dataout;
+ END IF;
+ END IF;
+ END PROCESS;
+ wire_nl_w620w(0) <= altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1046q AND wire_nl_w619w(0);
+ wire_nl_w329w(0) <= NOT altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1045q;
+ wire_nl_w621w(0) <= NOT altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1080q;
+ wire_nl_w619w(0) <= NOT altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1047q;
+ PROCESS (clk, reset)
+ BEGIN
+ IF (reset = '1') THEN
+ altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_0_1021q <= '0';
+ altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_10_1141q <= '0';
+ altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_11_1140q <= '0';
+ altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_12_1139q <= '0';
+ altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_13_1138q <= '0';
+ altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_1_1150q <= '0';
+ altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_2_1149q <= '0';
+ altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_3_1148q <= '0';
+ altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_4_1147q <= '0';
+ altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_5_1146q <= '0';
+ altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_6_1145q <= '0';
+ altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_7_1144q <= '0';
+ altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_8_1143q <= '0';
+ altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_9_1142q <= '0';
+ ELSIF (clk = '1' AND clk'event) THEN
+ IF (s_wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_sink_ready_1182_dataout = '1') THEN
+ altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_0_1021q <= (rf_sink_data(58) AND wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o(0));
+ altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_10_1141q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o(10));
+ altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_11_1140q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o(11));
+ altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_12_1139q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o(12));
+ altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_13_1138q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o(13));
+ altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_1_1150q <= (rf_sink_data(59) AND wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o(1));
+ altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_2_1149q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o(2));
+ altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_3_1148q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o(3));
+ altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_4_1147q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o(4));
+ altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_5_1146q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o(5));
+ altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_6_1145q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o(6));
+ altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_7_1144q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o(7));
+ altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_8_1143q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o(8));
+ altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_9_1142q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o(9));
+ END IF;
+ END IF;
+ END PROCESS;
+ wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1029m_dataout <= wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1028_o(3) WHEN s_wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_wideor0_1027_dataout = '1' ELSE wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032_o(3);
+ wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1030m_dataout <= wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1028_o(2) WHEN s_wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_wideor0_1027_dataout = '1' ELSE wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032_o(2);
+ wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1031m_dataout <= wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1028_o(1) WHEN s_wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_wideor0_1027_dataout = '1' ELSE wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032_o(1);
+ wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1033m_dataout <= wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1029m_dataout WHEN altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1045q = '1' ELSE wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032_o(3);
+ wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1034m_dataout <= wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1030m_dataout WHEN altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1045q = '1' ELSE wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032_o(2);
+ wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1035m_dataout <= wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1031m_dataout WHEN altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1045q = '1' ELSE wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032_o(1);
+ wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1038m_dataout <= wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1033m_dataout AND NOT(s_wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1025_dataout);
+ wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1039m_dataout <= wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1034m_dataout AND NOT(s_wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1025_dataout);
+ wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1040m_dataout <= wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1035m_dataout AND NOT(s_wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1025_dataout);
+ wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1094m_dataout <= rf_sink_data(49) WHEN s_wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_13_1138q;
+ wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1095m_dataout <= rf_sink_data(48) WHEN s_wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_12_1139q;
+ wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1096m_dataout <= rf_sink_data(47) WHEN s_wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_11_1140q;
+ wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1097m_dataout <= rf_sink_data(46) WHEN s_wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_10_1141q;
+ wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1098m_dataout <= rf_sink_data(45) WHEN s_wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_9_1142q;
+ wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1099m_dataout <= rf_sink_data(44) WHEN s_wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_8_1143q;
+ wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1100m_dataout <= rf_sink_data(43) WHEN s_wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_7_1144q;
+ wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1101m_dataout <= rf_sink_data(42) WHEN s_wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_6_1145q;
+ wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1102m_dataout <= rf_sink_data(41) WHEN s_wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_5_1146q;
+ wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1103m_dataout <= rf_sink_data(40) WHEN s_wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_4_1147q;
+ wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1104m_dataout <= rf_sink_data(39) WHEN s_wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_3_1148q;
+ wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1105m_dataout <= rf_sink_data(38) WHEN s_wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_2_1149q;
+ wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1106m_dataout <= rf_sink_data(37) WHEN s_wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_1_1150q;
+ wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1107m_dataout <= rf_sink_data(36) WHEN s_wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_0_1021q;
+ wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1024m_dataout <= (s_wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_comb_498_dataout AND (wire_nl_w620w(0) AND wire_nl_w621w(0))) WHEN altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1045q = '1' ELSE (s_wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_comb_498_dataout AND (((NOT rf_sink_data(55)) AND (NOT rf_sink_data(56))) AND rf_sink_data(57)));
+ wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_0_1178m_dataout <= rf_sink_data(36) WHEN s_wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE (altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_0_1021q OR altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_0_1137q);
+ wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_10_1168m_dataout <= rf_sink_data(46) WHEN s_wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE (altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_10_1084q OR altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_10_1141q);
+ wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_11_1167m_dataout <= rf_sink_data(47) WHEN s_wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE (altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_11_1083q OR altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_11_1140q);
+ wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_12_1166m_dataout <= rf_sink_data(48) WHEN s_wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE (altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_12_1082q OR altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_12_1139q);
+ wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_13_1165m_dataout <= rf_sink_data(49) WHEN s_wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE (altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_13_1081q OR altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_13_1138q);
+ wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_1_1177m_dataout <= rf_sink_data(37) WHEN s_wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE (altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_1_1093q OR altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_1_1150q);
+ wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_2_1176m_dataout <= rf_sink_data(38) WHEN s_wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE (altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_2_1092q OR altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_2_1149q);
+ wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_3_1175m_dataout <= rf_sink_data(39) WHEN s_wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE (altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_3_1091q OR altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_3_1148q);
+ wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_4_1174m_dataout <= rf_sink_data(40) WHEN s_wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE (altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_4_1090q OR altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_4_1147q);
+ wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_5_1173m_dataout <= rf_sink_data(41) WHEN s_wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE (altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_5_1089q OR altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_5_1146q);
+ wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_6_1172m_dataout <= rf_sink_data(42) WHEN s_wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE (altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_6_1088q OR altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_6_1145q);
+ wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_7_1171m_dataout <= rf_sink_data(43) WHEN s_wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE (altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_7_1087q OR altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_7_1144q);
+ wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_8_1170m_dataout <= rf_sink_data(44) WHEN s_wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE (altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_8_1086q OR altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_8_1143q);
+ wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_9_1169m_dataout <= rf_sink_data(45) WHEN s_wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE (altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_9_1085q OR altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_9_1142q);
+ wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_0_1017m_dataout <= rf_sink_data(55) WHEN s_wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1080q;
+ wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_1_1016m_dataout <= rf_sink_data(56) WHEN s_wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1047q;
+ wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_2_1015m_dataout <= rf_sink_data(57) WHEN s_wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1046q;
+ wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_0_480m_dataout <= cp_data(55) AND NOT(s_wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_477_dataout);
+ wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_1_479m_dataout <= cp_data(56) AND NOT(s_wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_477_dataout);
+ wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_2_478m_dataout <= cp_data(57) OR s_wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_477_dataout;
+ wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1028_a <= ( altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1046q & altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1047q & altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1080q & "1");
+ wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1028_b <= ( "0" & "1" & "1" & "1");
+ altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1028 : oper_add
+ GENERIC MAP (
+ sgate_representation => 0,
+ width_a => 4,
+ width_b => 4,
+ width_o => 4
+ )
+ PORT MAP (
+ a => wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1028_a,
+ b => wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1028_b,
+ cin => wire_gnd,
+ o => wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1028_o
+ );
+ wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032_a <= ( rf_sink_data(57 DOWNTO 55) & "1");
+ wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032_b <= ( "0" & "1" & "1" & "1");
+ altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032 : oper_add
+ GENERIC MAP (
+ sgate_representation => 0,
+ width_a => 4,
+ width_b => 4,
+ width_o => 4
+ )
+ PORT MAP (
+ a => wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032_a,
+ b => wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032_b,
+ cin => wire_gnd,
+ o => wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032_o
+ );
+ wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_a <= ( wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1094m_dataout & wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1095m_dataout & wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1096m_dataout & wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1097m_dataout & wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1098m_dataout & wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1099m_dataout & wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1100m_dataout & wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1101m_dataout & wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1102m_dataout & wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1103m_dataout
+ & wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1104m_dataout & wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1105m_dataout & wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1106m_dataout & wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1107m_dataout);
+ wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_b <= ( "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "1" & "0" & "0");
+ altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108 : oper_add
+ GENERIC MAP (
+ sgate_representation => 0,
+ width_a => 14,
+ width_b => 14,
+ width_o => 14
+ )
+ PORT MAP (
+ a => wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_a,
+ b => wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_b,
+ cin => wire_gnd,
+ o => wire_altera_merlin_slave_agent_0005_altera_merlin_slave_agent_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o
+ );
+
+ END RTL; --altera_merlin_slave_agent_0005
+--synopsys translate_on
+--VALID FILE
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_slave_agent/altera_merlin_slave_agent_0006.vho b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_slave_agent/altera_merlin_slave_agent_0006.vho
new file mode 100644
index 0000000000..8e6f67ab87
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_slave_agent/altera_merlin_slave_agent_0006.vho
@@ -0,0 +1,505 @@
+--IP Functional Simulation Model
+--VERSION_BEGIN 11.1SP2 cbx_mgl 2012:01:25:21:26:09:SJ cbx_simgen 2012:01:25:21:25:27:SJ VERSION_END
+
+
+-- Copyright (C) 1991-2011 Altera Corporation
+-- Your use of Altera Corporation's design tools, logic functions
+-- and other software and tools, and its AMPP partner logic
+-- functions, and any output files from any of the foregoing
+-- (including device programming or simulation files), and any
+-- associated documentation or information are expressly subject
+-- to the terms and conditions of the Altera Program License
+-- Subscription Agreement, Altera MegaCore Function License
+-- Agreement, or other applicable license agreement, including,
+-- without limitation, that your use is for the sole purpose of
+-- programming logic devices manufactured by Altera and sold by
+-- Altera or its authorized distributors. Please refer to the
+-- applicable agreement for further details.
+
+-- You may only use these simulation model output files for simulation
+-- purposes and expressly not for synthesis or any other purposes (in which
+-- event Altera disclaims all warranties of any kind).
+
+
+--synopsys translate_off
+
+ LIBRARY sgate;
+ USE sgate.sgate_pack.all;
+
+--synthesis_resources = lut 32 mux21 44 oper_add 3
+ LIBRARY ieee;
+ USE ieee.std_logic_1164.all;
+
+ ENTITY altera_merlin_slave_agent_0006 IS
+ PORT
+ (
+ clk : IN STD_LOGIC;
+ cp_channel : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
+ cp_data : IN STD_LOGIC_VECTOR (68 DOWNTO 0);
+ cp_endofpacket : IN STD_LOGIC;
+ cp_ready : OUT STD_LOGIC;
+ cp_startofpacket : IN STD_LOGIC;
+ cp_valid : IN STD_LOGIC;
+ m0_address : OUT STD_LOGIC_VECTOR (13 DOWNTO 0);
+ m0_burstcount : OUT STD_LOGIC_VECTOR (2 DOWNTO 0);
+ m0_byteenable : OUT STD_LOGIC_VECTOR (3 DOWNTO 0);
+ m0_debugaccess : OUT STD_LOGIC;
+ m0_lock : OUT STD_LOGIC;
+ m0_read : OUT STD_LOGIC;
+ m0_readdata : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
+ m0_readdatavalid : IN STD_LOGIC;
+ m0_waitrequest : IN STD_LOGIC;
+ m0_write : OUT STD_LOGIC;
+ m0_writedata : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
+ rdata_fifo_sink_data : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
+ rdata_fifo_sink_ready : OUT STD_LOGIC;
+ rdata_fifo_sink_valid : IN STD_LOGIC;
+ rdata_fifo_src_data : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
+ rdata_fifo_src_ready : IN STD_LOGIC;
+ rdata_fifo_src_valid : OUT STD_LOGIC;
+ reset : IN STD_LOGIC;
+ rf_sink_data : IN STD_LOGIC_VECTOR (69 DOWNTO 0);
+ rf_sink_endofpacket : IN STD_LOGIC;
+ rf_sink_ready : OUT STD_LOGIC;
+ rf_sink_startofpacket : IN STD_LOGIC;
+ rf_sink_valid : IN STD_LOGIC;
+ rf_source_data : OUT STD_LOGIC_VECTOR (69 DOWNTO 0);
+ rf_source_endofpacket : OUT STD_LOGIC;
+ rf_source_ready : IN STD_LOGIC;
+ rf_source_startofpacket : OUT STD_LOGIC;
+ rf_source_valid : OUT STD_LOGIC;
+ rp_data : OUT STD_LOGIC_VECTOR (68 DOWNTO 0);
+ rp_endofpacket : OUT STD_LOGIC;
+ rp_ready : IN STD_LOGIC;
+ rp_startofpacket : OUT STD_LOGIC;
+ rp_valid : OUT STD_LOGIC
+ );
+ END altera_merlin_slave_agent_0006;
+
+ ARCHITECTURE RTL OF altera_merlin_slave_agent_0006 IS
+
+ ATTRIBUTE synthesis_clearbox : natural;
+ ATTRIBUTE synthesis_clearbox OF RTL : ARCHITECTURE IS 1;
+ SIGNAL altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_0_1137q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_10_1084q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_11_1083q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_12_1082q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_13_1081q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_1_1093q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_2_1092q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_3_1091q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_4_1090q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_5_1089q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_6_1088q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_7_1087q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_8_1086q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_9_1085q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1045q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1080q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1047q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1046q : STD_LOGIC := '0';
+ SIGNAL wire_nl_w620w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_nl_w329w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_nl_w621w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_nl_w619w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_0_1021q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_10_1141q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_11_1140q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_12_1139q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_13_1138q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_1_1150q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_2_1149q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_3_1148q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_4_1147q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_5_1146q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_6_1145q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_7_1144q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_8_1143q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_9_1142q : STD_LOGIC := '0';
+ SIGNAL wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1029m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1030m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1031m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1033m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1034m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1035m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1038m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1039m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1040m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1094m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1095m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1096m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1097m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1098m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1099m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1100m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1101m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1102m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1103m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1104m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1105m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1106m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1107m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1024m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_0_1178m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_10_1168m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_11_1167m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_12_1166m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_13_1165m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_1_1177m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_2_1176m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_3_1175m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_4_1174m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_5_1173m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_6_1172m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_7_1171m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_8_1170m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_9_1169m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_0_1017m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_1_1016m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_2_1015m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_0_480m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_1_479m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_2_478m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1028_a : STD_LOGIC_VECTOR (3 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1028_b : STD_LOGIC_VECTOR (3 DOWNTO 0);
+ SIGNAL wire_gnd : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1028_o : STD_LOGIC_VECTOR (3 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032_a : STD_LOGIC_VECTOR (3 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032_b : STD_LOGIC_VECTOR (3 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032_o : STD_LOGIC_VECTOR (3 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_a : STD_LOGIC_VECTOR (13 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_b : STD_LOGIC_VECTOR (13 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o : STD_LOGIC_VECTOR (13 DOWNTO 0);
+ SIGNAL wire_w_lg_cp_valid61w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_rf_source_ready62w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range697w743w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range694w696w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range692w693w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range690w691w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range688w689w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range686w687w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range684w685w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range682w683w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range680w681w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range678w679w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range676w677w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range674w675w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range672w673w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range669w671w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_m0_waitrequest598w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_reset613w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w667w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w602w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range300w742w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range302w695w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range305w670w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range291w293w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL s_wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_always0_1026_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_always1_1048_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1025_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_sink_ready_1182_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_wideor0_1027_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_comb_498_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_cp_ready_473_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_local_compressed_read_468_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_local_read_467_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_local_write_466_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_477_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_m0_read_474_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_m0_read_475_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_m0_write_481_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_nonposted_write_endofpacket_471_dataout : STD_LOGIC;
+ SIGNAL s_wire_vcc : STD_LOGIC;
+ SIGNAL wire_w_cp_data_range60w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range697w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range694w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range692w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range690w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range688w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range686w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range684w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range682w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range680w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range678w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range676w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range674w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range672w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range669w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range291w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range292w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range300w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range302w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range305w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ BEGIN
+
+ wire_gnd <= '0';
+ wire_w_lg_cp_valid61w(0) <= cp_valid AND wire_w_cp_data_range60w(0);
+ wire_w_lg_rf_source_ready62w(0) <= rf_source_ready AND wire_w_lg_cp_valid61w(0);
+ wire_w_lg_w_rf_sink_data_range697w743w(0) <= wire_w_rf_sink_data_range697w(0) AND wire_w_lg_w_rf_sink_data_range300w742w(0);
+ wire_w_lg_w_rf_sink_data_range694w696w(0) <= wire_w_rf_sink_data_range694w(0) AND wire_w_lg_w_rf_sink_data_range302w695w(0);
+ wire_w_lg_w_rf_sink_data_range692w693w(0) <= wire_w_rf_sink_data_range692w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range690w691w(0) <= wire_w_rf_sink_data_range690w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range688w689w(0) <= wire_w_rf_sink_data_range688w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range686w687w(0) <= wire_w_rf_sink_data_range686w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range684w685w(0) <= wire_w_rf_sink_data_range684w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range682w683w(0) <= wire_w_rf_sink_data_range682w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range680w681w(0) <= wire_w_rf_sink_data_range680w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range678w679w(0) <= wire_w_rf_sink_data_range678w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range676w677w(0) <= wire_w_rf_sink_data_range676w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range674w675w(0) <= wire_w_rf_sink_data_range674w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range672w673w(0) <= wire_w_rf_sink_data_range672w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range669w671w(0) <= wire_w_rf_sink_data_range669w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_m0_waitrequest598w(0) <= NOT m0_waitrequest;
+ wire_w_lg_reset613w(0) <= NOT reset;
+ wire_w667w(0) <= NOT s_wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1025_dataout;
+ wire_w602w(0) <= NOT s_wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_local_compressed_read_468_dataout;
+ wire_w_lg_w_rf_sink_data_range300w742w(0) <= NOT wire_w_rf_sink_data_range300w(0);
+ wire_w_lg_w_rf_sink_data_range302w695w(0) <= NOT wire_w_rf_sink_data_range302w(0);
+ wire_w_lg_w_rf_sink_data_range305w670w(0) <= NOT wire_w_rf_sink_data_range305w(0);
+ wire_w_lg_w_rf_sink_data_range291w293w(0) <= wire_w_rf_sink_data_range291w(0) OR wire_w_rf_sink_data_range292w(0);
+ cp_ready <= s_wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_cp_ready_473_dataout;
+ m0_address <= ( cp_data(49 DOWNTO 36));
+ m0_burstcount <= ( wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_2_478m_dataout & wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_1_479m_dataout & wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_0_480m_dataout);
+ m0_byteenable <= ( cp_data(35 DOWNTO 32));
+ m0_debugaccess <= cp_data(68);
+ m0_lock <= (wire_w_lg_rf_source_ready62w(0) AND (s_wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_m0_read_475_dataout OR s_wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_m0_write_481_dataout));
+ m0_read <= s_wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_m0_read_475_dataout;
+ m0_write <= s_wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_m0_write_481_dataout;
+ m0_writedata <= ( cp_data(31 DOWNTO 0));
+ rdata_fifo_sink_ready <= ((rp_ready AND rdata_fifo_sink_valid) AND (NOT (rf_sink_valid AND rf_sink_data(69))));
+ rdata_fifo_src_data <= ( m0_readdata(31 DOWNTO 0));
+ rdata_fifo_src_valid <= m0_readdatavalid;
+ rf_sink_ready <= (s_wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1025_dataout AND s_wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_sink_ready_1182_dataout);
+ rf_source_data <= ( s_wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_nonposted_write_endofpacket_471_dataout & cp_data(68 DOWNTO 32) & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0");
+ rf_source_endofpacket <= cp_endofpacket;
+ rf_source_startofpacket <= cp_startofpacket;
+ rf_source_valid <= (s_wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_cp_ready_473_dataout AND (rf_source_ready AND (s_wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_nonposted_write_endofpacket_471_dataout OR s_wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_m0_read_474_dataout)));
+ rp_data <= ( rf_sink_data(68) & rf_sink_data(64 DOWNTO 62) & rf_sink_data(67 DOWNTO 65) & rf_sink_data(61 DOWNTO 58) & wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_2_1015m_dataout & wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_1_1016m_dataout & wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_0_1017m_dataout & rf_sink_data(54) & wire_w_lg_w_rf_sink_data_range291w293w & rf_sink_data(52 DOWNTO 51) & "0" & wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_13_1165m_dataout & wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_12_1166m_dataout & wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_11_1167m_dataout & wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_10_1168m_dataout & wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_9_1169m_dataout & wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_8_1170m_dataout
+ & wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_7_1171m_dataout & wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_6_1172m_dataout & wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_5_1173m_dataout & wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_4_1174m_dataout & wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_3_1175m_dataout & wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_2_1176m_dataout & wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_1_1177m_dataout & wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_0_1178m_dataout & rf_sink_data(35 DOWNTO 32) & rdata_fifo_sink_data(31 DOWNTO 0));
+ rp_endofpacket <= (rf_sink_endofpacket AND s_wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1025_dataout);
+ rp_startofpacket <= (rf_sink_startofpacket AND wire_nl_w329w(0));
+ rp_valid <= (rdata_fifo_sink_valid OR s_wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_comb_498_dataout);
+ s_wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_always0_1026_dataout <= (s_wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_comb_498_dataout AND s_wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_sink_ready_1182_dataout);
+ s_wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_always1_1048_dataout <= (rp_ready AND s_wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout);
+ s_wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout <= (s_wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_comb_498_dataout AND wire_nl_w329w(0));
+ s_wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1025_dataout <= ((NOT rf_sink_data(50)) OR wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1024m_dataout);
+ s_wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_sink_ready_1182_dataout <= (rp_ready AND s_wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_comb_498_dataout);
+ s_wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_wideor0_1027_dataout <= ((altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1046q OR altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1047q) OR altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1080q);
+ s_wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_comb_498_dataout <= (rf_sink_valid AND (rf_sink_data(69) OR rdata_fifo_sink_valid));
+ s_wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_cp_ready_473_dataout <= (wire_w_lg_m0_waitrequest598w(0) AND rf_source_ready);
+ s_wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_local_compressed_read_468_dataout <= (cp_valid AND cp_data(50));
+ s_wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_local_read_467_dataout <= (cp_valid AND cp_data(53));
+ s_wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_local_write_466_dataout <= (cp_valid AND cp_data(52));
+ s_wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_477_dataout <= (s_wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_local_read_467_dataout AND wire_w602w(0));
+ s_wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_m0_read_474_dataout <= (s_wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_local_read_467_dataout OR s_wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_local_compressed_read_468_dataout);
+ s_wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_m0_read_475_dataout <= (rf_source_ready AND s_wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_m0_read_474_dataout);
+ s_wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_m0_write_481_dataout <= (rf_source_ready AND s_wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_local_write_466_dataout);
+ s_wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_nonposted_write_endofpacket_471_dataout <= ((NOT cp_data(51)) AND (cp_endofpacket AND s_wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_local_write_466_dataout));
+ s_wire_vcc <= '1';
+ wire_w_cp_data_range60w(0) <= cp_data(54);
+ wire_w_rf_sink_data_range697w(0) <= rf_sink_data(36);
+ wire_w_rf_sink_data_range694w(0) <= rf_sink_data(37);
+ wire_w_rf_sink_data_range692w(0) <= rf_sink_data(38);
+ wire_w_rf_sink_data_range690w(0) <= rf_sink_data(39);
+ wire_w_rf_sink_data_range688w(0) <= rf_sink_data(40);
+ wire_w_rf_sink_data_range686w(0) <= rf_sink_data(41);
+ wire_w_rf_sink_data_range684w(0) <= rf_sink_data(42);
+ wire_w_rf_sink_data_range682w(0) <= rf_sink_data(43);
+ wire_w_rf_sink_data_range680w(0) <= rf_sink_data(44);
+ wire_w_rf_sink_data_range678w(0) <= rf_sink_data(45);
+ wire_w_rf_sink_data_range676w(0) <= rf_sink_data(46);
+ wire_w_rf_sink_data_range674w(0) <= rf_sink_data(47);
+ wire_w_rf_sink_data_range672w(0) <= rf_sink_data(48);
+ wire_w_rf_sink_data_range669w(0) <= rf_sink_data(49);
+ wire_w_rf_sink_data_range291w(0) <= rf_sink_data(50);
+ wire_w_rf_sink_data_range292w(0) <= rf_sink_data(53);
+ wire_w_rf_sink_data_range300w(0) <= rf_sink_data(58);
+ wire_w_rf_sink_data_range302w(0) <= rf_sink_data(59);
+ wire_w_rf_sink_data_range305w(0) <= rf_sink_data(60);
+ PROCESS (clk, reset)
+ BEGIN
+ IF (reset = '1') THEN
+ altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_0_1137q <= '0';
+ altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_10_1084q <= '0';
+ altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_11_1083q <= '0';
+ altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_12_1082q <= '0';
+ altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_13_1081q <= '0';
+ altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_1_1093q <= '0';
+ altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_2_1092q <= '0';
+ altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_3_1091q <= '0';
+ altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_4_1090q <= '0';
+ altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_5_1089q <= '0';
+ altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_6_1088q <= '0';
+ altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_7_1087q <= '0';
+ altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_8_1086q <= '0';
+ altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_9_1085q <= '0';
+ ELSIF (clk = '1' AND clk'event) THEN
+ IF (s_wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_always1_1048_dataout = '1') THEN
+ altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_0_1137q <= wire_w_lg_w_rf_sink_data_range697w743w(0);
+ altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_10_1084q <= wire_w_lg_w_rf_sink_data_range676w677w(0);
+ altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_11_1083q <= wire_w_lg_w_rf_sink_data_range674w675w(0);
+ altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_12_1082q <= wire_w_lg_w_rf_sink_data_range672w673w(0);
+ altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_13_1081q <= wire_w_lg_w_rf_sink_data_range669w671w(0);
+ altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_1_1093q <= wire_w_lg_w_rf_sink_data_range694w696w(0);
+ altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_2_1092q <= wire_w_lg_w_rf_sink_data_range692w693w(0);
+ altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_3_1091q <= wire_w_lg_w_rf_sink_data_range690w691w(0);
+ altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_4_1090q <= wire_w_lg_w_rf_sink_data_range688w689w(0);
+ altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_5_1089q <= wire_w_lg_w_rf_sink_data_range686w687w(0);
+ altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_6_1088q <= wire_w_lg_w_rf_sink_data_range684w685w(0);
+ altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_7_1087q <= wire_w_lg_w_rf_sink_data_range682w683w(0);
+ altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_8_1086q <= wire_w_lg_w_rf_sink_data_range680w681w(0);
+ altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_9_1085q <= wire_w_lg_w_rf_sink_data_range678w679w(0);
+ END IF;
+ END IF;
+ END PROCESS;
+ PROCESS (clk, reset)
+ BEGIN
+ IF (reset = '1') THEN
+ altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1045q <= '0';
+ altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1080q <= '0';
+ altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1047q <= '0';
+ altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1046q <= '0';
+ ELSIF (clk = '1' AND clk'event) THEN
+ IF (s_wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_always0_1026_dataout = '1') THEN
+ altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1045q <= wire_w667w(0);
+ altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1080q <= wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1040m_dataout;
+ altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1047q <= wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1039m_dataout;
+ altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1046q <= wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1038m_dataout;
+ END IF;
+ END IF;
+ END PROCESS;
+ wire_nl_w620w(0) <= altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1046q AND wire_nl_w619w(0);
+ wire_nl_w329w(0) <= NOT altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1045q;
+ wire_nl_w621w(0) <= NOT altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1080q;
+ wire_nl_w619w(0) <= NOT altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1047q;
+ PROCESS (clk, reset)
+ BEGIN
+ IF (reset = '1') THEN
+ altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_0_1021q <= '0';
+ altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_10_1141q <= '0';
+ altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_11_1140q <= '0';
+ altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_12_1139q <= '0';
+ altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_13_1138q <= '0';
+ altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_1_1150q <= '0';
+ altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_2_1149q <= '0';
+ altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_3_1148q <= '0';
+ altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_4_1147q <= '0';
+ altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_5_1146q <= '0';
+ altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_6_1145q <= '0';
+ altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_7_1144q <= '0';
+ altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_8_1143q <= '0';
+ altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_9_1142q <= '0';
+ ELSIF (clk = '1' AND clk'event) THEN
+ IF (s_wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_sink_ready_1182_dataout = '1') THEN
+ altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_0_1021q <= (rf_sink_data(58) AND wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o(0));
+ altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_10_1141q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o(10));
+ altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_11_1140q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o(11));
+ altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_12_1139q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o(12));
+ altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_13_1138q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o(13));
+ altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_1_1150q <= (rf_sink_data(59) AND wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o(1));
+ altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_2_1149q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o(2));
+ altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_3_1148q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o(3));
+ altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_4_1147q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o(4));
+ altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_5_1146q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o(5));
+ altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_6_1145q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o(6));
+ altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_7_1144q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o(7));
+ altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_8_1143q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o(8));
+ altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_9_1142q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o(9));
+ END IF;
+ END IF;
+ END PROCESS;
+ wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1029m_dataout <= wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1028_o(3) WHEN s_wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_wideor0_1027_dataout = '1' ELSE wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032_o(3);
+ wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1030m_dataout <= wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1028_o(2) WHEN s_wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_wideor0_1027_dataout = '1' ELSE wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032_o(2);
+ wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1031m_dataout <= wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1028_o(1) WHEN s_wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_wideor0_1027_dataout = '1' ELSE wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032_o(1);
+ wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1033m_dataout <= wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1029m_dataout WHEN altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1045q = '1' ELSE wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032_o(3);
+ wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1034m_dataout <= wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1030m_dataout WHEN altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1045q = '1' ELSE wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032_o(2);
+ wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1035m_dataout <= wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1031m_dataout WHEN altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1045q = '1' ELSE wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032_o(1);
+ wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1038m_dataout <= wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1033m_dataout AND NOT(s_wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1025_dataout);
+ wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1039m_dataout <= wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1034m_dataout AND NOT(s_wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1025_dataout);
+ wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1040m_dataout <= wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1035m_dataout AND NOT(s_wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1025_dataout);
+ wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1094m_dataout <= rf_sink_data(49) WHEN s_wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_13_1138q;
+ wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1095m_dataout <= rf_sink_data(48) WHEN s_wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_12_1139q;
+ wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1096m_dataout <= rf_sink_data(47) WHEN s_wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_11_1140q;
+ wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1097m_dataout <= rf_sink_data(46) WHEN s_wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_10_1141q;
+ wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1098m_dataout <= rf_sink_data(45) WHEN s_wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_9_1142q;
+ wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1099m_dataout <= rf_sink_data(44) WHEN s_wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_8_1143q;
+ wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1100m_dataout <= rf_sink_data(43) WHEN s_wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_7_1144q;
+ wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1101m_dataout <= rf_sink_data(42) WHEN s_wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_6_1145q;
+ wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1102m_dataout <= rf_sink_data(41) WHEN s_wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_5_1146q;
+ wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1103m_dataout <= rf_sink_data(40) WHEN s_wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_4_1147q;
+ wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1104m_dataout <= rf_sink_data(39) WHEN s_wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_3_1148q;
+ wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1105m_dataout <= rf_sink_data(38) WHEN s_wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_2_1149q;
+ wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1106m_dataout <= rf_sink_data(37) WHEN s_wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_1_1150q;
+ wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1107m_dataout <= rf_sink_data(36) WHEN s_wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_0_1021q;
+ wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1024m_dataout <= (s_wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_comb_498_dataout AND (wire_nl_w620w(0) AND wire_nl_w621w(0))) WHEN altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1045q = '1' ELSE (s_wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_comb_498_dataout AND (((NOT rf_sink_data(55)) AND (NOT rf_sink_data(56))) AND rf_sink_data(57)));
+ wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_0_1178m_dataout <= rf_sink_data(36) WHEN s_wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE (altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_0_1021q OR altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_0_1137q);
+ wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_10_1168m_dataout <= rf_sink_data(46) WHEN s_wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE (altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_10_1084q OR altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_10_1141q);
+ wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_11_1167m_dataout <= rf_sink_data(47) WHEN s_wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE (altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_11_1083q OR altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_11_1140q);
+ wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_12_1166m_dataout <= rf_sink_data(48) WHEN s_wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE (altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_12_1082q OR altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_12_1139q);
+ wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_13_1165m_dataout <= rf_sink_data(49) WHEN s_wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE (altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_13_1081q OR altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_13_1138q);
+ wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_1_1177m_dataout <= rf_sink_data(37) WHEN s_wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE (altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_1_1093q OR altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_1_1150q);
+ wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_2_1176m_dataout <= rf_sink_data(38) WHEN s_wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE (altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_2_1092q OR altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_2_1149q);
+ wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_3_1175m_dataout <= rf_sink_data(39) WHEN s_wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE (altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_3_1091q OR altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_3_1148q);
+ wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_4_1174m_dataout <= rf_sink_data(40) WHEN s_wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE (altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_4_1090q OR altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_4_1147q);
+ wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_5_1173m_dataout <= rf_sink_data(41) WHEN s_wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE (altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_5_1089q OR altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_5_1146q);
+ wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_6_1172m_dataout <= rf_sink_data(42) WHEN s_wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE (altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_6_1088q OR altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_6_1145q);
+ wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_7_1171m_dataout <= rf_sink_data(43) WHEN s_wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE (altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_7_1087q OR altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_7_1144q);
+ wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_8_1170m_dataout <= rf_sink_data(44) WHEN s_wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE (altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_8_1086q OR altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_8_1143q);
+ wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_9_1169m_dataout <= rf_sink_data(45) WHEN s_wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE (altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_9_1085q OR altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_9_1142q);
+ wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_0_1017m_dataout <= rf_sink_data(55) WHEN s_wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1080q;
+ wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_1_1016m_dataout <= rf_sink_data(56) WHEN s_wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1047q;
+ wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_2_1015m_dataout <= rf_sink_data(57) WHEN s_wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1046q;
+ wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_0_480m_dataout <= cp_data(55) AND NOT(s_wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_477_dataout);
+ wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_1_479m_dataout <= cp_data(56) AND NOT(s_wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_477_dataout);
+ wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_2_478m_dataout <= cp_data(57) OR s_wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_477_dataout;
+ wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1028_a <= ( altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1046q & altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1047q & altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1080q & "1");
+ wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1028_b <= ( "0" & "1" & "1" & "1");
+ altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1028 : oper_add
+ GENERIC MAP (
+ sgate_representation => 0,
+ width_a => 4,
+ width_b => 4,
+ width_o => 4
+ )
+ PORT MAP (
+ a => wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1028_a,
+ b => wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1028_b,
+ cin => wire_gnd,
+ o => wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1028_o
+ );
+ wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032_a <= ( rf_sink_data(57 DOWNTO 55) & "1");
+ wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032_b <= ( "0" & "1" & "1" & "1");
+ altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032 : oper_add
+ GENERIC MAP (
+ sgate_representation => 0,
+ width_a => 4,
+ width_b => 4,
+ width_o => 4
+ )
+ PORT MAP (
+ a => wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032_a,
+ b => wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032_b,
+ cin => wire_gnd,
+ o => wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032_o
+ );
+ wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_a <= ( wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1094m_dataout & wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1095m_dataout & wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1096m_dataout & wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1097m_dataout & wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1098m_dataout & wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1099m_dataout & wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1100m_dataout & wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1101m_dataout & wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1102m_dataout & wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1103m_dataout
+ & wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1104m_dataout & wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1105m_dataout & wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1106m_dataout & wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1107m_dataout);
+ wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_b <= ( "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "1" & "0" & "0");
+ altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108 : oper_add
+ GENERIC MAP (
+ sgate_representation => 0,
+ width_a => 14,
+ width_b => 14,
+ width_o => 14
+ )
+ PORT MAP (
+ a => wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_a,
+ b => wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_b,
+ cin => wire_gnd,
+ o => wire_altera_merlin_slave_agent_0006_altera_merlin_slave_agent_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o
+ );
+
+ END RTL; --altera_merlin_slave_agent_0006
+--synopsys translate_on
+--VALID FILE
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_slave_agent/altera_merlin_slave_agent_0007.vho b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_slave_agent/altera_merlin_slave_agent_0007.vho
new file mode 100644
index 0000000000..e567923edc
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_slave_agent/altera_merlin_slave_agent_0007.vho
@@ -0,0 +1,505 @@
+--IP Functional Simulation Model
+--VERSION_BEGIN 11.1SP2 cbx_mgl 2012:01:25:21:26:09:SJ cbx_simgen 2012:01:25:21:25:27:SJ VERSION_END
+
+
+-- Copyright (C) 1991-2011 Altera Corporation
+-- Your use of Altera Corporation's design tools, logic functions
+-- and other software and tools, and its AMPP partner logic
+-- functions, and any output files from any of the foregoing
+-- (including device programming or simulation files), and any
+-- associated documentation or information are expressly subject
+-- to the terms and conditions of the Altera Program License
+-- Subscription Agreement, Altera MegaCore Function License
+-- Agreement, or other applicable license agreement, including,
+-- without limitation, that your use is for the sole purpose of
+-- programming logic devices manufactured by Altera and sold by
+-- Altera or its authorized distributors. Please refer to the
+-- applicable agreement for further details.
+
+-- You may only use these simulation model output files for simulation
+-- purposes and expressly not for synthesis or any other purposes (in which
+-- event Altera disclaims all warranties of any kind).
+
+
+--synopsys translate_off
+
+ LIBRARY sgate;
+ USE sgate.sgate_pack.all;
+
+--synthesis_resources = lut 32 mux21 44 oper_add 3
+ LIBRARY ieee;
+ USE ieee.std_logic_1164.all;
+
+ ENTITY altera_merlin_slave_agent_0007 IS
+ PORT
+ (
+ clk : IN STD_LOGIC;
+ cp_channel : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
+ cp_data : IN STD_LOGIC_VECTOR (68 DOWNTO 0);
+ cp_endofpacket : IN STD_LOGIC;
+ cp_ready : OUT STD_LOGIC;
+ cp_startofpacket : IN STD_LOGIC;
+ cp_valid : IN STD_LOGIC;
+ m0_address : OUT STD_LOGIC_VECTOR (13 DOWNTO 0);
+ m0_burstcount : OUT STD_LOGIC_VECTOR (2 DOWNTO 0);
+ m0_byteenable : OUT STD_LOGIC_VECTOR (3 DOWNTO 0);
+ m0_debugaccess : OUT STD_LOGIC;
+ m0_lock : OUT STD_LOGIC;
+ m0_read : OUT STD_LOGIC;
+ m0_readdata : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
+ m0_readdatavalid : IN STD_LOGIC;
+ m0_waitrequest : IN STD_LOGIC;
+ m0_write : OUT STD_LOGIC;
+ m0_writedata : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
+ rdata_fifo_sink_data : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
+ rdata_fifo_sink_ready : OUT STD_LOGIC;
+ rdata_fifo_sink_valid : IN STD_LOGIC;
+ rdata_fifo_src_data : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
+ rdata_fifo_src_ready : IN STD_LOGIC;
+ rdata_fifo_src_valid : OUT STD_LOGIC;
+ reset : IN STD_LOGIC;
+ rf_sink_data : IN STD_LOGIC_VECTOR (69 DOWNTO 0);
+ rf_sink_endofpacket : IN STD_LOGIC;
+ rf_sink_ready : OUT STD_LOGIC;
+ rf_sink_startofpacket : IN STD_LOGIC;
+ rf_sink_valid : IN STD_LOGIC;
+ rf_source_data : OUT STD_LOGIC_VECTOR (69 DOWNTO 0);
+ rf_source_endofpacket : OUT STD_LOGIC;
+ rf_source_ready : IN STD_LOGIC;
+ rf_source_startofpacket : OUT STD_LOGIC;
+ rf_source_valid : OUT STD_LOGIC;
+ rp_data : OUT STD_LOGIC_VECTOR (68 DOWNTO 0);
+ rp_endofpacket : OUT STD_LOGIC;
+ rp_ready : IN STD_LOGIC;
+ rp_startofpacket : OUT STD_LOGIC;
+ rp_valid : OUT STD_LOGIC
+ );
+ END altera_merlin_slave_agent_0007;
+
+ ARCHITECTURE RTL OF altera_merlin_slave_agent_0007 IS
+
+ ATTRIBUTE synthesis_clearbox : natural;
+ ATTRIBUTE synthesis_clearbox OF RTL : ARCHITECTURE IS 1;
+ SIGNAL altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_0_1137q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_10_1084q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_11_1083q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_12_1082q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_13_1081q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_1_1093q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_2_1092q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_3_1091q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_4_1090q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_5_1089q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_6_1088q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_7_1087q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_8_1086q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_9_1085q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1045q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1080q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1047q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1046q : STD_LOGIC := '0';
+ SIGNAL wire_nl_w620w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_nl_w329w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_nl_w621w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_nl_w619w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_0_1021q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_10_1141q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_11_1140q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_12_1139q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_13_1138q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_1_1150q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_2_1149q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_3_1148q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_4_1147q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_5_1146q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_6_1145q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_7_1144q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_8_1143q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_9_1142q : STD_LOGIC := '0';
+ SIGNAL wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1029m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1030m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1031m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1033m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1034m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1035m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1038m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1039m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1040m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1094m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1095m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1096m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1097m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1098m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1099m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1100m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1101m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1102m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1103m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1104m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1105m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1106m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1107m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1024m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_0_1178m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_10_1168m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_11_1167m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_12_1166m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_13_1165m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_1_1177m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_2_1176m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_3_1175m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_4_1174m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_5_1173m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_6_1172m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_7_1171m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_8_1170m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_9_1169m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_0_1017m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_1_1016m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_2_1015m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_0_480m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_1_479m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_2_478m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1028_a : STD_LOGIC_VECTOR (3 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1028_b : STD_LOGIC_VECTOR (3 DOWNTO 0);
+ SIGNAL wire_gnd : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1028_o : STD_LOGIC_VECTOR (3 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032_a : STD_LOGIC_VECTOR (3 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032_b : STD_LOGIC_VECTOR (3 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032_o : STD_LOGIC_VECTOR (3 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_a : STD_LOGIC_VECTOR (13 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_b : STD_LOGIC_VECTOR (13 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o : STD_LOGIC_VECTOR (13 DOWNTO 0);
+ SIGNAL wire_w_lg_cp_valid61w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_rf_source_ready62w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range697w743w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range694w696w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range692w693w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range690w691w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range688w689w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range686w687w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range684w685w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range682w683w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range680w681w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range678w679w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range676w677w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range674w675w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range672w673w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range669w671w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_m0_waitrequest598w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_reset613w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w667w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w602w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range300w742w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range302w695w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range305w670w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range291w293w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL s_wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_always0_1026_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_always1_1048_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1025_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_sink_ready_1182_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_wideor0_1027_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_comb_498_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_cp_ready_473_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_local_compressed_read_468_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_local_read_467_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_local_write_466_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_477_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_read_474_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_read_475_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_write_481_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_nonposted_write_endofpacket_471_dataout : STD_LOGIC;
+ SIGNAL s_wire_vcc : STD_LOGIC;
+ SIGNAL wire_w_cp_data_range60w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range697w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range694w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range692w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range690w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range688w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range686w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range684w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range682w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range680w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range678w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range676w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range674w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range672w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range669w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range291w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range292w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range300w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range302w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range305w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ BEGIN
+
+ wire_gnd <= '0';
+ wire_w_lg_cp_valid61w(0) <= cp_valid AND wire_w_cp_data_range60w(0);
+ wire_w_lg_rf_source_ready62w(0) <= rf_source_ready AND wire_w_lg_cp_valid61w(0);
+ wire_w_lg_w_rf_sink_data_range697w743w(0) <= wire_w_rf_sink_data_range697w(0) AND wire_w_lg_w_rf_sink_data_range300w742w(0);
+ wire_w_lg_w_rf_sink_data_range694w696w(0) <= wire_w_rf_sink_data_range694w(0) AND wire_w_lg_w_rf_sink_data_range302w695w(0);
+ wire_w_lg_w_rf_sink_data_range692w693w(0) <= wire_w_rf_sink_data_range692w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range690w691w(0) <= wire_w_rf_sink_data_range690w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range688w689w(0) <= wire_w_rf_sink_data_range688w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range686w687w(0) <= wire_w_rf_sink_data_range686w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range684w685w(0) <= wire_w_rf_sink_data_range684w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range682w683w(0) <= wire_w_rf_sink_data_range682w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range680w681w(0) <= wire_w_rf_sink_data_range680w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range678w679w(0) <= wire_w_rf_sink_data_range678w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range676w677w(0) <= wire_w_rf_sink_data_range676w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range674w675w(0) <= wire_w_rf_sink_data_range674w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range672w673w(0) <= wire_w_rf_sink_data_range672w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range669w671w(0) <= wire_w_rf_sink_data_range669w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_m0_waitrequest598w(0) <= NOT m0_waitrequest;
+ wire_w_lg_reset613w(0) <= NOT reset;
+ wire_w667w(0) <= NOT s_wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1025_dataout;
+ wire_w602w(0) <= NOT s_wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_local_compressed_read_468_dataout;
+ wire_w_lg_w_rf_sink_data_range300w742w(0) <= NOT wire_w_rf_sink_data_range300w(0);
+ wire_w_lg_w_rf_sink_data_range302w695w(0) <= NOT wire_w_rf_sink_data_range302w(0);
+ wire_w_lg_w_rf_sink_data_range305w670w(0) <= NOT wire_w_rf_sink_data_range305w(0);
+ wire_w_lg_w_rf_sink_data_range291w293w(0) <= wire_w_rf_sink_data_range291w(0) OR wire_w_rf_sink_data_range292w(0);
+ cp_ready <= s_wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_cp_ready_473_dataout;
+ m0_address <= ( cp_data(49 DOWNTO 36));
+ m0_burstcount <= ( wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_2_478m_dataout & wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_1_479m_dataout & wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_0_480m_dataout);
+ m0_byteenable <= ( cp_data(35 DOWNTO 32));
+ m0_debugaccess <= cp_data(68);
+ m0_lock <= (wire_w_lg_rf_source_ready62w(0) AND (s_wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_read_475_dataout OR s_wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_write_481_dataout));
+ m0_read <= s_wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_read_475_dataout;
+ m0_write <= s_wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_write_481_dataout;
+ m0_writedata <= ( cp_data(31 DOWNTO 0));
+ rdata_fifo_sink_ready <= ((rp_ready AND rdata_fifo_sink_valid) AND (NOT (rf_sink_valid AND rf_sink_data(69))));
+ rdata_fifo_src_data <= ( m0_readdata(31 DOWNTO 0));
+ rdata_fifo_src_valid <= m0_readdatavalid;
+ rf_sink_ready <= (s_wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1025_dataout AND s_wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_sink_ready_1182_dataout);
+ rf_source_data <= ( s_wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_nonposted_write_endofpacket_471_dataout & cp_data(68 DOWNTO 32) & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0");
+ rf_source_endofpacket <= cp_endofpacket;
+ rf_source_startofpacket <= cp_startofpacket;
+ rf_source_valid <= (s_wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_cp_ready_473_dataout AND (rf_source_ready AND (s_wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_nonposted_write_endofpacket_471_dataout OR s_wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_read_474_dataout)));
+ rp_data <= ( rf_sink_data(68) & rf_sink_data(64 DOWNTO 62) & rf_sink_data(67 DOWNTO 65) & rf_sink_data(61 DOWNTO 58) & wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_2_1015m_dataout & wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_1_1016m_dataout & wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_0_1017m_dataout & rf_sink_data(54) & wire_w_lg_w_rf_sink_data_range291w293w & rf_sink_data(52 DOWNTO 51) & "0" & wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_13_1165m_dataout & wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_12_1166m_dataout & wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_11_1167m_dataout & wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_10_1168m_dataout & wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_9_1169m_dataout & wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_8_1170m_dataout
+ & wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_7_1171m_dataout & wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_6_1172m_dataout & wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_5_1173m_dataout & wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_4_1174m_dataout & wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_3_1175m_dataout & wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_2_1176m_dataout & wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_1_1177m_dataout & wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_0_1178m_dataout & rf_sink_data(35 DOWNTO 32) & rdata_fifo_sink_data(31 DOWNTO 0));
+ rp_endofpacket <= (rf_sink_endofpacket AND s_wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1025_dataout);
+ rp_startofpacket <= (rf_sink_startofpacket AND wire_nl_w329w(0));
+ rp_valid <= (rdata_fifo_sink_valid OR s_wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_comb_498_dataout);
+ s_wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_always0_1026_dataout <= (s_wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_comb_498_dataout AND s_wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_sink_ready_1182_dataout);
+ s_wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_always1_1048_dataout <= (rp_ready AND s_wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout);
+ s_wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout <= (s_wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_comb_498_dataout AND wire_nl_w329w(0));
+ s_wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1025_dataout <= ((NOT rf_sink_data(50)) OR wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1024m_dataout);
+ s_wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_sink_ready_1182_dataout <= (rp_ready AND s_wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_comb_498_dataout);
+ s_wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_wideor0_1027_dataout <= ((altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1046q OR altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1047q) OR altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1080q);
+ s_wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_comb_498_dataout <= (rf_sink_valid AND (rf_sink_data(69) OR rdata_fifo_sink_valid));
+ s_wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_cp_ready_473_dataout <= (wire_w_lg_m0_waitrequest598w(0) AND rf_source_ready);
+ s_wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_local_compressed_read_468_dataout <= (cp_valid AND cp_data(50));
+ s_wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_local_read_467_dataout <= (cp_valid AND cp_data(53));
+ s_wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_local_write_466_dataout <= (cp_valid AND cp_data(52));
+ s_wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_477_dataout <= (s_wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_local_read_467_dataout AND wire_w602w(0));
+ s_wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_read_474_dataout <= (s_wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_local_read_467_dataout OR s_wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_local_compressed_read_468_dataout);
+ s_wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_read_475_dataout <= (rf_source_ready AND s_wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_read_474_dataout);
+ s_wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_write_481_dataout <= (rf_source_ready AND s_wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_local_write_466_dataout);
+ s_wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_nonposted_write_endofpacket_471_dataout <= ((NOT cp_data(51)) AND (cp_endofpacket AND s_wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_local_write_466_dataout));
+ s_wire_vcc <= '1';
+ wire_w_cp_data_range60w(0) <= cp_data(54);
+ wire_w_rf_sink_data_range697w(0) <= rf_sink_data(36);
+ wire_w_rf_sink_data_range694w(0) <= rf_sink_data(37);
+ wire_w_rf_sink_data_range692w(0) <= rf_sink_data(38);
+ wire_w_rf_sink_data_range690w(0) <= rf_sink_data(39);
+ wire_w_rf_sink_data_range688w(0) <= rf_sink_data(40);
+ wire_w_rf_sink_data_range686w(0) <= rf_sink_data(41);
+ wire_w_rf_sink_data_range684w(0) <= rf_sink_data(42);
+ wire_w_rf_sink_data_range682w(0) <= rf_sink_data(43);
+ wire_w_rf_sink_data_range680w(0) <= rf_sink_data(44);
+ wire_w_rf_sink_data_range678w(0) <= rf_sink_data(45);
+ wire_w_rf_sink_data_range676w(0) <= rf_sink_data(46);
+ wire_w_rf_sink_data_range674w(0) <= rf_sink_data(47);
+ wire_w_rf_sink_data_range672w(0) <= rf_sink_data(48);
+ wire_w_rf_sink_data_range669w(0) <= rf_sink_data(49);
+ wire_w_rf_sink_data_range291w(0) <= rf_sink_data(50);
+ wire_w_rf_sink_data_range292w(0) <= rf_sink_data(53);
+ wire_w_rf_sink_data_range300w(0) <= rf_sink_data(58);
+ wire_w_rf_sink_data_range302w(0) <= rf_sink_data(59);
+ wire_w_rf_sink_data_range305w(0) <= rf_sink_data(60);
+ PROCESS (clk, reset)
+ BEGIN
+ IF (reset = '1') THEN
+ altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_0_1137q <= '0';
+ altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_10_1084q <= '0';
+ altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_11_1083q <= '0';
+ altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_12_1082q <= '0';
+ altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_13_1081q <= '0';
+ altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_1_1093q <= '0';
+ altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_2_1092q <= '0';
+ altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_3_1091q <= '0';
+ altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_4_1090q <= '0';
+ altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_5_1089q <= '0';
+ altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_6_1088q <= '0';
+ altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_7_1087q <= '0';
+ altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_8_1086q <= '0';
+ altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_9_1085q <= '0';
+ ELSIF (clk = '1' AND clk'event) THEN
+ IF (s_wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_always1_1048_dataout = '1') THEN
+ altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_0_1137q <= wire_w_lg_w_rf_sink_data_range697w743w(0);
+ altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_10_1084q <= wire_w_lg_w_rf_sink_data_range676w677w(0);
+ altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_11_1083q <= wire_w_lg_w_rf_sink_data_range674w675w(0);
+ altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_12_1082q <= wire_w_lg_w_rf_sink_data_range672w673w(0);
+ altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_13_1081q <= wire_w_lg_w_rf_sink_data_range669w671w(0);
+ altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_1_1093q <= wire_w_lg_w_rf_sink_data_range694w696w(0);
+ altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_2_1092q <= wire_w_lg_w_rf_sink_data_range692w693w(0);
+ altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_3_1091q <= wire_w_lg_w_rf_sink_data_range690w691w(0);
+ altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_4_1090q <= wire_w_lg_w_rf_sink_data_range688w689w(0);
+ altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_5_1089q <= wire_w_lg_w_rf_sink_data_range686w687w(0);
+ altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_6_1088q <= wire_w_lg_w_rf_sink_data_range684w685w(0);
+ altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_7_1087q <= wire_w_lg_w_rf_sink_data_range682w683w(0);
+ altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_8_1086q <= wire_w_lg_w_rf_sink_data_range680w681w(0);
+ altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_9_1085q <= wire_w_lg_w_rf_sink_data_range678w679w(0);
+ END IF;
+ END IF;
+ END PROCESS;
+ PROCESS (clk, reset)
+ BEGIN
+ IF (reset = '1') THEN
+ altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1045q <= '0';
+ altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1080q <= '0';
+ altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1047q <= '0';
+ altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1046q <= '0';
+ ELSIF (clk = '1' AND clk'event) THEN
+ IF (s_wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_always0_1026_dataout = '1') THEN
+ altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1045q <= wire_w667w(0);
+ altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1080q <= wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1040m_dataout;
+ altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1047q <= wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1039m_dataout;
+ altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1046q <= wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1038m_dataout;
+ END IF;
+ END IF;
+ END PROCESS;
+ wire_nl_w620w(0) <= altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1046q AND wire_nl_w619w(0);
+ wire_nl_w329w(0) <= NOT altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1045q;
+ wire_nl_w621w(0) <= NOT altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1080q;
+ wire_nl_w619w(0) <= NOT altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1047q;
+ PROCESS (clk, reset)
+ BEGIN
+ IF (reset = '1') THEN
+ altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_0_1021q <= '0';
+ altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_10_1141q <= '0';
+ altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_11_1140q <= '0';
+ altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_12_1139q <= '0';
+ altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_13_1138q <= '0';
+ altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_1_1150q <= '0';
+ altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_2_1149q <= '0';
+ altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_3_1148q <= '0';
+ altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_4_1147q <= '0';
+ altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_5_1146q <= '0';
+ altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_6_1145q <= '0';
+ altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_7_1144q <= '0';
+ altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_8_1143q <= '0';
+ altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_9_1142q <= '0';
+ ELSIF (clk = '1' AND clk'event) THEN
+ IF (s_wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_sink_ready_1182_dataout = '1') THEN
+ altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_0_1021q <= (rf_sink_data(58) AND wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o(0));
+ altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_10_1141q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o(10));
+ altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_11_1140q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o(11));
+ altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_12_1139q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o(12));
+ altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_13_1138q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o(13));
+ altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_1_1150q <= (rf_sink_data(59) AND wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o(1));
+ altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_2_1149q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o(2));
+ altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_3_1148q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o(3));
+ altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_4_1147q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o(4));
+ altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_5_1146q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o(5));
+ altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_6_1145q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o(6));
+ altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_7_1144q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o(7));
+ altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_8_1143q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o(8));
+ altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_9_1142q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o(9));
+ END IF;
+ END IF;
+ END PROCESS;
+ wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1029m_dataout <= wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1028_o(3) WHEN s_wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_wideor0_1027_dataout = '1' ELSE wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032_o(3);
+ wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1030m_dataout <= wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1028_o(2) WHEN s_wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_wideor0_1027_dataout = '1' ELSE wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032_o(2);
+ wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1031m_dataout <= wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1028_o(1) WHEN s_wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_wideor0_1027_dataout = '1' ELSE wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032_o(1);
+ wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1033m_dataout <= wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1029m_dataout WHEN altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1045q = '1' ELSE wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032_o(3);
+ wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1034m_dataout <= wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1030m_dataout WHEN altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1045q = '1' ELSE wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032_o(2);
+ wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1035m_dataout <= wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1031m_dataout WHEN altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1045q = '1' ELSE wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032_o(1);
+ wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1038m_dataout <= wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1033m_dataout AND NOT(s_wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1025_dataout);
+ wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1039m_dataout <= wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1034m_dataout AND NOT(s_wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1025_dataout);
+ wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1040m_dataout <= wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1035m_dataout AND NOT(s_wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1025_dataout);
+ wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1094m_dataout <= rf_sink_data(49) WHEN s_wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_13_1138q;
+ wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1095m_dataout <= rf_sink_data(48) WHEN s_wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_12_1139q;
+ wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1096m_dataout <= rf_sink_data(47) WHEN s_wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_11_1140q;
+ wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1097m_dataout <= rf_sink_data(46) WHEN s_wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_10_1141q;
+ wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1098m_dataout <= rf_sink_data(45) WHEN s_wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_9_1142q;
+ wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1099m_dataout <= rf_sink_data(44) WHEN s_wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_8_1143q;
+ wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1100m_dataout <= rf_sink_data(43) WHEN s_wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_7_1144q;
+ wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1101m_dataout <= rf_sink_data(42) WHEN s_wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_6_1145q;
+ wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1102m_dataout <= rf_sink_data(41) WHEN s_wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_5_1146q;
+ wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1103m_dataout <= rf_sink_data(40) WHEN s_wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_4_1147q;
+ wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1104m_dataout <= rf_sink_data(39) WHEN s_wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_3_1148q;
+ wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1105m_dataout <= rf_sink_data(38) WHEN s_wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_2_1149q;
+ wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1106m_dataout <= rf_sink_data(37) WHEN s_wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_1_1150q;
+ wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1107m_dataout <= rf_sink_data(36) WHEN s_wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_0_1021q;
+ wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1024m_dataout <= (s_wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_comb_498_dataout AND (wire_nl_w620w(0) AND wire_nl_w621w(0))) WHEN altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1045q = '1' ELSE (s_wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_comb_498_dataout AND (((NOT rf_sink_data(55)) AND (NOT rf_sink_data(56))) AND rf_sink_data(57)));
+ wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_0_1178m_dataout <= rf_sink_data(36) WHEN s_wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE (altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_0_1021q OR altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_0_1137q);
+ wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_10_1168m_dataout <= rf_sink_data(46) WHEN s_wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE (altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_10_1084q OR altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_10_1141q);
+ wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_11_1167m_dataout <= rf_sink_data(47) WHEN s_wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE (altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_11_1083q OR altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_11_1140q);
+ wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_12_1166m_dataout <= rf_sink_data(48) WHEN s_wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE (altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_12_1082q OR altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_12_1139q);
+ wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_13_1165m_dataout <= rf_sink_data(49) WHEN s_wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE (altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_13_1081q OR altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_13_1138q);
+ wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_1_1177m_dataout <= rf_sink_data(37) WHEN s_wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE (altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_1_1093q OR altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_1_1150q);
+ wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_2_1176m_dataout <= rf_sink_data(38) WHEN s_wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE (altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_2_1092q OR altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_2_1149q);
+ wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_3_1175m_dataout <= rf_sink_data(39) WHEN s_wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE (altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_3_1091q OR altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_3_1148q);
+ wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_4_1174m_dataout <= rf_sink_data(40) WHEN s_wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE (altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_4_1090q OR altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_4_1147q);
+ wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_5_1173m_dataout <= rf_sink_data(41) WHEN s_wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE (altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_5_1089q OR altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_5_1146q);
+ wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_6_1172m_dataout <= rf_sink_data(42) WHEN s_wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE (altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_6_1088q OR altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_6_1145q);
+ wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_7_1171m_dataout <= rf_sink_data(43) WHEN s_wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE (altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_7_1087q OR altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_7_1144q);
+ wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_8_1170m_dataout <= rf_sink_data(44) WHEN s_wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE (altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_8_1086q OR altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_8_1143q);
+ wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_9_1169m_dataout <= rf_sink_data(45) WHEN s_wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE (altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_9_1085q OR altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_9_1142q);
+ wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_0_1017m_dataout <= rf_sink_data(55) WHEN s_wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1080q;
+ wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_1_1016m_dataout <= rf_sink_data(56) WHEN s_wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1047q;
+ wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_2_1015m_dataout <= rf_sink_data(57) WHEN s_wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1046q;
+ wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_0_480m_dataout <= cp_data(55) AND NOT(s_wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_477_dataout);
+ wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_1_479m_dataout <= cp_data(56) AND NOT(s_wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_477_dataout);
+ wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_2_478m_dataout <= cp_data(57) OR s_wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_477_dataout;
+ wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1028_a <= ( altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1046q & altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1047q & altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1080q & "1");
+ wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1028_b <= ( "0" & "1" & "1" & "1");
+ altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1028 : oper_add
+ GENERIC MAP (
+ sgate_representation => 0,
+ width_a => 4,
+ width_b => 4,
+ width_o => 4
+ )
+ PORT MAP (
+ a => wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1028_a,
+ b => wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1028_b,
+ cin => wire_gnd,
+ o => wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1028_o
+ );
+ wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032_a <= ( rf_sink_data(57 DOWNTO 55) & "1");
+ wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032_b <= ( "0" & "1" & "1" & "1");
+ altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032 : oper_add
+ GENERIC MAP (
+ sgate_representation => 0,
+ width_a => 4,
+ width_b => 4,
+ width_o => 4
+ )
+ PORT MAP (
+ a => wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032_a,
+ b => wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032_b,
+ cin => wire_gnd,
+ o => wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032_o
+ );
+ wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_a <= ( wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1094m_dataout & wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1095m_dataout & wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1096m_dataout & wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1097m_dataout & wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1098m_dataout & wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1099m_dataout & wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1100m_dataout & wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1101m_dataout & wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1102m_dataout
+ & wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1103m_dataout & wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1104m_dataout & wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1105m_dataout & wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1106m_dataout & wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1107m_dataout);
+ wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_b <= ( "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "1" & "0" & "0");
+ altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108 : oper_add
+ GENERIC MAP (
+ sgate_representation => 0,
+ width_a => 14,
+ width_b => 14,
+ width_o => 14
+ )
+ PORT MAP (
+ a => wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_a,
+ b => wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_b,
+ cin => wire_gnd,
+ o => wire_altera_merlin_slave_agent_0007_altera_merlin_slave_agent_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o
+ );
+
+ END RTL; --altera_merlin_slave_agent_0007
+--synopsys translate_on
+--VALID FILE
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_slave_agent/altera_merlin_slave_agent_0008.vho b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_slave_agent/altera_merlin_slave_agent_0008.vho
new file mode 100644
index 0000000000..1660031ec6
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_slave_agent/altera_merlin_slave_agent_0008.vho
@@ -0,0 +1,505 @@
+--IP Functional Simulation Model
+--VERSION_BEGIN 11.1SP2 cbx_mgl 2012:01:25:21:26:09:SJ cbx_simgen 2012:01:25:21:25:27:SJ VERSION_END
+
+
+-- Copyright (C) 1991-2011 Altera Corporation
+-- Your use of Altera Corporation's design tools, logic functions
+-- and other software and tools, and its AMPP partner logic
+-- functions, and any output files from any of the foregoing
+-- (including device programming or simulation files), and any
+-- associated documentation or information are expressly subject
+-- to the terms and conditions of the Altera Program License
+-- Subscription Agreement, Altera MegaCore Function License
+-- Agreement, or other applicable license agreement, including,
+-- without limitation, that your use is for the sole purpose of
+-- programming logic devices manufactured by Altera and sold by
+-- Altera or its authorized distributors. Please refer to the
+-- applicable agreement for further details.
+
+-- You may only use these simulation model output files for simulation
+-- purposes and expressly not for synthesis or any other purposes (in which
+-- event Altera disclaims all warranties of any kind).
+
+
+--synopsys translate_off
+
+ LIBRARY sgate;
+ USE sgate.sgate_pack.all;
+
+--synthesis_resources = lut 32 mux21 44 oper_add 3
+ LIBRARY ieee;
+ USE ieee.std_logic_1164.all;
+
+ ENTITY altera_merlin_slave_agent_0008 IS
+ PORT
+ (
+ clk : IN STD_LOGIC;
+ cp_channel : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
+ cp_data : IN STD_LOGIC_VECTOR (68 DOWNTO 0);
+ cp_endofpacket : IN STD_LOGIC;
+ cp_ready : OUT STD_LOGIC;
+ cp_startofpacket : IN STD_LOGIC;
+ cp_valid : IN STD_LOGIC;
+ m0_address : OUT STD_LOGIC_VECTOR (13 DOWNTO 0);
+ m0_burstcount : OUT STD_LOGIC_VECTOR (2 DOWNTO 0);
+ m0_byteenable : OUT STD_LOGIC_VECTOR (3 DOWNTO 0);
+ m0_debugaccess : OUT STD_LOGIC;
+ m0_lock : OUT STD_LOGIC;
+ m0_read : OUT STD_LOGIC;
+ m0_readdata : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
+ m0_readdatavalid : IN STD_LOGIC;
+ m0_waitrequest : IN STD_LOGIC;
+ m0_write : OUT STD_LOGIC;
+ m0_writedata : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
+ rdata_fifo_sink_data : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
+ rdata_fifo_sink_ready : OUT STD_LOGIC;
+ rdata_fifo_sink_valid : IN STD_LOGIC;
+ rdata_fifo_src_data : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
+ rdata_fifo_src_ready : IN STD_LOGIC;
+ rdata_fifo_src_valid : OUT STD_LOGIC;
+ reset : IN STD_LOGIC;
+ rf_sink_data : IN STD_LOGIC_VECTOR (69 DOWNTO 0);
+ rf_sink_endofpacket : IN STD_LOGIC;
+ rf_sink_ready : OUT STD_LOGIC;
+ rf_sink_startofpacket : IN STD_LOGIC;
+ rf_sink_valid : IN STD_LOGIC;
+ rf_source_data : OUT STD_LOGIC_VECTOR (69 DOWNTO 0);
+ rf_source_endofpacket : OUT STD_LOGIC;
+ rf_source_ready : IN STD_LOGIC;
+ rf_source_startofpacket : OUT STD_LOGIC;
+ rf_source_valid : OUT STD_LOGIC;
+ rp_data : OUT STD_LOGIC_VECTOR (68 DOWNTO 0);
+ rp_endofpacket : OUT STD_LOGIC;
+ rp_ready : IN STD_LOGIC;
+ rp_startofpacket : OUT STD_LOGIC;
+ rp_valid : OUT STD_LOGIC
+ );
+ END altera_merlin_slave_agent_0008;
+
+ ARCHITECTURE RTL OF altera_merlin_slave_agent_0008 IS
+
+ ATTRIBUTE synthesis_clearbox : natural;
+ ATTRIBUTE synthesis_clearbox OF RTL : ARCHITECTURE IS 1;
+ SIGNAL altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_0_1137q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_10_1084q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_11_1083q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_12_1082q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_13_1081q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_1_1093q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_2_1092q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_3_1091q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_4_1090q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_5_1089q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_6_1088q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_7_1087q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_8_1086q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_9_1085q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1045q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1080q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1047q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1046q : STD_LOGIC := '0';
+ SIGNAL wire_nl_w620w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_nl_w329w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_nl_w621w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_nl_w619w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_0_1021q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_10_1141q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_11_1140q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_12_1139q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_13_1138q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_1_1150q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_2_1149q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_3_1148q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_4_1147q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_5_1146q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_6_1145q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_7_1144q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_8_1143q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_9_1142q : STD_LOGIC := '0';
+ SIGNAL wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1029m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1030m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1031m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1033m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1034m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1035m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1038m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1039m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1040m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1094m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1095m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1096m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1097m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1098m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1099m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1100m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1101m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1102m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1103m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1104m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1105m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1106m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1107m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1024m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_0_1178m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_10_1168m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_11_1167m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_12_1166m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_13_1165m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_1_1177m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_2_1176m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_3_1175m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_4_1174m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_5_1173m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_6_1172m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_7_1171m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_8_1170m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_9_1169m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_0_1017m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_1_1016m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_2_1015m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_0_480m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_1_479m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_2_478m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1028_a : STD_LOGIC_VECTOR (3 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1028_b : STD_LOGIC_VECTOR (3 DOWNTO 0);
+ SIGNAL wire_gnd : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1028_o : STD_LOGIC_VECTOR (3 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032_a : STD_LOGIC_VECTOR (3 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032_b : STD_LOGIC_VECTOR (3 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032_o : STD_LOGIC_VECTOR (3 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_a : STD_LOGIC_VECTOR (13 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_b : STD_LOGIC_VECTOR (13 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o : STD_LOGIC_VECTOR (13 DOWNTO 0);
+ SIGNAL wire_w_lg_cp_valid61w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_rf_source_ready62w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range697w743w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range694w696w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range692w693w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range690w691w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range688w689w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range686w687w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range684w685w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range682w683w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range680w681w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range678w679w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range676w677w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range674w675w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range672w673w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range669w671w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_m0_waitrequest598w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_reset613w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w667w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w602w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range300w742w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range302w695w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range305w670w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range291w293w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL s_wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_always0_1026_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_always1_1048_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1025_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_sink_ready_1182_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_wideor0_1027_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_comb_498_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_cp_ready_473_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_local_compressed_read_468_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_local_read_467_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_local_write_466_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_477_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_read_474_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_read_475_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_write_481_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_nonposted_write_endofpacket_471_dataout : STD_LOGIC;
+ SIGNAL s_wire_vcc : STD_LOGIC;
+ SIGNAL wire_w_cp_data_range60w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range697w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range694w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range692w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range690w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range688w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range686w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range684w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range682w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range680w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range678w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range676w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range674w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range672w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range669w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range291w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range292w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range300w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range302w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range305w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ BEGIN
+
+ wire_gnd <= '0';
+ wire_w_lg_cp_valid61w(0) <= cp_valid AND wire_w_cp_data_range60w(0);
+ wire_w_lg_rf_source_ready62w(0) <= rf_source_ready AND wire_w_lg_cp_valid61w(0);
+ wire_w_lg_w_rf_sink_data_range697w743w(0) <= wire_w_rf_sink_data_range697w(0) AND wire_w_lg_w_rf_sink_data_range300w742w(0);
+ wire_w_lg_w_rf_sink_data_range694w696w(0) <= wire_w_rf_sink_data_range694w(0) AND wire_w_lg_w_rf_sink_data_range302w695w(0);
+ wire_w_lg_w_rf_sink_data_range692w693w(0) <= wire_w_rf_sink_data_range692w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range690w691w(0) <= wire_w_rf_sink_data_range690w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range688w689w(0) <= wire_w_rf_sink_data_range688w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range686w687w(0) <= wire_w_rf_sink_data_range686w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range684w685w(0) <= wire_w_rf_sink_data_range684w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range682w683w(0) <= wire_w_rf_sink_data_range682w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range680w681w(0) <= wire_w_rf_sink_data_range680w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range678w679w(0) <= wire_w_rf_sink_data_range678w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range676w677w(0) <= wire_w_rf_sink_data_range676w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range674w675w(0) <= wire_w_rf_sink_data_range674w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range672w673w(0) <= wire_w_rf_sink_data_range672w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range669w671w(0) <= wire_w_rf_sink_data_range669w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_m0_waitrequest598w(0) <= NOT m0_waitrequest;
+ wire_w_lg_reset613w(0) <= NOT reset;
+ wire_w667w(0) <= NOT s_wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1025_dataout;
+ wire_w602w(0) <= NOT s_wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_local_compressed_read_468_dataout;
+ wire_w_lg_w_rf_sink_data_range300w742w(0) <= NOT wire_w_rf_sink_data_range300w(0);
+ wire_w_lg_w_rf_sink_data_range302w695w(0) <= NOT wire_w_rf_sink_data_range302w(0);
+ wire_w_lg_w_rf_sink_data_range305w670w(0) <= NOT wire_w_rf_sink_data_range305w(0);
+ wire_w_lg_w_rf_sink_data_range291w293w(0) <= wire_w_rf_sink_data_range291w(0) OR wire_w_rf_sink_data_range292w(0);
+ cp_ready <= s_wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_cp_ready_473_dataout;
+ m0_address <= ( cp_data(49 DOWNTO 36));
+ m0_burstcount <= ( wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_2_478m_dataout & wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_1_479m_dataout & wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_0_480m_dataout);
+ m0_byteenable <= ( cp_data(35 DOWNTO 32));
+ m0_debugaccess <= cp_data(68);
+ m0_lock <= (wire_w_lg_rf_source_ready62w(0) AND (s_wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_read_475_dataout OR s_wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_write_481_dataout));
+ m0_read <= s_wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_read_475_dataout;
+ m0_write <= s_wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_write_481_dataout;
+ m0_writedata <= ( cp_data(31 DOWNTO 0));
+ rdata_fifo_sink_ready <= ((rp_ready AND rdata_fifo_sink_valid) AND (NOT (rf_sink_valid AND rf_sink_data(69))));
+ rdata_fifo_src_data <= ( m0_readdata(31 DOWNTO 0));
+ rdata_fifo_src_valid <= m0_readdatavalid;
+ rf_sink_ready <= (s_wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1025_dataout AND s_wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_sink_ready_1182_dataout);
+ rf_source_data <= ( s_wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_nonposted_write_endofpacket_471_dataout & cp_data(68 DOWNTO 32) & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0");
+ rf_source_endofpacket <= cp_endofpacket;
+ rf_source_startofpacket <= cp_startofpacket;
+ rf_source_valid <= (s_wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_cp_ready_473_dataout AND (rf_source_ready AND (s_wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_nonposted_write_endofpacket_471_dataout OR s_wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_read_474_dataout)));
+ rp_data <= ( rf_sink_data(68) & rf_sink_data(64 DOWNTO 62) & rf_sink_data(67 DOWNTO 65) & rf_sink_data(61 DOWNTO 58) & wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_2_1015m_dataout & wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_1_1016m_dataout & wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_0_1017m_dataout & rf_sink_data(54) & wire_w_lg_w_rf_sink_data_range291w293w & rf_sink_data(52 DOWNTO 51) & "0" & wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_13_1165m_dataout & wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_12_1166m_dataout & wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_11_1167m_dataout & wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_10_1168m_dataout & wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_9_1169m_dataout & wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_8_1170m_dataout
+ & wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_7_1171m_dataout & wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_6_1172m_dataout & wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_5_1173m_dataout & wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_4_1174m_dataout & wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_3_1175m_dataout & wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_2_1176m_dataout & wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_1_1177m_dataout & wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_0_1178m_dataout & rf_sink_data(35 DOWNTO 32) & rdata_fifo_sink_data(31 DOWNTO 0));
+ rp_endofpacket <= (rf_sink_endofpacket AND s_wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1025_dataout);
+ rp_startofpacket <= (rf_sink_startofpacket AND wire_nl_w329w(0));
+ rp_valid <= (rdata_fifo_sink_valid OR s_wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_comb_498_dataout);
+ s_wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_always0_1026_dataout <= (s_wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_comb_498_dataout AND s_wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_sink_ready_1182_dataout);
+ s_wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_always1_1048_dataout <= (rp_ready AND s_wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout);
+ s_wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout <= (s_wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_comb_498_dataout AND wire_nl_w329w(0));
+ s_wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1025_dataout <= ((NOT rf_sink_data(50)) OR wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1024m_dataout);
+ s_wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_sink_ready_1182_dataout <= (rp_ready AND s_wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_comb_498_dataout);
+ s_wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_wideor0_1027_dataout <= ((altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1046q OR altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1047q) OR altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1080q);
+ s_wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_comb_498_dataout <= (rf_sink_valid AND (rf_sink_data(69) OR rdata_fifo_sink_valid));
+ s_wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_cp_ready_473_dataout <= (wire_w_lg_m0_waitrequest598w(0) AND rf_source_ready);
+ s_wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_local_compressed_read_468_dataout <= (cp_valid AND cp_data(50));
+ s_wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_local_read_467_dataout <= (cp_valid AND cp_data(53));
+ s_wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_local_write_466_dataout <= (cp_valid AND cp_data(52));
+ s_wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_477_dataout <= (s_wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_local_read_467_dataout AND wire_w602w(0));
+ s_wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_read_474_dataout <= (s_wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_local_read_467_dataout OR s_wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_local_compressed_read_468_dataout);
+ s_wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_read_475_dataout <= (rf_source_ready AND s_wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_read_474_dataout);
+ s_wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_write_481_dataout <= (rf_source_ready AND s_wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_local_write_466_dataout);
+ s_wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_nonposted_write_endofpacket_471_dataout <= ((NOT cp_data(51)) AND (cp_endofpacket AND s_wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_local_write_466_dataout));
+ s_wire_vcc <= '1';
+ wire_w_cp_data_range60w(0) <= cp_data(54);
+ wire_w_rf_sink_data_range697w(0) <= rf_sink_data(36);
+ wire_w_rf_sink_data_range694w(0) <= rf_sink_data(37);
+ wire_w_rf_sink_data_range692w(0) <= rf_sink_data(38);
+ wire_w_rf_sink_data_range690w(0) <= rf_sink_data(39);
+ wire_w_rf_sink_data_range688w(0) <= rf_sink_data(40);
+ wire_w_rf_sink_data_range686w(0) <= rf_sink_data(41);
+ wire_w_rf_sink_data_range684w(0) <= rf_sink_data(42);
+ wire_w_rf_sink_data_range682w(0) <= rf_sink_data(43);
+ wire_w_rf_sink_data_range680w(0) <= rf_sink_data(44);
+ wire_w_rf_sink_data_range678w(0) <= rf_sink_data(45);
+ wire_w_rf_sink_data_range676w(0) <= rf_sink_data(46);
+ wire_w_rf_sink_data_range674w(0) <= rf_sink_data(47);
+ wire_w_rf_sink_data_range672w(0) <= rf_sink_data(48);
+ wire_w_rf_sink_data_range669w(0) <= rf_sink_data(49);
+ wire_w_rf_sink_data_range291w(0) <= rf_sink_data(50);
+ wire_w_rf_sink_data_range292w(0) <= rf_sink_data(53);
+ wire_w_rf_sink_data_range300w(0) <= rf_sink_data(58);
+ wire_w_rf_sink_data_range302w(0) <= rf_sink_data(59);
+ wire_w_rf_sink_data_range305w(0) <= rf_sink_data(60);
+ PROCESS (clk, reset)
+ BEGIN
+ IF (reset = '1') THEN
+ altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_0_1137q <= '0';
+ altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_10_1084q <= '0';
+ altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_11_1083q <= '0';
+ altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_12_1082q <= '0';
+ altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_13_1081q <= '0';
+ altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_1_1093q <= '0';
+ altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_2_1092q <= '0';
+ altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_3_1091q <= '0';
+ altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_4_1090q <= '0';
+ altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_5_1089q <= '0';
+ altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_6_1088q <= '0';
+ altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_7_1087q <= '0';
+ altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_8_1086q <= '0';
+ altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_9_1085q <= '0';
+ ELSIF (clk = '1' AND clk'event) THEN
+ IF (s_wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_always1_1048_dataout = '1') THEN
+ altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_0_1137q <= wire_w_lg_w_rf_sink_data_range697w743w(0);
+ altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_10_1084q <= wire_w_lg_w_rf_sink_data_range676w677w(0);
+ altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_11_1083q <= wire_w_lg_w_rf_sink_data_range674w675w(0);
+ altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_12_1082q <= wire_w_lg_w_rf_sink_data_range672w673w(0);
+ altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_13_1081q <= wire_w_lg_w_rf_sink_data_range669w671w(0);
+ altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_1_1093q <= wire_w_lg_w_rf_sink_data_range694w696w(0);
+ altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_2_1092q <= wire_w_lg_w_rf_sink_data_range692w693w(0);
+ altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_3_1091q <= wire_w_lg_w_rf_sink_data_range690w691w(0);
+ altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_4_1090q <= wire_w_lg_w_rf_sink_data_range688w689w(0);
+ altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_5_1089q <= wire_w_lg_w_rf_sink_data_range686w687w(0);
+ altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_6_1088q <= wire_w_lg_w_rf_sink_data_range684w685w(0);
+ altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_7_1087q <= wire_w_lg_w_rf_sink_data_range682w683w(0);
+ altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_8_1086q <= wire_w_lg_w_rf_sink_data_range680w681w(0);
+ altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_9_1085q <= wire_w_lg_w_rf_sink_data_range678w679w(0);
+ END IF;
+ END IF;
+ END PROCESS;
+ PROCESS (clk, reset)
+ BEGIN
+ IF (reset = '1') THEN
+ altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1045q <= '0';
+ altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1080q <= '0';
+ altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1047q <= '0';
+ altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1046q <= '0';
+ ELSIF (clk = '1' AND clk'event) THEN
+ IF (s_wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_always0_1026_dataout = '1') THEN
+ altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1045q <= wire_w667w(0);
+ altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1080q <= wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1040m_dataout;
+ altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1047q <= wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1039m_dataout;
+ altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1046q <= wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1038m_dataout;
+ END IF;
+ END IF;
+ END PROCESS;
+ wire_nl_w620w(0) <= altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1046q AND wire_nl_w619w(0);
+ wire_nl_w329w(0) <= NOT altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1045q;
+ wire_nl_w621w(0) <= NOT altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1080q;
+ wire_nl_w619w(0) <= NOT altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1047q;
+ PROCESS (clk, reset)
+ BEGIN
+ IF (reset = '1') THEN
+ altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_0_1021q <= '0';
+ altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_10_1141q <= '0';
+ altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_11_1140q <= '0';
+ altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_12_1139q <= '0';
+ altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_13_1138q <= '0';
+ altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_1_1150q <= '0';
+ altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_2_1149q <= '0';
+ altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_3_1148q <= '0';
+ altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_4_1147q <= '0';
+ altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_5_1146q <= '0';
+ altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_6_1145q <= '0';
+ altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_7_1144q <= '0';
+ altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_8_1143q <= '0';
+ altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_9_1142q <= '0';
+ ELSIF (clk = '1' AND clk'event) THEN
+ IF (s_wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_sink_ready_1182_dataout = '1') THEN
+ altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_0_1021q <= (rf_sink_data(58) AND wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o(0));
+ altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_10_1141q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o(10));
+ altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_11_1140q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o(11));
+ altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_12_1139q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o(12));
+ altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_13_1138q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o(13));
+ altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_1_1150q <= (rf_sink_data(59) AND wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o(1));
+ altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_2_1149q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o(2));
+ altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_3_1148q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o(3));
+ altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_4_1147q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o(4));
+ altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_5_1146q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o(5));
+ altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_6_1145q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o(6));
+ altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_7_1144q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o(7));
+ altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_8_1143q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o(8));
+ altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_9_1142q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o(9));
+ END IF;
+ END IF;
+ END PROCESS;
+ wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1029m_dataout <= wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1028_o(3) WHEN s_wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_wideor0_1027_dataout = '1' ELSE wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032_o(3);
+ wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1030m_dataout <= wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1028_o(2) WHEN s_wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_wideor0_1027_dataout = '1' ELSE wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032_o(2);
+ wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1031m_dataout <= wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1028_o(1) WHEN s_wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_wideor0_1027_dataout = '1' ELSE wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032_o(1);
+ wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1033m_dataout <= wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1029m_dataout WHEN altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1045q = '1' ELSE wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032_o(3);
+ wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1034m_dataout <= wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1030m_dataout WHEN altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1045q = '1' ELSE wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032_o(2);
+ wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1035m_dataout <= wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1031m_dataout WHEN altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1045q = '1' ELSE wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032_o(1);
+ wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1038m_dataout <= wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1033m_dataout AND NOT(s_wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1025_dataout);
+ wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1039m_dataout <= wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1034m_dataout AND NOT(s_wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1025_dataout);
+ wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1040m_dataout <= wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1035m_dataout AND NOT(s_wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1025_dataout);
+ wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1094m_dataout <= rf_sink_data(49) WHEN s_wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_13_1138q;
+ wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1095m_dataout <= rf_sink_data(48) WHEN s_wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_12_1139q;
+ wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1096m_dataout <= rf_sink_data(47) WHEN s_wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_11_1140q;
+ wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1097m_dataout <= rf_sink_data(46) WHEN s_wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_10_1141q;
+ wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1098m_dataout <= rf_sink_data(45) WHEN s_wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_9_1142q;
+ wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1099m_dataout <= rf_sink_data(44) WHEN s_wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_8_1143q;
+ wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1100m_dataout <= rf_sink_data(43) WHEN s_wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_7_1144q;
+ wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1101m_dataout <= rf_sink_data(42) WHEN s_wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_6_1145q;
+ wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1102m_dataout <= rf_sink_data(41) WHEN s_wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_5_1146q;
+ wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1103m_dataout <= rf_sink_data(40) WHEN s_wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_4_1147q;
+ wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1104m_dataout <= rf_sink_data(39) WHEN s_wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_3_1148q;
+ wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1105m_dataout <= rf_sink_data(38) WHEN s_wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_2_1149q;
+ wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1106m_dataout <= rf_sink_data(37) WHEN s_wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_1_1150q;
+ wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1107m_dataout <= rf_sink_data(36) WHEN s_wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_0_1021q;
+ wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1024m_dataout <= (s_wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_comb_498_dataout AND (wire_nl_w620w(0) AND wire_nl_w621w(0))) WHEN altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1045q = '1' ELSE (s_wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_comb_498_dataout AND (((NOT rf_sink_data(55)) AND (NOT rf_sink_data(56))) AND rf_sink_data(57)));
+ wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_0_1178m_dataout <= rf_sink_data(36) WHEN s_wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE (altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_0_1021q OR altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_0_1137q);
+ wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_10_1168m_dataout <= rf_sink_data(46) WHEN s_wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE (altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_10_1084q OR altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_10_1141q);
+ wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_11_1167m_dataout <= rf_sink_data(47) WHEN s_wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE (altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_11_1083q OR altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_11_1140q);
+ wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_12_1166m_dataout <= rf_sink_data(48) WHEN s_wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE (altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_12_1082q OR altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_12_1139q);
+ wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_13_1165m_dataout <= rf_sink_data(49) WHEN s_wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE (altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_13_1081q OR altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_13_1138q);
+ wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_1_1177m_dataout <= rf_sink_data(37) WHEN s_wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE (altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_1_1093q OR altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_1_1150q);
+ wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_2_1176m_dataout <= rf_sink_data(38) WHEN s_wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE (altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_2_1092q OR altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_2_1149q);
+ wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_3_1175m_dataout <= rf_sink_data(39) WHEN s_wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE (altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_3_1091q OR altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_3_1148q);
+ wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_4_1174m_dataout <= rf_sink_data(40) WHEN s_wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE (altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_4_1090q OR altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_4_1147q);
+ wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_5_1173m_dataout <= rf_sink_data(41) WHEN s_wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE (altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_5_1089q OR altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_5_1146q);
+ wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_6_1172m_dataout <= rf_sink_data(42) WHEN s_wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE (altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_6_1088q OR altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_6_1145q);
+ wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_7_1171m_dataout <= rf_sink_data(43) WHEN s_wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE (altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_7_1087q OR altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_7_1144q);
+ wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_8_1170m_dataout <= rf_sink_data(44) WHEN s_wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE (altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_8_1086q OR altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_8_1143q);
+ wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_9_1169m_dataout <= rf_sink_data(45) WHEN s_wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE (altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_9_1085q OR altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_9_1142q);
+ wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_0_1017m_dataout <= rf_sink_data(55) WHEN s_wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1080q;
+ wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_1_1016m_dataout <= rf_sink_data(56) WHEN s_wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1047q;
+ wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_2_1015m_dataout <= rf_sink_data(57) WHEN s_wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1046q;
+ wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_0_480m_dataout <= cp_data(55) AND NOT(s_wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_477_dataout);
+ wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_1_479m_dataout <= cp_data(56) AND NOT(s_wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_477_dataout);
+ wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_2_478m_dataout <= cp_data(57) OR s_wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_477_dataout;
+ wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1028_a <= ( altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1046q & altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1047q & altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1080q & "1");
+ wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1028_b <= ( "0" & "1" & "1" & "1");
+ altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1028 : oper_add
+ GENERIC MAP (
+ sgate_representation => 0,
+ width_a => 4,
+ width_b => 4,
+ width_o => 4
+ )
+ PORT MAP (
+ a => wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1028_a,
+ b => wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1028_b,
+ cin => wire_gnd,
+ o => wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1028_o
+ );
+ wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032_a <= ( rf_sink_data(57 DOWNTO 55) & "1");
+ wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032_b <= ( "0" & "1" & "1" & "1");
+ altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032 : oper_add
+ GENERIC MAP (
+ sgate_representation => 0,
+ width_a => 4,
+ width_b => 4,
+ width_o => 4
+ )
+ PORT MAP (
+ a => wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032_a,
+ b => wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032_b,
+ cin => wire_gnd,
+ o => wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032_o
+ );
+ wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_a <= ( wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1094m_dataout & wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1095m_dataout & wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1096m_dataout & wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1097m_dataout & wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1098m_dataout & wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1099m_dataout & wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1100m_dataout & wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1101m_dataout & wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1102m_dataout
+ & wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1103m_dataout & wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1104m_dataout & wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1105m_dataout & wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1106m_dataout & wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1107m_dataout);
+ wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_b <= ( "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "1" & "0" & "0");
+ altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108 : oper_add
+ GENERIC MAP (
+ sgate_representation => 0,
+ width_a => 14,
+ width_b => 14,
+ width_o => 14
+ )
+ PORT MAP (
+ a => wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_a,
+ b => wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_b,
+ cin => wire_gnd,
+ o => wire_altera_merlin_slave_agent_0008_altera_merlin_slave_agent_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o
+ );
+
+ END RTL; --altera_merlin_slave_agent_0008
+--synopsys translate_on
+--VALID FILE
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_slave_agent/altera_merlin_slave_agent_0009.vho b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_slave_agent/altera_merlin_slave_agent_0009.vho
new file mode 100644
index 0000000000..c4e5415794
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_slave_agent/altera_merlin_slave_agent_0009.vho
@@ -0,0 +1,505 @@
+--IP Functional Simulation Model
+--VERSION_BEGIN 11.1SP2 cbx_mgl 2012:01:25:21:26:09:SJ cbx_simgen 2012:01:25:21:25:27:SJ VERSION_END
+
+
+-- Copyright (C) 1991-2011 Altera Corporation
+-- Your use of Altera Corporation's design tools, logic functions
+-- and other software and tools, and its AMPP partner logic
+-- functions, and any output files from any of the foregoing
+-- (including device programming or simulation files), and any
+-- associated documentation or information are expressly subject
+-- to the terms and conditions of the Altera Program License
+-- Subscription Agreement, Altera MegaCore Function License
+-- Agreement, or other applicable license agreement, including,
+-- without limitation, that your use is for the sole purpose of
+-- programming logic devices manufactured by Altera and sold by
+-- Altera or its authorized distributors. Please refer to the
+-- applicable agreement for further details.
+
+-- You may only use these simulation model output files for simulation
+-- purposes and expressly not for synthesis or any other purposes (in which
+-- event Altera disclaims all warranties of any kind).
+
+
+--synopsys translate_off
+
+ LIBRARY sgate;
+ USE sgate.sgate_pack.all;
+
+--synthesis_resources = lut 32 mux21 44 oper_add 3
+ LIBRARY ieee;
+ USE ieee.std_logic_1164.all;
+
+ ENTITY altera_merlin_slave_agent_0009 IS
+ PORT
+ (
+ clk : IN STD_LOGIC;
+ cp_channel : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
+ cp_data : IN STD_LOGIC_VECTOR (68 DOWNTO 0);
+ cp_endofpacket : IN STD_LOGIC;
+ cp_ready : OUT STD_LOGIC;
+ cp_startofpacket : IN STD_LOGIC;
+ cp_valid : IN STD_LOGIC;
+ m0_address : OUT STD_LOGIC_VECTOR (13 DOWNTO 0);
+ m0_burstcount : OUT STD_LOGIC_VECTOR (2 DOWNTO 0);
+ m0_byteenable : OUT STD_LOGIC_VECTOR (3 DOWNTO 0);
+ m0_debugaccess : OUT STD_LOGIC;
+ m0_lock : OUT STD_LOGIC;
+ m0_read : OUT STD_LOGIC;
+ m0_readdata : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
+ m0_readdatavalid : IN STD_LOGIC;
+ m0_waitrequest : IN STD_LOGIC;
+ m0_write : OUT STD_LOGIC;
+ m0_writedata : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
+ rdata_fifo_sink_data : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
+ rdata_fifo_sink_ready : OUT STD_LOGIC;
+ rdata_fifo_sink_valid : IN STD_LOGIC;
+ rdata_fifo_src_data : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
+ rdata_fifo_src_ready : IN STD_LOGIC;
+ rdata_fifo_src_valid : OUT STD_LOGIC;
+ reset : IN STD_LOGIC;
+ rf_sink_data : IN STD_LOGIC_VECTOR (69 DOWNTO 0);
+ rf_sink_endofpacket : IN STD_LOGIC;
+ rf_sink_ready : OUT STD_LOGIC;
+ rf_sink_startofpacket : IN STD_LOGIC;
+ rf_sink_valid : IN STD_LOGIC;
+ rf_source_data : OUT STD_LOGIC_VECTOR (69 DOWNTO 0);
+ rf_source_endofpacket : OUT STD_LOGIC;
+ rf_source_ready : IN STD_LOGIC;
+ rf_source_startofpacket : OUT STD_LOGIC;
+ rf_source_valid : OUT STD_LOGIC;
+ rp_data : OUT STD_LOGIC_VECTOR (68 DOWNTO 0);
+ rp_endofpacket : OUT STD_LOGIC;
+ rp_ready : IN STD_LOGIC;
+ rp_startofpacket : OUT STD_LOGIC;
+ rp_valid : OUT STD_LOGIC
+ );
+ END altera_merlin_slave_agent_0009;
+
+ ARCHITECTURE RTL OF altera_merlin_slave_agent_0009 IS
+
+ ATTRIBUTE synthesis_clearbox : natural;
+ ATTRIBUTE synthesis_clearbox OF RTL : ARCHITECTURE IS 1;
+ SIGNAL altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_0_1137q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_10_1084q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_11_1083q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_12_1082q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_13_1081q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_1_1093q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_2_1092q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_3_1091q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_4_1090q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_5_1089q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_6_1088q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_7_1087q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_8_1086q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_9_1085q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1045q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1080q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1047q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1046q : STD_LOGIC := '0';
+ SIGNAL wire_nl_w620w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_nl_w329w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_nl_w621w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_nl_w619w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_0_1021q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_10_1141q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_11_1140q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_12_1139q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_13_1138q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_1_1150q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_2_1149q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_3_1148q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_4_1147q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_5_1146q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_6_1145q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_7_1144q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_8_1143q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_9_1142q : STD_LOGIC := '0';
+ SIGNAL wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1029m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1030m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1031m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1033m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1034m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1035m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1038m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1039m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1040m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1094m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1095m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1096m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1097m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1098m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1099m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1100m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1101m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1102m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1103m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1104m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1105m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1106m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1107m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1024m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_0_1178m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_10_1168m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_11_1167m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_12_1166m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_13_1165m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_1_1177m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_2_1176m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_3_1175m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_4_1174m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_5_1173m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_6_1172m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_7_1171m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_8_1170m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_9_1169m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_0_1017m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_1_1016m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_2_1015m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_burstcount_0_480m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_burstcount_1_479m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_burstcount_2_478m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1028_a : STD_LOGIC_VECTOR (3 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1028_b : STD_LOGIC_VECTOR (3 DOWNTO 0);
+ SIGNAL wire_gnd : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1028_o : STD_LOGIC_VECTOR (3 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032_a : STD_LOGIC_VECTOR (3 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032_b : STD_LOGIC_VECTOR (3 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032_o : STD_LOGIC_VECTOR (3 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_a : STD_LOGIC_VECTOR (13 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_b : STD_LOGIC_VECTOR (13 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o : STD_LOGIC_VECTOR (13 DOWNTO 0);
+ SIGNAL wire_w_lg_cp_valid61w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_rf_source_ready62w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range697w743w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range694w696w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range692w693w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range690w691w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range688w689w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range686w687w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range684w685w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range682w683w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range680w681w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range678w679w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range676w677w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range674w675w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range672w673w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range669w671w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_m0_waitrequest598w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_reset613w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w667w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w602w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range300w742w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range302w695w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range305w670w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range291w293w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL s_wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_always0_1026_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_always1_1048_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1025_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_sink_ready_1182_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_wideor0_1027_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_comb_498_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_cp_ready_473_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_local_compressed_read_468_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_local_read_467_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_local_write_466_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_burstcount_477_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_read_474_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_read_475_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_write_481_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_nonposted_write_endofpacket_471_dataout : STD_LOGIC;
+ SIGNAL s_wire_vcc : STD_LOGIC;
+ SIGNAL wire_w_cp_data_range60w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range697w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range694w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range692w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range690w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range688w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range686w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range684w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range682w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range680w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range678w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range676w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range674w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range672w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range669w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range291w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range292w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range300w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range302w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range305w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ BEGIN
+
+ wire_gnd <= '0';
+ wire_w_lg_cp_valid61w(0) <= cp_valid AND wire_w_cp_data_range60w(0);
+ wire_w_lg_rf_source_ready62w(0) <= rf_source_ready AND wire_w_lg_cp_valid61w(0);
+ wire_w_lg_w_rf_sink_data_range697w743w(0) <= wire_w_rf_sink_data_range697w(0) AND wire_w_lg_w_rf_sink_data_range300w742w(0);
+ wire_w_lg_w_rf_sink_data_range694w696w(0) <= wire_w_rf_sink_data_range694w(0) AND wire_w_lg_w_rf_sink_data_range302w695w(0);
+ wire_w_lg_w_rf_sink_data_range692w693w(0) <= wire_w_rf_sink_data_range692w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range690w691w(0) <= wire_w_rf_sink_data_range690w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range688w689w(0) <= wire_w_rf_sink_data_range688w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range686w687w(0) <= wire_w_rf_sink_data_range686w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range684w685w(0) <= wire_w_rf_sink_data_range684w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range682w683w(0) <= wire_w_rf_sink_data_range682w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range680w681w(0) <= wire_w_rf_sink_data_range680w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range678w679w(0) <= wire_w_rf_sink_data_range678w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range676w677w(0) <= wire_w_rf_sink_data_range676w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range674w675w(0) <= wire_w_rf_sink_data_range674w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range672w673w(0) <= wire_w_rf_sink_data_range672w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range669w671w(0) <= wire_w_rf_sink_data_range669w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_m0_waitrequest598w(0) <= NOT m0_waitrequest;
+ wire_w_lg_reset613w(0) <= NOT reset;
+ wire_w667w(0) <= NOT s_wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1025_dataout;
+ wire_w602w(0) <= NOT s_wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_local_compressed_read_468_dataout;
+ wire_w_lg_w_rf_sink_data_range300w742w(0) <= NOT wire_w_rf_sink_data_range300w(0);
+ wire_w_lg_w_rf_sink_data_range302w695w(0) <= NOT wire_w_rf_sink_data_range302w(0);
+ wire_w_lg_w_rf_sink_data_range305w670w(0) <= NOT wire_w_rf_sink_data_range305w(0);
+ wire_w_lg_w_rf_sink_data_range291w293w(0) <= wire_w_rf_sink_data_range291w(0) OR wire_w_rf_sink_data_range292w(0);
+ cp_ready <= s_wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_cp_ready_473_dataout;
+ m0_address <= ( cp_data(49 DOWNTO 36));
+ m0_burstcount <= ( wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_burstcount_2_478m_dataout & wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_burstcount_1_479m_dataout & wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_burstcount_0_480m_dataout);
+ m0_byteenable <= ( cp_data(35 DOWNTO 32));
+ m0_debugaccess <= cp_data(68);
+ m0_lock <= (wire_w_lg_rf_source_ready62w(0) AND (s_wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_read_475_dataout OR s_wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_write_481_dataout));
+ m0_read <= s_wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_read_475_dataout;
+ m0_write <= s_wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_write_481_dataout;
+ m0_writedata <= ( cp_data(31 DOWNTO 0));
+ rdata_fifo_sink_ready <= ((rp_ready AND rdata_fifo_sink_valid) AND (NOT (rf_sink_valid AND rf_sink_data(69))));
+ rdata_fifo_src_data <= ( m0_readdata(31 DOWNTO 0));
+ rdata_fifo_src_valid <= m0_readdatavalid;
+ rf_sink_ready <= (s_wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1025_dataout AND s_wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_sink_ready_1182_dataout);
+ rf_source_data <= ( s_wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_nonposted_write_endofpacket_471_dataout & cp_data(68 DOWNTO 32) & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0");
+ rf_source_endofpacket <= cp_endofpacket;
+ rf_source_startofpacket <= cp_startofpacket;
+ rf_source_valid <= (s_wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_cp_ready_473_dataout AND (rf_source_ready AND (s_wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_nonposted_write_endofpacket_471_dataout OR s_wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_read_474_dataout)));
+ rp_data <= ( rf_sink_data(68) & rf_sink_data(64 DOWNTO 62) & rf_sink_data(67 DOWNTO 65) & rf_sink_data(61 DOWNTO 58) & wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_2_1015m_dataout & wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_1_1016m_dataout & wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_0_1017m_dataout & rf_sink_data(54) & wire_w_lg_w_rf_sink_data_range291w293w & rf_sink_data(52 DOWNTO 51) & "0" & wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_13_1165m_dataout & wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_12_1166m_dataout & wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_11_1167m_dataout & wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_10_1168m_dataout & wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_9_1169m_dataout & wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_8_1170m_dataout
+ & wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_7_1171m_dataout & wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_6_1172m_dataout & wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_5_1173m_dataout & wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_4_1174m_dataout & wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_3_1175m_dataout & wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_2_1176m_dataout & wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_1_1177m_dataout & wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_0_1178m_dataout & rf_sink_data(35 DOWNTO 32) & rdata_fifo_sink_data(31 DOWNTO 0));
+ rp_endofpacket <= (rf_sink_endofpacket AND s_wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1025_dataout);
+ rp_startofpacket <= (rf_sink_startofpacket AND wire_nl_w329w(0));
+ rp_valid <= (rdata_fifo_sink_valid OR s_wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_comb_498_dataout);
+ s_wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_always0_1026_dataout <= (s_wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_comb_498_dataout AND s_wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_sink_ready_1182_dataout);
+ s_wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_always1_1048_dataout <= (rp_ready AND s_wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout);
+ s_wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout <= (s_wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_comb_498_dataout AND wire_nl_w329w(0));
+ s_wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1025_dataout <= ((NOT rf_sink_data(50)) OR wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1024m_dataout);
+ s_wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_sink_ready_1182_dataout <= (rp_ready AND s_wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_comb_498_dataout);
+ s_wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_wideor0_1027_dataout <= ((altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1046q OR altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1047q) OR altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1080q);
+ s_wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_comb_498_dataout <= (rf_sink_valid AND (rf_sink_data(69) OR rdata_fifo_sink_valid));
+ s_wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_cp_ready_473_dataout <= (wire_w_lg_m0_waitrequest598w(0) AND rf_source_ready);
+ s_wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_local_compressed_read_468_dataout <= (cp_valid AND cp_data(50));
+ s_wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_local_read_467_dataout <= (cp_valid AND cp_data(53));
+ s_wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_local_write_466_dataout <= (cp_valid AND cp_data(52));
+ s_wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_burstcount_477_dataout <= (s_wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_local_read_467_dataout AND wire_w602w(0));
+ s_wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_read_474_dataout <= (s_wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_local_read_467_dataout OR s_wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_local_compressed_read_468_dataout);
+ s_wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_read_475_dataout <= (rf_source_ready AND s_wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_read_474_dataout);
+ s_wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_write_481_dataout <= (rf_source_ready AND s_wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_local_write_466_dataout);
+ s_wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_nonposted_write_endofpacket_471_dataout <= ((NOT cp_data(51)) AND (cp_endofpacket AND s_wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_local_write_466_dataout));
+ s_wire_vcc <= '1';
+ wire_w_cp_data_range60w(0) <= cp_data(54);
+ wire_w_rf_sink_data_range697w(0) <= rf_sink_data(36);
+ wire_w_rf_sink_data_range694w(0) <= rf_sink_data(37);
+ wire_w_rf_sink_data_range692w(0) <= rf_sink_data(38);
+ wire_w_rf_sink_data_range690w(0) <= rf_sink_data(39);
+ wire_w_rf_sink_data_range688w(0) <= rf_sink_data(40);
+ wire_w_rf_sink_data_range686w(0) <= rf_sink_data(41);
+ wire_w_rf_sink_data_range684w(0) <= rf_sink_data(42);
+ wire_w_rf_sink_data_range682w(0) <= rf_sink_data(43);
+ wire_w_rf_sink_data_range680w(0) <= rf_sink_data(44);
+ wire_w_rf_sink_data_range678w(0) <= rf_sink_data(45);
+ wire_w_rf_sink_data_range676w(0) <= rf_sink_data(46);
+ wire_w_rf_sink_data_range674w(0) <= rf_sink_data(47);
+ wire_w_rf_sink_data_range672w(0) <= rf_sink_data(48);
+ wire_w_rf_sink_data_range669w(0) <= rf_sink_data(49);
+ wire_w_rf_sink_data_range291w(0) <= rf_sink_data(50);
+ wire_w_rf_sink_data_range292w(0) <= rf_sink_data(53);
+ wire_w_rf_sink_data_range300w(0) <= rf_sink_data(58);
+ wire_w_rf_sink_data_range302w(0) <= rf_sink_data(59);
+ wire_w_rf_sink_data_range305w(0) <= rf_sink_data(60);
+ PROCESS (clk, reset)
+ BEGIN
+ IF (reset = '1') THEN
+ altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_0_1137q <= '0';
+ altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_10_1084q <= '0';
+ altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_11_1083q <= '0';
+ altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_12_1082q <= '0';
+ altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_13_1081q <= '0';
+ altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_1_1093q <= '0';
+ altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_2_1092q <= '0';
+ altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_3_1091q <= '0';
+ altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_4_1090q <= '0';
+ altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_5_1089q <= '0';
+ altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_6_1088q <= '0';
+ altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_7_1087q <= '0';
+ altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_8_1086q <= '0';
+ altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_9_1085q <= '0';
+ ELSIF (clk = '1' AND clk'event) THEN
+ IF (s_wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_always1_1048_dataout = '1') THEN
+ altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_0_1137q <= wire_w_lg_w_rf_sink_data_range697w743w(0);
+ altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_10_1084q <= wire_w_lg_w_rf_sink_data_range676w677w(0);
+ altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_11_1083q <= wire_w_lg_w_rf_sink_data_range674w675w(0);
+ altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_12_1082q <= wire_w_lg_w_rf_sink_data_range672w673w(0);
+ altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_13_1081q <= wire_w_lg_w_rf_sink_data_range669w671w(0);
+ altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_1_1093q <= wire_w_lg_w_rf_sink_data_range694w696w(0);
+ altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_2_1092q <= wire_w_lg_w_rf_sink_data_range692w693w(0);
+ altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_3_1091q <= wire_w_lg_w_rf_sink_data_range690w691w(0);
+ altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_4_1090q <= wire_w_lg_w_rf_sink_data_range688w689w(0);
+ altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_5_1089q <= wire_w_lg_w_rf_sink_data_range686w687w(0);
+ altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_6_1088q <= wire_w_lg_w_rf_sink_data_range684w685w(0);
+ altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_7_1087q <= wire_w_lg_w_rf_sink_data_range682w683w(0);
+ altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_8_1086q <= wire_w_lg_w_rf_sink_data_range680w681w(0);
+ altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_9_1085q <= wire_w_lg_w_rf_sink_data_range678w679w(0);
+ END IF;
+ END IF;
+ END PROCESS;
+ PROCESS (clk, reset)
+ BEGIN
+ IF (reset = '1') THEN
+ altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1045q <= '0';
+ altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1080q <= '0';
+ altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1047q <= '0';
+ altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1046q <= '0';
+ ELSIF (clk = '1' AND clk'event) THEN
+ IF (s_wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_always0_1026_dataout = '1') THEN
+ altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1045q <= wire_w667w(0);
+ altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1080q <= wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1040m_dataout;
+ altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1047q <= wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1039m_dataout;
+ altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1046q <= wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1038m_dataout;
+ END IF;
+ END IF;
+ END PROCESS;
+ wire_nl_w620w(0) <= altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1046q AND wire_nl_w619w(0);
+ wire_nl_w329w(0) <= NOT altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1045q;
+ wire_nl_w621w(0) <= NOT altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1080q;
+ wire_nl_w619w(0) <= NOT altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1047q;
+ PROCESS (clk, reset)
+ BEGIN
+ IF (reset = '1') THEN
+ altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_0_1021q <= '0';
+ altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_10_1141q <= '0';
+ altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_11_1140q <= '0';
+ altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_12_1139q <= '0';
+ altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_13_1138q <= '0';
+ altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_1_1150q <= '0';
+ altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_2_1149q <= '0';
+ altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_3_1148q <= '0';
+ altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_4_1147q <= '0';
+ altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_5_1146q <= '0';
+ altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_6_1145q <= '0';
+ altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_7_1144q <= '0';
+ altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_8_1143q <= '0';
+ altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_9_1142q <= '0';
+ ELSIF (clk = '1' AND clk'event) THEN
+ IF (s_wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_sink_ready_1182_dataout = '1') THEN
+ altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_0_1021q <= (rf_sink_data(58) AND wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o(0));
+ altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_10_1141q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o(10));
+ altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_11_1140q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o(11));
+ altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_12_1139q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o(12));
+ altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_13_1138q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o(13));
+ altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_1_1150q <= (rf_sink_data(59) AND wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o(1));
+ altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_2_1149q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o(2));
+ altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_3_1148q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o(3));
+ altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_4_1147q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o(4));
+ altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_5_1146q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o(5));
+ altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_6_1145q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o(6));
+ altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_7_1144q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o(7));
+ altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_8_1143q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o(8));
+ altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_9_1142q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o(9));
+ END IF;
+ END IF;
+ END PROCESS;
+ wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1029m_dataout <= wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1028_o(3) WHEN s_wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_wideor0_1027_dataout = '1' ELSE wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032_o(3);
+ wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1030m_dataout <= wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1028_o(2) WHEN s_wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_wideor0_1027_dataout = '1' ELSE wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032_o(2);
+ wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1031m_dataout <= wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1028_o(1) WHEN s_wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_wideor0_1027_dataout = '1' ELSE wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032_o(1);
+ wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1033m_dataout <= wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1029m_dataout WHEN altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1045q = '1' ELSE wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032_o(3);
+ wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1034m_dataout <= wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1030m_dataout WHEN altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1045q = '1' ELSE wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032_o(2);
+ wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1035m_dataout <= wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1031m_dataout WHEN altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1045q = '1' ELSE wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032_o(1);
+ wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1038m_dataout <= wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1033m_dataout AND NOT(s_wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1025_dataout);
+ wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1039m_dataout <= wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1034m_dataout AND NOT(s_wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1025_dataout);
+ wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1040m_dataout <= wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1035m_dataout AND NOT(s_wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1025_dataout);
+ wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1094m_dataout <= rf_sink_data(49) WHEN s_wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_13_1138q;
+ wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1095m_dataout <= rf_sink_data(48) WHEN s_wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_12_1139q;
+ wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1096m_dataout <= rf_sink_data(47) WHEN s_wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_11_1140q;
+ wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1097m_dataout <= rf_sink_data(46) WHEN s_wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_10_1141q;
+ wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1098m_dataout <= rf_sink_data(45) WHEN s_wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_9_1142q;
+ wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1099m_dataout <= rf_sink_data(44) WHEN s_wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_8_1143q;
+ wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1100m_dataout <= rf_sink_data(43) WHEN s_wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_7_1144q;
+ wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1101m_dataout <= rf_sink_data(42) WHEN s_wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_6_1145q;
+ wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1102m_dataout <= rf_sink_data(41) WHEN s_wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_5_1146q;
+ wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1103m_dataout <= rf_sink_data(40) WHEN s_wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_4_1147q;
+ wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1104m_dataout <= rf_sink_data(39) WHEN s_wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_3_1148q;
+ wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1105m_dataout <= rf_sink_data(38) WHEN s_wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_2_1149q;
+ wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1106m_dataout <= rf_sink_data(37) WHEN s_wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_1_1150q;
+ wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1107m_dataout <= rf_sink_data(36) WHEN s_wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_0_1021q;
+ wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1024m_dataout <= (s_wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_comb_498_dataout AND (wire_nl_w620w(0) AND wire_nl_w621w(0))) WHEN altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1045q = '1' ELSE (s_wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_comb_498_dataout AND (((NOT rf_sink_data(55)) AND (NOT rf_sink_data(56))) AND rf_sink_data(57)));
+ wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_0_1178m_dataout <= rf_sink_data(36) WHEN s_wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE (altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_0_1021q OR altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_0_1137q);
+ wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_10_1168m_dataout <= rf_sink_data(46) WHEN s_wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE (altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_10_1084q OR altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_10_1141q);
+ wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_11_1167m_dataout <= rf_sink_data(47) WHEN s_wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE (altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_11_1083q OR altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_11_1140q);
+ wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_12_1166m_dataout <= rf_sink_data(48) WHEN s_wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE (altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_12_1082q OR altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_12_1139q);
+ wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_13_1165m_dataout <= rf_sink_data(49) WHEN s_wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE (altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_13_1081q OR altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_13_1138q);
+ wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_1_1177m_dataout <= rf_sink_data(37) WHEN s_wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE (altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_1_1093q OR altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_1_1150q);
+ wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_2_1176m_dataout <= rf_sink_data(38) WHEN s_wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE (altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_2_1092q OR altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_2_1149q);
+ wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_3_1175m_dataout <= rf_sink_data(39) WHEN s_wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE (altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_3_1091q OR altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_3_1148q);
+ wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_4_1174m_dataout <= rf_sink_data(40) WHEN s_wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE (altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_4_1090q OR altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_4_1147q);
+ wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_5_1173m_dataout <= rf_sink_data(41) WHEN s_wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE (altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_5_1089q OR altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_5_1146q);
+ wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_6_1172m_dataout <= rf_sink_data(42) WHEN s_wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE (altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_6_1088q OR altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_6_1145q);
+ wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_7_1171m_dataout <= rf_sink_data(43) WHEN s_wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE (altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_7_1087q OR altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_7_1144q);
+ wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_8_1170m_dataout <= rf_sink_data(44) WHEN s_wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE (altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_8_1086q OR altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_8_1143q);
+ wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_9_1169m_dataout <= rf_sink_data(45) WHEN s_wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE (altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_9_1085q OR altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_9_1142q);
+ wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_0_1017m_dataout <= rf_sink_data(55) WHEN s_wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1080q;
+ wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_1_1016m_dataout <= rf_sink_data(56) WHEN s_wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1047q;
+ wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_2_1015m_dataout <= rf_sink_data(57) WHEN s_wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1046q;
+ wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_burstcount_0_480m_dataout <= cp_data(55) AND NOT(s_wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_burstcount_477_dataout);
+ wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_burstcount_1_479m_dataout <= cp_data(56) AND NOT(s_wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_burstcount_477_dataout);
+ wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_burstcount_2_478m_dataout <= cp_data(57) OR s_wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_burstcount_477_dataout;
+ wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1028_a <= ( altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1046q & altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1047q & altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1080q & "1");
+ wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1028_b <= ( "0" & "1" & "1" & "1");
+ altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1028 : oper_add
+ GENERIC MAP (
+ sgate_representation => 0,
+ width_a => 4,
+ width_b => 4,
+ width_o => 4
+ )
+ PORT MAP (
+ a => wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1028_a,
+ b => wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1028_b,
+ cin => wire_gnd,
+ o => wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1028_o
+ );
+ wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032_a <= ( rf_sink_data(57 DOWNTO 55) & "1");
+ wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032_b <= ( "0" & "1" & "1" & "1");
+ altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032 : oper_add
+ GENERIC MAP (
+ sgate_representation => 0,
+ width_a => 4,
+ width_b => 4,
+ width_o => 4
+ )
+ PORT MAP (
+ a => wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032_a,
+ b => wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032_b,
+ cin => wire_gnd,
+ o => wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032_o
+ );
+ wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_a <= ( wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1094m_dataout & wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1095m_dataout & wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1096m_dataout & wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1097m_dataout & wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1098m_dataout & wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1099m_dataout & wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1100m_dataout & wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1101m_dataout & wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1102m_dataout
+ & wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1103m_dataout & wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1104m_dataout & wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1105m_dataout & wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1106m_dataout & wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1107m_dataout);
+ wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_b <= ( "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "1" & "0" & "0");
+ altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108 : oper_add
+ GENERIC MAP (
+ sgate_representation => 0,
+ width_a => 14,
+ width_b => 14,
+ width_o => 14
+ )
+ PORT MAP (
+ a => wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_a,
+ b => wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_b,
+ cin => wire_gnd,
+ o => wire_altera_merlin_slave_agent_0009_altera_merlin_slave_agent_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o
+ );
+
+ END RTL; --altera_merlin_slave_agent_0009
+--synopsys translate_on
+--VALID FILE
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_slave_agent/altera_merlin_slave_agent_0010.vho b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_slave_agent/altera_merlin_slave_agent_0010.vho
new file mode 100644
index 0000000000..6a92ec8186
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_slave_agent/altera_merlin_slave_agent_0010.vho
@@ -0,0 +1,505 @@
+--IP Functional Simulation Model
+--VERSION_BEGIN 11.1SP2 cbx_mgl 2012:01:25:21:26:09:SJ cbx_simgen 2012:01:25:21:25:27:SJ VERSION_END
+
+
+-- Copyright (C) 1991-2011 Altera Corporation
+-- Your use of Altera Corporation's design tools, logic functions
+-- and other software and tools, and its AMPP partner logic
+-- functions, and any output files from any of the foregoing
+-- (including device programming or simulation files), and any
+-- associated documentation or information are expressly subject
+-- to the terms and conditions of the Altera Program License
+-- Subscription Agreement, Altera MegaCore Function License
+-- Agreement, or other applicable license agreement, including,
+-- without limitation, that your use is for the sole purpose of
+-- programming logic devices manufactured by Altera and sold by
+-- Altera or its authorized distributors. Please refer to the
+-- applicable agreement for further details.
+
+-- You may only use these simulation model output files for simulation
+-- purposes and expressly not for synthesis or any other purposes (in which
+-- event Altera disclaims all warranties of any kind).
+
+
+--synopsys translate_off
+
+ LIBRARY sgate;
+ USE sgate.sgate_pack.all;
+
+--synthesis_resources = lut 32 mux21 44 oper_add 3
+ LIBRARY ieee;
+ USE ieee.std_logic_1164.all;
+
+ ENTITY altera_merlin_slave_agent_0010 IS
+ PORT
+ (
+ clk : IN STD_LOGIC;
+ cp_channel : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
+ cp_data : IN STD_LOGIC_VECTOR (68 DOWNTO 0);
+ cp_endofpacket : IN STD_LOGIC;
+ cp_ready : OUT STD_LOGIC;
+ cp_startofpacket : IN STD_LOGIC;
+ cp_valid : IN STD_LOGIC;
+ m0_address : OUT STD_LOGIC_VECTOR (13 DOWNTO 0);
+ m0_burstcount : OUT STD_LOGIC_VECTOR (2 DOWNTO 0);
+ m0_byteenable : OUT STD_LOGIC_VECTOR (3 DOWNTO 0);
+ m0_debugaccess : OUT STD_LOGIC;
+ m0_lock : OUT STD_LOGIC;
+ m0_read : OUT STD_LOGIC;
+ m0_readdata : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
+ m0_readdatavalid : IN STD_LOGIC;
+ m0_waitrequest : IN STD_LOGIC;
+ m0_write : OUT STD_LOGIC;
+ m0_writedata : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
+ rdata_fifo_sink_data : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
+ rdata_fifo_sink_ready : OUT STD_LOGIC;
+ rdata_fifo_sink_valid : IN STD_LOGIC;
+ rdata_fifo_src_data : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
+ rdata_fifo_src_ready : IN STD_LOGIC;
+ rdata_fifo_src_valid : OUT STD_LOGIC;
+ reset : IN STD_LOGIC;
+ rf_sink_data : IN STD_LOGIC_VECTOR (69 DOWNTO 0);
+ rf_sink_endofpacket : IN STD_LOGIC;
+ rf_sink_ready : OUT STD_LOGIC;
+ rf_sink_startofpacket : IN STD_LOGIC;
+ rf_sink_valid : IN STD_LOGIC;
+ rf_source_data : OUT STD_LOGIC_VECTOR (69 DOWNTO 0);
+ rf_source_endofpacket : OUT STD_LOGIC;
+ rf_source_ready : IN STD_LOGIC;
+ rf_source_startofpacket : OUT STD_LOGIC;
+ rf_source_valid : OUT STD_LOGIC;
+ rp_data : OUT STD_LOGIC_VECTOR (68 DOWNTO 0);
+ rp_endofpacket : OUT STD_LOGIC;
+ rp_ready : IN STD_LOGIC;
+ rp_startofpacket : OUT STD_LOGIC;
+ rp_valid : OUT STD_LOGIC
+ );
+ END altera_merlin_slave_agent_0010;
+
+ ARCHITECTURE RTL OF altera_merlin_slave_agent_0010 IS
+
+ ATTRIBUTE synthesis_clearbox : natural;
+ ATTRIBUTE synthesis_clearbox OF RTL : ARCHITECTURE IS 1;
+ SIGNAL altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_0_1137q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_10_1084q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_11_1083q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_12_1082q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_13_1081q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_1_1093q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_2_1092q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_3_1091q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_4_1090q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_5_1089q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_6_1088q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_7_1087q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_8_1086q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_9_1085q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1045q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1080q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1047q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1046q : STD_LOGIC := '0';
+ SIGNAL wire_nl_w620w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_nl_w329w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_nl_w621w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_nl_w619w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_0_1021q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_10_1141q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_11_1140q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_12_1139q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_13_1138q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_1_1150q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_2_1149q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_3_1148q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_4_1147q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_5_1146q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_6_1145q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_7_1144q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_8_1143q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_9_1142q : STD_LOGIC := '0';
+ SIGNAL wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1029m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1030m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1031m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1033m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1034m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1035m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1038m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1039m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1040m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1094m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1095m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1096m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1097m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1098m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1099m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1100m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1101m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1102m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1103m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1104m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1105m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1106m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1107m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1024m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_0_1178m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_10_1168m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_11_1167m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_12_1166m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_13_1165m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_1_1177m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_2_1176m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_3_1175m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_4_1174m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_5_1173m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_6_1172m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_7_1171m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_8_1170m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_9_1169m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_0_1017m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_1_1016m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_2_1015m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_0_480m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_1_479m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_2_478m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1028_a : STD_LOGIC_VECTOR (3 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1028_b : STD_LOGIC_VECTOR (3 DOWNTO 0);
+ SIGNAL wire_gnd : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1028_o : STD_LOGIC_VECTOR (3 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032_a : STD_LOGIC_VECTOR (3 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032_b : STD_LOGIC_VECTOR (3 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032_o : STD_LOGIC_VECTOR (3 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_a : STD_LOGIC_VECTOR (13 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_b : STD_LOGIC_VECTOR (13 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o : STD_LOGIC_VECTOR (13 DOWNTO 0);
+ SIGNAL wire_w_lg_cp_valid61w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_rf_source_ready62w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range697w743w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range694w696w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range692w693w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range690w691w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range688w689w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range686w687w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range684w685w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range682w683w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range680w681w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range678w679w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range676w677w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range674w675w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range672w673w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range669w671w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_m0_waitrequest598w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_reset613w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w667w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w602w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range300w742w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range302w695w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range305w670w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range291w293w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL s_wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_always0_1026_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_always1_1048_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1025_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_sink_ready_1182_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_wideor0_1027_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_comb_498_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_cp_ready_473_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_local_compressed_read_468_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_local_read_467_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_local_write_466_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_477_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_m0_read_474_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_m0_read_475_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_m0_write_481_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_nonposted_write_endofpacket_471_dataout : STD_LOGIC;
+ SIGNAL s_wire_vcc : STD_LOGIC;
+ SIGNAL wire_w_cp_data_range60w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range697w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range694w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range692w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range690w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range688w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range686w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range684w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range682w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range680w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range678w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range676w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range674w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range672w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range669w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range291w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range292w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range300w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range302w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range305w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ BEGIN
+
+ wire_gnd <= '0';
+ wire_w_lg_cp_valid61w(0) <= cp_valid AND wire_w_cp_data_range60w(0);
+ wire_w_lg_rf_source_ready62w(0) <= rf_source_ready AND wire_w_lg_cp_valid61w(0);
+ wire_w_lg_w_rf_sink_data_range697w743w(0) <= wire_w_rf_sink_data_range697w(0) AND wire_w_lg_w_rf_sink_data_range300w742w(0);
+ wire_w_lg_w_rf_sink_data_range694w696w(0) <= wire_w_rf_sink_data_range694w(0) AND wire_w_lg_w_rf_sink_data_range302w695w(0);
+ wire_w_lg_w_rf_sink_data_range692w693w(0) <= wire_w_rf_sink_data_range692w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range690w691w(0) <= wire_w_rf_sink_data_range690w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range688w689w(0) <= wire_w_rf_sink_data_range688w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range686w687w(0) <= wire_w_rf_sink_data_range686w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range684w685w(0) <= wire_w_rf_sink_data_range684w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range682w683w(0) <= wire_w_rf_sink_data_range682w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range680w681w(0) <= wire_w_rf_sink_data_range680w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range678w679w(0) <= wire_w_rf_sink_data_range678w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range676w677w(0) <= wire_w_rf_sink_data_range676w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range674w675w(0) <= wire_w_rf_sink_data_range674w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range672w673w(0) <= wire_w_rf_sink_data_range672w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range669w671w(0) <= wire_w_rf_sink_data_range669w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_m0_waitrequest598w(0) <= NOT m0_waitrequest;
+ wire_w_lg_reset613w(0) <= NOT reset;
+ wire_w667w(0) <= NOT s_wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1025_dataout;
+ wire_w602w(0) <= NOT s_wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_local_compressed_read_468_dataout;
+ wire_w_lg_w_rf_sink_data_range300w742w(0) <= NOT wire_w_rf_sink_data_range300w(0);
+ wire_w_lg_w_rf_sink_data_range302w695w(0) <= NOT wire_w_rf_sink_data_range302w(0);
+ wire_w_lg_w_rf_sink_data_range305w670w(0) <= NOT wire_w_rf_sink_data_range305w(0);
+ wire_w_lg_w_rf_sink_data_range291w293w(0) <= wire_w_rf_sink_data_range291w(0) OR wire_w_rf_sink_data_range292w(0);
+ cp_ready <= s_wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_cp_ready_473_dataout;
+ m0_address <= ( cp_data(49 DOWNTO 36));
+ m0_burstcount <= ( wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_2_478m_dataout & wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_1_479m_dataout & wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_0_480m_dataout);
+ m0_byteenable <= ( cp_data(35 DOWNTO 32));
+ m0_debugaccess <= cp_data(68);
+ m0_lock <= (wire_w_lg_rf_source_ready62w(0) AND (s_wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_m0_read_475_dataout OR s_wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_m0_write_481_dataout));
+ m0_read <= s_wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_m0_read_475_dataout;
+ m0_write <= s_wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_m0_write_481_dataout;
+ m0_writedata <= ( cp_data(31 DOWNTO 0));
+ rdata_fifo_sink_ready <= ((rp_ready AND rdata_fifo_sink_valid) AND (NOT (rf_sink_valid AND rf_sink_data(69))));
+ rdata_fifo_src_data <= ( m0_readdata(31 DOWNTO 0));
+ rdata_fifo_src_valid <= m0_readdatavalid;
+ rf_sink_ready <= (s_wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1025_dataout AND s_wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_sink_ready_1182_dataout);
+ rf_source_data <= ( s_wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_nonposted_write_endofpacket_471_dataout & cp_data(68 DOWNTO 32) & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0");
+ rf_source_endofpacket <= cp_endofpacket;
+ rf_source_startofpacket <= cp_startofpacket;
+ rf_source_valid <= (s_wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_cp_ready_473_dataout AND (rf_source_ready AND (s_wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_nonposted_write_endofpacket_471_dataout OR s_wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_m0_read_474_dataout)));
+ rp_data <= ( rf_sink_data(68) & rf_sink_data(64 DOWNTO 62) & rf_sink_data(67 DOWNTO 65) & rf_sink_data(61 DOWNTO 58) & wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_2_1015m_dataout & wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_1_1016m_dataout & wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_0_1017m_dataout & rf_sink_data(54) & wire_w_lg_w_rf_sink_data_range291w293w & rf_sink_data(52 DOWNTO 51) & "0" & wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_13_1165m_dataout & wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_12_1166m_dataout & wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_11_1167m_dataout & wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_10_1168m_dataout & wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_9_1169m_dataout & wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_8_1170m_dataout
+ & wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_7_1171m_dataout & wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_6_1172m_dataout & wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_5_1173m_dataout & wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_4_1174m_dataout & wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_3_1175m_dataout & wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_2_1176m_dataout & wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_1_1177m_dataout & wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_0_1178m_dataout & rf_sink_data(35 DOWNTO 32) & rdata_fifo_sink_data(31 DOWNTO 0));
+ rp_endofpacket <= (rf_sink_endofpacket AND s_wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1025_dataout);
+ rp_startofpacket <= (rf_sink_startofpacket AND wire_nl_w329w(0));
+ rp_valid <= (rdata_fifo_sink_valid OR s_wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_comb_498_dataout);
+ s_wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_always0_1026_dataout <= (s_wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_comb_498_dataout AND s_wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_sink_ready_1182_dataout);
+ s_wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_always1_1048_dataout <= (rp_ready AND s_wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout);
+ s_wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout <= (s_wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_comb_498_dataout AND wire_nl_w329w(0));
+ s_wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1025_dataout <= ((NOT rf_sink_data(50)) OR wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1024m_dataout);
+ s_wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_sink_ready_1182_dataout <= (rp_ready AND s_wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_comb_498_dataout);
+ s_wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_wideor0_1027_dataout <= ((altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1046q OR altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1047q) OR altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1080q);
+ s_wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_comb_498_dataout <= (rf_sink_valid AND (rf_sink_data(69) OR rdata_fifo_sink_valid));
+ s_wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_cp_ready_473_dataout <= (wire_w_lg_m0_waitrequest598w(0) AND rf_source_ready);
+ s_wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_local_compressed_read_468_dataout <= (cp_valid AND cp_data(50));
+ s_wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_local_read_467_dataout <= (cp_valid AND cp_data(53));
+ s_wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_local_write_466_dataout <= (cp_valid AND cp_data(52));
+ s_wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_477_dataout <= (s_wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_local_read_467_dataout AND wire_w602w(0));
+ s_wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_m0_read_474_dataout <= (s_wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_local_read_467_dataout OR s_wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_local_compressed_read_468_dataout);
+ s_wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_m0_read_475_dataout <= (rf_source_ready AND s_wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_m0_read_474_dataout);
+ s_wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_m0_write_481_dataout <= (rf_source_ready AND s_wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_local_write_466_dataout);
+ s_wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_nonposted_write_endofpacket_471_dataout <= ((NOT cp_data(51)) AND (cp_endofpacket AND s_wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_local_write_466_dataout));
+ s_wire_vcc <= '1';
+ wire_w_cp_data_range60w(0) <= cp_data(54);
+ wire_w_rf_sink_data_range697w(0) <= rf_sink_data(36);
+ wire_w_rf_sink_data_range694w(0) <= rf_sink_data(37);
+ wire_w_rf_sink_data_range692w(0) <= rf_sink_data(38);
+ wire_w_rf_sink_data_range690w(0) <= rf_sink_data(39);
+ wire_w_rf_sink_data_range688w(0) <= rf_sink_data(40);
+ wire_w_rf_sink_data_range686w(0) <= rf_sink_data(41);
+ wire_w_rf_sink_data_range684w(0) <= rf_sink_data(42);
+ wire_w_rf_sink_data_range682w(0) <= rf_sink_data(43);
+ wire_w_rf_sink_data_range680w(0) <= rf_sink_data(44);
+ wire_w_rf_sink_data_range678w(0) <= rf_sink_data(45);
+ wire_w_rf_sink_data_range676w(0) <= rf_sink_data(46);
+ wire_w_rf_sink_data_range674w(0) <= rf_sink_data(47);
+ wire_w_rf_sink_data_range672w(0) <= rf_sink_data(48);
+ wire_w_rf_sink_data_range669w(0) <= rf_sink_data(49);
+ wire_w_rf_sink_data_range291w(0) <= rf_sink_data(50);
+ wire_w_rf_sink_data_range292w(0) <= rf_sink_data(53);
+ wire_w_rf_sink_data_range300w(0) <= rf_sink_data(58);
+ wire_w_rf_sink_data_range302w(0) <= rf_sink_data(59);
+ wire_w_rf_sink_data_range305w(0) <= rf_sink_data(60);
+ PROCESS (clk, reset)
+ BEGIN
+ IF (reset = '1') THEN
+ altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_0_1137q <= '0';
+ altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_10_1084q <= '0';
+ altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_11_1083q <= '0';
+ altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_12_1082q <= '0';
+ altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_13_1081q <= '0';
+ altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_1_1093q <= '0';
+ altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_2_1092q <= '0';
+ altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_3_1091q <= '0';
+ altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_4_1090q <= '0';
+ altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_5_1089q <= '0';
+ altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_6_1088q <= '0';
+ altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_7_1087q <= '0';
+ altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_8_1086q <= '0';
+ altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_9_1085q <= '0';
+ ELSIF (clk = '1' AND clk'event) THEN
+ IF (s_wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_always1_1048_dataout = '1') THEN
+ altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_0_1137q <= wire_w_lg_w_rf_sink_data_range697w743w(0);
+ altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_10_1084q <= wire_w_lg_w_rf_sink_data_range676w677w(0);
+ altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_11_1083q <= wire_w_lg_w_rf_sink_data_range674w675w(0);
+ altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_12_1082q <= wire_w_lg_w_rf_sink_data_range672w673w(0);
+ altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_13_1081q <= wire_w_lg_w_rf_sink_data_range669w671w(0);
+ altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_1_1093q <= wire_w_lg_w_rf_sink_data_range694w696w(0);
+ altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_2_1092q <= wire_w_lg_w_rf_sink_data_range692w693w(0);
+ altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_3_1091q <= wire_w_lg_w_rf_sink_data_range690w691w(0);
+ altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_4_1090q <= wire_w_lg_w_rf_sink_data_range688w689w(0);
+ altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_5_1089q <= wire_w_lg_w_rf_sink_data_range686w687w(0);
+ altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_6_1088q <= wire_w_lg_w_rf_sink_data_range684w685w(0);
+ altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_7_1087q <= wire_w_lg_w_rf_sink_data_range682w683w(0);
+ altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_8_1086q <= wire_w_lg_w_rf_sink_data_range680w681w(0);
+ altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_9_1085q <= wire_w_lg_w_rf_sink_data_range678w679w(0);
+ END IF;
+ END IF;
+ END PROCESS;
+ PROCESS (clk, reset)
+ BEGIN
+ IF (reset = '1') THEN
+ altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1045q <= '0';
+ altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1080q <= '0';
+ altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1047q <= '0';
+ altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1046q <= '0';
+ ELSIF (clk = '1' AND clk'event) THEN
+ IF (s_wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_always0_1026_dataout = '1') THEN
+ altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1045q <= wire_w667w(0);
+ altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1080q <= wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1040m_dataout;
+ altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1047q <= wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1039m_dataout;
+ altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1046q <= wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1038m_dataout;
+ END IF;
+ END IF;
+ END PROCESS;
+ wire_nl_w620w(0) <= altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1046q AND wire_nl_w619w(0);
+ wire_nl_w329w(0) <= NOT altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1045q;
+ wire_nl_w621w(0) <= NOT altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1080q;
+ wire_nl_w619w(0) <= NOT altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1047q;
+ PROCESS (clk, reset)
+ BEGIN
+ IF (reset = '1') THEN
+ altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_0_1021q <= '0';
+ altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_10_1141q <= '0';
+ altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_11_1140q <= '0';
+ altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_12_1139q <= '0';
+ altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_13_1138q <= '0';
+ altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_1_1150q <= '0';
+ altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_2_1149q <= '0';
+ altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_3_1148q <= '0';
+ altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_4_1147q <= '0';
+ altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_5_1146q <= '0';
+ altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_6_1145q <= '0';
+ altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_7_1144q <= '0';
+ altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_8_1143q <= '0';
+ altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_9_1142q <= '0';
+ ELSIF (clk = '1' AND clk'event) THEN
+ IF (s_wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_sink_ready_1182_dataout = '1') THEN
+ altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_0_1021q <= (rf_sink_data(58) AND wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o(0));
+ altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_10_1141q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o(10));
+ altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_11_1140q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o(11));
+ altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_12_1139q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o(12));
+ altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_13_1138q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o(13));
+ altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_1_1150q <= (rf_sink_data(59) AND wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o(1));
+ altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_2_1149q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o(2));
+ altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_3_1148q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o(3));
+ altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_4_1147q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o(4));
+ altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_5_1146q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o(5));
+ altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_6_1145q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o(6));
+ altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_7_1144q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o(7));
+ altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_8_1143q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o(8));
+ altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_9_1142q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o(9));
+ END IF;
+ END IF;
+ END PROCESS;
+ wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1029m_dataout <= wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1028_o(3) WHEN s_wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_wideor0_1027_dataout = '1' ELSE wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032_o(3);
+ wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1030m_dataout <= wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1028_o(2) WHEN s_wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_wideor0_1027_dataout = '1' ELSE wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032_o(2);
+ wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1031m_dataout <= wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1028_o(1) WHEN s_wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_wideor0_1027_dataout = '1' ELSE wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032_o(1);
+ wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1033m_dataout <= wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1029m_dataout WHEN altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1045q = '1' ELSE wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032_o(3);
+ wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1034m_dataout <= wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1030m_dataout WHEN altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1045q = '1' ELSE wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032_o(2);
+ wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1035m_dataout <= wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1031m_dataout WHEN altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1045q = '1' ELSE wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032_o(1);
+ wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1038m_dataout <= wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1033m_dataout AND NOT(s_wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1025_dataout);
+ wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1039m_dataout <= wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1034m_dataout AND NOT(s_wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1025_dataout);
+ wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1040m_dataout <= wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1035m_dataout AND NOT(s_wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1025_dataout);
+ wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1094m_dataout <= rf_sink_data(49) WHEN s_wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_13_1138q;
+ wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1095m_dataout <= rf_sink_data(48) WHEN s_wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_12_1139q;
+ wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1096m_dataout <= rf_sink_data(47) WHEN s_wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_11_1140q;
+ wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1097m_dataout <= rf_sink_data(46) WHEN s_wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_10_1141q;
+ wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1098m_dataout <= rf_sink_data(45) WHEN s_wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_9_1142q;
+ wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1099m_dataout <= rf_sink_data(44) WHEN s_wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_8_1143q;
+ wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1100m_dataout <= rf_sink_data(43) WHEN s_wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_7_1144q;
+ wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1101m_dataout <= rf_sink_data(42) WHEN s_wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_6_1145q;
+ wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1102m_dataout <= rf_sink_data(41) WHEN s_wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_5_1146q;
+ wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1103m_dataout <= rf_sink_data(40) WHEN s_wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_4_1147q;
+ wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1104m_dataout <= rf_sink_data(39) WHEN s_wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_3_1148q;
+ wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1105m_dataout <= rf_sink_data(38) WHEN s_wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_2_1149q;
+ wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1106m_dataout <= rf_sink_data(37) WHEN s_wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_1_1150q;
+ wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1107m_dataout <= rf_sink_data(36) WHEN s_wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_0_1021q;
+ wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1024m_dataout <= (s_wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_comb_498_dataout AND (wire_nl_w620w(0) AND wire_nl_w621w(0))) WHEN altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1045q = '1' ELSE (s_wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_comb_498_dataout AND (((NOT rf_sink_data(55)) AND (NOT rf_sink_data(56))) AND rf_sink_data(57)));
+ wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_0_1178m_dataout <= rf_sink_data(36) WHEN s_wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE (altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_0_1021q OR altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_0_1137q);
+ wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_10_1168m_dataout <= rf_sink_data(46) WHEN s_wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE (altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_10_1084q OR altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_10_1141q);
+ wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_11_1167m_dataout <= rf_sink_data(47) WHEN s_wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE (altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_11_1083q OR altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_11_1140q);
+ wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_12_1166m_dataout <= rf_sink_data(48) WHEN s_wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE (altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_12_1082q OR altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_12_1139q);
+ wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_13_1165m_dataout <= rf_sink_data(49) WHEN s_wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE (altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_13_1081q OR altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_13_1138q);
+ wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_1_1177m_dataout <= rf_sink_data(37) WHEN s_wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE (altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_1_1093q OR altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_1_1150q);
+ wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_2_1176m_dataout <= rf_sink_data(38) WHEN s_wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE (altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_2_1092q OR altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_2_1149q);
+ wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_3_1175m_dataout <= rf_sink_data(39) WHEN s_wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE (altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_3_1091q OR altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_3_1148q);
+ wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_4_1174m_dataout <= rf_sink_data(40) WHEN s_wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE (altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_4_1090q OR altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_4_1147q);
+ wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_5_1173m_dataout <= rf_sink_data(41) WHEN s_wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE (altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_5_1089q OR altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_5_1146q);
+ wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_6_1172m_dataout <= rf_sink_data(42) WHEN s_wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE (altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_6_1088q OR altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_6_1145q);
+ wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_7_1171m_dataout <= rf_sink_data(43) WHEN s_wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE (altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_7_1087q OR altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_7_1144q);
+ wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_8_1170m_dataout <= rf_sink_data(44) WHEN s_wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE (altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_8_1086q OR altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_8_1143q);
+ wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_9_1169m_dataout <= rf_sink_data(45) WHEN s_wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE (altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_9_1085q OR altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_9_1142q);
+ wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_0_1017m_dataout <= rf_sink_data(55) WHEN s_wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1080q;
+ wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_1_1016m_dataout <= rf_sink_data(56) WHEN s_wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1047q;
+ wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_2_1015m_dataout <= rf_sink_data(57) WHEN s_wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1014_dataout = '1' ELSE altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1046q;
+ wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_0_480m_dataout <= cp_data(55) AND NOT(s_wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_477_dataout);
+ wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_1_479m_dataout <= cp_data(56) AND NOT(s_wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_477_dataout);
+ wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_2_478m_dataout <= cp_data(57) OR s_wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_477_dataout;
+ wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1028_a <= ( altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1046q & altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1047q & altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1080q & "1");
+ wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1028_b <= ( "0" & "1" & "1" & "1");
+ altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1028 : oper_add
+ GENERIC MAP (
+ sgate_representation => 0,
+ width_a => 4,
+ width_b => 4,
+ width_o => 4
+ )
+ PORT MAP (
+ a => wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1028_a,
+ b => wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1028_b,
+ cin => wire_gnd,
+ o => wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1028_o
+ );
+ wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032_a <= ( rf_sink_data(57 DOWNTO 55) & "1");
+ wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032_b <= ( "0" & "1" & "1" & "1");
+ altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032 : oper_add
+ GENERIC MAP (
+ sgate_representation => 0,
+ width_a => 4,
+ width_b => 4,
+ width_o => 4
+ )
+ PORT MAP (
+ a => wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032_a,
+ b => wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032_b,
+ cin => wire_gnd,
+ o => wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1032_o
+ );
+ wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_a <= ( wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1094m_dataout & wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1095m_dataout & wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1096m_dataout & wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1097m_dataout & wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1098m_dataout & wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1099m_dataout & wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1100m_dataout & wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1101m_dataout & wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1102m_dataout & wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1103m_dataout
+ & wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1104m_dataout & wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1105m_dataout & wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1106m_dataout & wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1107m_dataout);
+ wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_b <= ( "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "1" & "0" & "0");
+ altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108 : oper_add
+ GENERIC MAP (
+ sgate_representation => 0,
+ width_a => 14,
+ width_b => 14,
+ width_o => 14
+ )
+ PORT MAP (
+ a => wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_a,
+ b => wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_b,
+ cin => wire_gnd,
+ o => wire_altera_merlin_slave_agent_0010_altera_merlin_slave_agent_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1108_o
+ );
+
+ END RTL; --altera_merlin_slave_agent_0010
+--synopsys translate_on
+--VALID FILE
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_slave_agent/altera_merlin_slave_agent_0011.vho b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_slave_agent/altera_merlin_slave_agent_0011.vho
new file mode 100644
index 0000000000..b7f53bf5ca
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_slave_agent/altera_merlin_slave_agent_0011.vho
@@ -0,0 +1,505 @@
+--IP Functional Simulation Model
+--VERSION_BEGIN 11.1SP2 cbx_mgl 2012:01:25:21:26:09:SJ cbx_simgen 2012:01:25:21:25:27:SJ VERSION_END
+
+
+-- Copyright (C) 1991-2011 Altera Corporation
+-- Your use of Altera Corporation's design tools, logic functions
+-- and other software and tools, and its AMPP partner logic
+-- functions, and any output files from any of the foregoing
+-- (including device programming or simulation files), and any
+-- associated documentation or information are expressly subject
+-- to the terms and conditions of the Altera Program License
+-- Subscription Agreement, Altera MegaCore Function License
+-- Agreement, or other applicable license agreement, including,
+-- without limitation, that your use is for the sole purpose of
+-- programming logic devices manufactured by Altera and sold by
+-- Altera or its authorized distributors. Please refer to the
+-- applicable agreement for further details.
+
+-- You may only use these simulation model output files for simulation
+-- purposes and expressly not for synthesis or any other purposes (in which
+-- event Altera disclaims all warranties of any kind).
+
+
+--synopsys translate_off
+
+ LIBRARY sgate;
+ USE sgate.sgate_pack.all;
+
+--synthesis_resources = lut 32 mux21 44 oper_add 3
+ LIBRARY ieee;
+ USE ieee.std_logic_1164.all;
+
+ ENTITY altera_merlin_slave_agent_0011 IS
+ PORT
+ (
+ clk : IN STD_LOGIC;
+ cp_channel : IN STD_LOGIC_VECTOR (6 DOWNTO 0);
+ cp_data : IN STD_LOGIC_VECTOR (68 DOWNTO 0);
+ cp_endofpacket : IN STD_LOGIC;
+ cp_ready : OUT STD_LOGIC;
+ cp_startofpacket : IN STD_LOGIC;
+ cp_valid : IN STD_LOGIC;
+ m0_address : OUT STD_LOGIC_VECTOR (13 DOWNTO 0);
+ m0_burstcount : OUT STD_LOGIC_VECTOR (2 DOWNTO 0);
+ m0_byteenable : OUT STD_LOGIC_VECTOR (3 DOWNTO 0);
+ m0_debugaccess : OUT STD_LOGIC;
+ m0_lock : OUT STD_LOGIC;
+ m0_read : OUT STD_LOGIC;
+ m0_readdata : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
+ m0_readdatavalid : IN STD_LOGIC;
+ m0_waitrequest : IN STD_LOGIC;
+ m0_write : OUT STD_LOGIC;
+ m0_writedata : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
+ rdata_fifo_sink_data : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
+ rdata_fifo_sink_ready : OUT STD_LOGIC;
+ rdata_fifo_sink_valid : IN STD_LOGIC;
+ rdata_fifo_src_data : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
+ rdata_fifo_src_ready : IN STD_LOGIC;
+ rdata_fifo_src_valid : OUT STD_LOGIC;
+ reset : IN STD_LOGIC;
+ rf_sink_data : IN STD_LOGIC_VECTOR (69 DOWNTO 0);
+ rf_sink_endofpacket : IN STD_LOGIC;
+ rf_sink_ready : OUT STD_LOGIC;
+ rf_sink_startofpacket : IN STD_LOGIC;
+ rf_sink_valid : IN STD_LOGIC;
+ rf_source_data : OUT STD_LOGIC_VECTOR (69 DOWNTO 0);
+ rf_source_endofpacket : OUT STD_LOGIC;
+ rf_source_ready : IN STD_LOGIC;
+ rf_source_startofpacket : OUT STD_LOGIC;
+ rf_source_valid : OUT STD_LOGIC;
+ rp_data : OUT STD_LOGIC_VECTOR (68 DOWNTO 0);
+ rp_endofpacket : OUT STD_LOGIC;
+ rp_ready : IN STD_LOGIC;
+ rp_startofpacket : OUT STD_LOGIC;
+ rp_valid : OUT STD_LOGIC
+ );
+ END altera_merlin_slave_agent_0011;
+
+ ARCHITECTURE RTL OF altera_merlin_slave_agent_0011 IS
+
+ ATTRIBUTE synthesis_clearbox : natural;
+ ATTRIBUTE synthesis_clearbox OF RTL : ARCHITECTURE IS 1;
+ SIGNAL altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_0_1135q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_10_1082q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_11_1081q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_12_1080q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_13_1079q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_1_1091q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_2_1090q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_3_1089q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_4_1088q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_5_1087q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_6_1086q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_7_1085q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_8_1084q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_9_1083q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1043q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1078q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1045q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1044q : STD_LOGIC := '0';
+ SIGNAL wire_nl_w620w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_nl_w329w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_nl_w621w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_nl_w619w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_0_1019q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_10_1139q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_11_1138q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_12_1137q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_13_1136q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_1_1148q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_2_1147q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_3_1146q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_4_1145q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_5_1144q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_6_1143q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_7_1142q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_8_1141q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_9_1140q : STD_LOGIC := '0';
+ SIGNAL wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1027m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1028m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1029m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1031m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1032m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1033m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1036m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1037m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1038m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1092m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1093m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1094m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1095m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1096m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1097m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1098m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1099m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1100m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1101m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1102m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1103m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1104m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1105m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1022m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_0_1176m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_10_1166m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_11_1165m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_12_1164m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_13_1163m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_1_1175m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_2_1174m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_3_1173m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_4_1172m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_5_1171m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_6_1170m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_7_1169m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_8_1168m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_9_1167m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_0_1015m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_1_1014m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_2_1013m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_0_479m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_1_478m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_2_477m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1026_a : STD_LOGIC_VECTOR (3 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1026_b : STD_LOGIC_VECTOR (3 DOWNTO 0);
+ SIGNAL wire_gnd : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1026_o : STD_LOGIC_VECTOR (3 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1030_a : STD_LOGIC_VECTOR (3 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1030_b : STD_LOGIC_VECTOR (3 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1030_o : STD_LOGIC_VECTOR (3 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_a : STD_LOGIC_VECTOR (13 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_b : STD_LOGIC_VECTOR (13 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_o : STD_LOGIC_VECTOR (13 DOWNTO 0);
+ SIGNAL wire_w_lg_cp_valid61w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_rf_source_ready62w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range697w743w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range694w696w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range692w693w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range690w691w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range688w689w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range686w687w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range684w685w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range682w683w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range680w681w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range678w679w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range676w677w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range674w675w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range672w673w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range669w671w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_m0_waitrequest598w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_reset613w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w667w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w602w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range300w742w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range302w695w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range305w670w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range291w293w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL s_wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_always0_1024_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_always1_1046_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1023_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_sink_ready_1180_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_wideor0_1025_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_comb_497_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_cp_ready_472_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_local_compressed_read_467_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_local_read_466_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_local_write_465_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_476_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_m0_read_473_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_m0_read_474_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_m0_write_480_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_nonposted_write_endofpacket_470_dataout : STD_LOGIC;
+ SIGNAL s_wire_vcc : STD_LOGIC;
+ SIGNAL wire_w_cp_data_range60w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range697w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range694w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range692w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range690w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range688w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range686w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range684w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range682w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range680w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range678w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range676w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range674w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range672w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range669w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range291w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range292w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range300w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range302w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range305w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ BEGIN
+
+ wire_gnd <= '0';
+ wire_w_lg_cp_valid61w(0) <= cp_valid AND wire_w_cp_data_range60w(0);
+ wire_w_lg_rf_source_ready62w(0) <= rf_source_ready AND wire_w_lg_cp_valid61w(0);
+ wire_w_lg_w_rf_sink_data_range697w743w(0) <= wire_w_rf_sink_data_range697w(0) AND wire_w_lg_w_rf_sink_data_range300w742w(0);
+ wire_w_lg_w_rf_sink_data_range694w696w(0) <= wire_w_rf_sink_data_range694w(0) AND wire_w_lg_w_rf_sink_data_range302w695w(0);
+ wire_w_lg_w_rf_sink_data_range692w693w(0) <= wire_w_rf_sink_data_range692w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range690w691w(0) <= wire_w_rf_sink_data_range690w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range688w689w(0) <= wire_w_rf_sink_data_range688w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range686w687w(0) <= wire_w_rf_sink_data_range686w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range684w685w(0) <= wire_w_rf_sink_data_range684w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range682w683w(0) <= wire_w_rf_sink_data_range682w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range680w681w(0) <= wire_w_rf_sink_data_range680w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range678w679w(0) <= wire_w_rf_sink_data_range678w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range676w677w(0) <= wire_w_rf_sink_data_range676w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range674w675w(0) <= wire_w_rf_sink_data_range674w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range672w673w(0) <= wire_w_rf_sink_data_range672w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range669w671w(0) <= wire_w_rf_sink_data_range669w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_m0_waitrequest598w(0) <= NOT m0_waitrequest;
+ wire_w_lg_reset613w(0) <= NOT reset;
+ wire_w667w(0) <= NOT s_wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1023_dataout;
+ wire_w602w(0) <= NOT s_wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_local_compressed_read_467_dataout;
+ wire_w_lg_w_rf_sink_data_range300w742w(0) <= NOT wire_w_rf_sink_data_range300w(0);
+ wire_w_lg_w_rf_sink_data_range302w695w(0) <= NOT wire_w_rf_sink_data_range302w(0);
+ wire_w_lg_w_rf_sink_data_range305w670w(0) <= NOT wire_w_rf_sink_data_range305w(0);
+ wire_w_lg_w_rf_sink_data_range291w293w(0) <= wire_w_rf_sink_data_range291w(0) OR wire_w_rf_sink_data_range292w(0);
+ cp_ready <= s_wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_cp_ready_472_dataout;
+ m0_address <= ( cp_data(49 DOWNTO 36));
+ m0_burstcount <= ( wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_2_477m_dataout & wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_1_478m_dataout & wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_0_479m_dataout);
+ m0_byteenable <= ( cp_data(35 DOWNTO 32));
+ m0_debugaccess <= cp_data(68);
+ m0_lock <= (wire_w_lg_rf_source_ready62w(0) AND (s_wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_m0_read_474_dataout OR s_wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_m0_write_480_dataout));
+ m0_read <= s_wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_m0_read_474_dataout;
+ m0_write <= s_wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_m0_write_480_dataout;
+ m0_writedata <= ( cp_data(31 DOWNTO 0));
+ rdata_fifo_sink_ready <= ((rp_ready AND rdata_fifo_sink_valid) AND (NOT (rf_sink_valid AND rf_sink_data(69))));
+ rdata_fifo_src_data <= ( m0_readdata(31 DOWNTO 0));
+ rdata_fifo_src_valid <= m0_readdatavalid;
+ rf_sink_ready <= (s_wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1023_dataout AND s_wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_sink_ready_1180_dataout);
+ rf_source_data <= ( s_wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_nonposted_write_endofpacket_470_dataout & cp_data(68 DOWNTO 32) & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0");
+ rf_source_endofpacket <= cp_endofpacket;
+ rf_source_startofpacket <= cp_startofpacket;
+ rf_source_valid <= (s_wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_cp_ready_472_dataout AND (rf_source_ready AND (s_wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_nonposted_write_endofpacket_470_dataout OR s_wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_m0_read_473_dataout)));
+ rp_data <= ( rf_sink_data(68) & rf_sink_data(64 DOWNTO 62) & rf_sink_data(67 DOWNTO 65) & rf_sink_data(61 DOWNTO 58) & wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_2_1013m_dataout & wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_1_1014m_dataout & wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_0_1015m_dataout & rf_sink_data(54) & wire_w_lg_w_rf_sink_data_range291w293w & rf_sink_data(52 DOWNTO 51) & "0" & wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_13_1163m_dataout & wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_12_1164m_dataout & wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_11_1165m_dataout & wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_10_1166m_dataout & wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_9_1167m_dataout & wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_8_1168m_dataout
+ & wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_7_1169m_dataout & wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_6_1170m_dataout & wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_5_1171m_dataout & wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_4_1172m_dataout & wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_3_1173m_dataout & wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_2_1174m_dataout & wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_1_1175m_dataout & wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_0_1176m_dataout & rf_sink_data(35 DOWNTO 32) & rdata_fifo_sink_data(31 DOWNTO 0));
+ rp_endofpacket <= (rf_sink_endofpacket AND s_wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1023_dataout);
+ rp_startofpacket <= (rf_sink_startofpacket AND wire_nl_w329w(0));
+ rp_valid <= (rdata_fifo_sink_valid OR s_wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_comb_497_dataout);
+ s_wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_always0_1024_dataout <= (s_wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_comb_497_dataout AND s_wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_sink_ready_1180_dataout);
+ s_wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_always1_1046_dataout <= (rp_ready AND s_wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout);
+ s_wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout <= (s_wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_comb_497_dataout AND wire_nl_w329w(0));
+ s_wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1023_dataout <= ((NOT rf_sink_data(50)) OR wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1022m_dataout);
+ s_wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_sink_ready_1180_dataout <= (rp_ready AND s_wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_comb_497_dataout);
+ s_wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_wideor0_1025_dataout <= ((altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1044q OR altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1045q) OR altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1078q);
+ s_wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_comb_497_dataout <= (rf_sink_valid AND (rf_sink_data(69) OR rdata_fifo_sink_valid));
+ s_wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_cp_ready_472_dataout <= (wire_w_lg_m0_waitrequest598w(0) AND rf_source_ready);
+ s_wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_local_compressed_read_467_dataout <= (cp_valid AND cp_data(50));
+ s_wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_local_read_466_dataout <= (cp_valid AND cp_data(53));
+ s_wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_local_write_465_dataout <= (cp_valid AND cp_data(52));
+ s_wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_476_dataout <= (s_wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_local_read_466_dataout AND wire_w602w(0));
+ s_wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_m0_read_473_dataout <= (s_wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_local_read_466_dataout OR s_wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_local_compressed_read_467_dataout);
+ s_wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_m0_read_474_dataout <= (rf_source_ready AND s_wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_m0_read_473_dataout);
+ s_wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_m0_write_480_dataout <= (rf_source_ready AND s_wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_local_write_465_dataout);
+ s_wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_nonposted_write_endofpacket_470_dataout <= ((NOT cp_data(51)) AND (cp_endofpacket AND s_wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_local_write_465_dataout));
+ s_wire_vcc <= '1';
+ wire_w_cp_data_range60w(0) <= cp_data(54);
+ wire_w_rf_sink_data_range697w(0) <= rf_sink_data(36);
+ wire_w_rf_sink_data_range694w(0) <= rf_sink_data(37);
+ wire_w_rf_sink_data_range692w(0) <= rf_sink_data(38);
+ wire_w_rf_sink_data_range690w(0) <= rf_sink_data(39);
+ wire_w_rf_sink_data_range688w(0) <= rf_sink_data(40);
+ wire_w_rf_sink_data_range686w(0) <= rf_sink_data(41);
+ wire_w_rf_sink_data_range684w(0) <= rf_sink_data(42);
+ wire_w_rf_sink_data_range682w(0) <= rf_sink_data(43);
+ wire_w_rf_sink_data_range680w(0) <= rf_sink_data(44);
+ wire_w_rf_sink_data_range678w(0) <= rf_sink_data(45);
+ wire_w_rf_sink_data_range676w(0) <= rf_sink_data(46);
+ wire_w_rf_sink_data_range674w(0) <= rf_sink_data(47);
+ wire_w_rf_sink_data_range672w(0) <= rf_sink_data(48);
+ wire_w_rf_sink_data_range669w(0) <= rf_sink_data(49);
+ wire_w_rf_sink_data_range291w(0) <= rf_sink_data(50);
+ wire_w_rf_sink_data_range292w(0) <= rf_sink_data(53);
+ wire_w_rf_sink_data_range300w(0) <= rf_sink_data(58);
+ wire_w_rf_sink_data_range302w(0) <= rf_sink_data(59);
+ wire_w_rf_sink_data_range305w(0) <= rf_sink_data(60);
+ PROCESS (clk, reset)
+ BEGIN
+ IF (reset = '1') THEN
+ altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_0_1135q <= '0';
+ altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_10_1082q <= '0';
+ altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_11_1081q <= '0';
+ altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_12_1080q <= '0';
+ altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_13_1079q <= '0';
+ altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_1_1091q <= '0';
+ altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_2_1090q <= '0';
+ altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_3_1089q <= '0';
+ altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_4_1088q <= '0';
+ altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_5_1087q <= '0';
+ altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_6_1086q <= '0';
+ altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_7_1085q <= '0';
+ altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_8_1084q <= '0';
+ altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_9_1083q <= '0';
+ ELSIF (clk = '1' AND clk'event) THEN
+ IF (s_wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_always1_1046_dataout = '1') THEN
+ altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_0_1135q <= wire_w_lg_w_rf_sink_data_range697w743w(0);
+ altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_10_1082q <= wire_w_lg_w_rf_sink_data_range676w677w(0);
+ altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_11_1081q <= wire_w_lg_w_rf_sink_data_range674w675w(0);
+ altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_12_1080q <= wire_w_lg_w_rf_sink_data_range672w673w(0);
+ altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_13_1079q <= wire_w_lg_w_rf_sink_data_range669w671w(0);
+ altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_1_1091q <= wire_w_lg_w_rf_sink_data_range694w696w(0);
+ altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_2_1090q <= wire_w_lg_w_rf_sink_data_range692w693w(0);
+ altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_3_1089q <= wire_w_lg_w_rf_sink_data_range690w691w(0);
+ altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_4_1088q <= wire_w_lg_w_rf_sink_data_range688w689w(0);
+ altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_5_1087q <= wire_w_lg_w_rf_sink_data_range686w687w(0);
+ altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_6_1086q <= wire_w_lg_w_rf_sink_data_range684w685w(0);
+ altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_7_1085q <= wire_w_lg_w_rf_sink_data_range682w683w(0);
+ altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_8_1084q <= wire_w_lg_w_rf_sink_data_range680w681w(0);
+ altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_9_1083q <= wire_w_lg_w_rf_sink_data_range678w679w(0);
+ END IF;
+ END IF;
+ END PROCESS;
+ PROCESS (clk, reset)
+ BEGIN
+ IF (reset = '1') THEN
+ altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1043q <= '0';
+ altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1078q <= '0';
+ altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1045q <= '0';
+ altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1044q <= '0';
+ ELSIF (clk = '1' AND clk'event) THEN
+ IF (s_wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_always0_1024_dataout = '1') THEN
+ altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1043q <= wire_w667w(0);
+ altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1078q <= wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1038m_dataout;
+ altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1045q <= wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1037m_dataout;
+ altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1044q <= wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1036m_dataout;
+ END IF;
+ END IF;
+ END PROCESS;
+ wire_nl_w620w(0) <= altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1044q AND wire_nl_w619w(0);
+ wire_nl_w329w(0) <= NOT altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1043q;
+ wire_nl_w621w(0) <= NOT altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1078q;
+ wire_nl_w619w(0) <= NOT altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1045q;
+ PROCESS (clk, reset)
+ BEGIN
+ IF (reset = '1') THEN
+ altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_0_1019q <= '0';
+ altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_10_1139q <= '0';
+ altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_11_1138q <= '0';
+ altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_12_1137q <= '0';
+ altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_13_1136q <= '0';
+ altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_1_1148q <= '0';
+ altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_2_1147q <= '0';
+ altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_3_1146q <= '0';
+ altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_4_1145q <= '0';
+ altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_5_1144q <= '0';
+ altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_6_1143q <= '0';
+ altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_7_1142q <= '0';
+ altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_8_1141q <= '0';
+ altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_9_1140q <= '0';
+ ELSIF (clk = '1' AND clk'event) THEN
+ IF (s_wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_sink_ready_1180_dataout = '1') THEN
+ altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_0_1019q <= (rf_sink_data(58) AND wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_o(0));
+ altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_10_1139q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_o(10));
+ altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_11_1138q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_o(11));
+ altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_12_1137q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_o(12));
+ altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_13_1136q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_o(13));
+ altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_1_1148q <= (rf_sink_data(59) AND wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_o(1));
+ altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_2_1147q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_o(2));
+ altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_3_1146q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_o(3));
+ altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_4_1145q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_o(4));
+ altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_5_1144q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_o(5));
+ altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_6_1143q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_o(6));
+ altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_7_1142q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_o(7));
+ altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_8_1141q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_o(8));
+ altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_9_1140q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_o(9));
+ END IF;
+ END IF;
+ END PROCESS;
+ wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1027m_dataout <= wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1026_o(3) WHEN s_wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_wideor0_1025_dataout = '1' ELSE wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1030_o(3);
+ wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1028m_dataout <= wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1026_o(2) WHEN s_wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_wideor0_1025_dataout = '1' ELSE wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1030_o(2);
+ wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1029m_dataout <= wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1026_o(1) WHEN s_wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_wideor0_1025_dataout = '1' ELSE wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1030_o(1);
+ wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1031m_dataout <= wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1027m_dataout WHEN altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1043q = '1' ELSE wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1030_o(3);
+ wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1032m_dataout <= wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1028m_dataout WHEN altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1043q = '1' ELSE wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1030_o(2);
+ wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1033m_dataout <= wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1029m_dataout WHEN altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1043q = '1' ELSE wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1030_o(1);
+ wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1036m_dataout <= wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1031m_dataout AND NOT(s_wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1023_dataout);
+ wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1037m_dataout <= wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1032m_dataout AND NOT(s_wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1023_dataout);
+ wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1038m_dataout <= wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1033m_dataout AND NOT(s_wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1023_dataout);
+ wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1092m_dataout <= rf_sink_data(49) WHEN s_wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_13_1136q;
+ wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1093m_dataout <= rf_sink_data(48) WHEN s_wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_12_1137q;
+ wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1094m_dataout <= rf_sink_data(47) WHEN s_wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_11_1138q;
+ wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1095m_dataout <= rf_sink_data(46) WHEN s_wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_10_1139q;
+ wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1096m_dataout <= rf_sink_data(45) WHEN s_wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_9_1140q;
+ wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1097m_dataout <= rf_sink_data(44) WHEN s_wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_8_1141q;
+ wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1098m_dataout <= rf_sink_data(43) WHEN s_wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_7_1142q;
+ wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1099m_dataout <= rf_sink_data(42) WHEN s_wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_6_1143q;
+ wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1100m_dataout <= rf_sink_data(41) WHEN s_wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_5_1144q;
+ wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1101m_dataout <= rf_sink_data(40) WHEN s_wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_4_1145q;
+ wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1102m_dataout <= rf_sink_data(39) WHEN s_wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_3_1146q;
+ wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1103m_dataout <= rf_sink_data(38) WHEN s_wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_2_1147q;
+ wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1104m_dataout <= rf_sink_data(37) WHEN s_wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_1_1148q;
+ wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1105m_dataout <= rf_sink_data(36) WHEN s_wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_0_1019q;
+ wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1022m_dataout <= (s_wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_comb_497_dataout AND (wire_nl_w620w(0) AND wire_nl_w621w(0))) WHEN altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1043q = '1' ELSE (s_wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_comb_497_dataout AND (((NOT rf_sink_data(55)) AND (NOT rf_sink_data(56))) AND rf_sink_data(57)));
+ wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_0_1176m_dataout <= rf_sink_data(36) WHEN s_wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE (altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_0_1019q OR altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_0_1135q);
+ wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_10_1166m_dataout <= rf_sink_data(46) WHEN s_wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE (altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_10_1082q OR altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_10_1139q);
+ wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_11_1165m_dataout <= rf_sink_data(47) WHEN s_wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE (altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_11_1081q OR altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_11_1138q);
+ wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_12_1164m_dataout <= rf_sink_data(48) WHEN s_wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE (altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_12_1080q OR altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_12_1137q);
+ wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_13_1163m_dataout <= rf_sink_data(49) WHEN s_wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE (altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_13_1079q OR altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_13_1136q);
+ wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_1_1175m_dataout <= rf_sink_data(37) WHEN s_wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE (altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_1_1091q OR altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_1_1148q);
+ wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_2_1174m_dataout <= rf_sink_data(38) WHEN s_wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE (altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_2_1090q OR altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_2_1147q);
+ wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_3_1173m_dataout <= rf_sink_data(39) WHEN s_wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE (altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_3_1089q OR altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_3_1146q);
+ wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_4_1172m_dataout <= rf_sink_data(40) WHEN s_wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE (altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_4_1088q OR altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_4_1145q);
+ wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_5_1171m_dataout <= rf_sink_data(41) WHEN s_wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE (altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_5_1087q OR altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_5_1144q);
+ wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_6_1170m_dataout <= rf_sink_data(42) WHEN s_wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE (altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_6_1086q OR altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_6_1143q);
+ wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_7_1169m_dataout <= rf_sink_data(43) WHEN s_wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE (altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_7_1085q OR altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_7_1142q);
+ wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_8_1168m_dataout <= rf_sink_data(44) WHEN s_wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE (altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_8_1084q OR altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_8_1141q);
+ wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_9_1167m_dataout <= rf_sink_data(45) WHEN s_wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE (altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_9_1083q OR altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_9_1140q);
+ wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_0_1015m_dataout <= rf_sink_data(55) WHEN s_wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1078q;
+ wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_1_1014m_dataout <= rf_sink_data(56) WHEN s_wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1045q;
+ wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_2_1013m_dataout <= rf_sink_data(57) WHEN s_wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1044q;
+ wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_0_479m_dataout <= cp_data(55) AND NOT(s_wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_476_dataout);
+ wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_1_478m_dataout <= cp_data(56) AND NOT(s_wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_476_dataout);
+ wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_2_477m_dataout <= cp_data(57) OR s_wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_476_dataout;
+ wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1026_a <= ( altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1044q & altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1045q & altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1078q & "1");
+ wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1026_b <= ( "0" & "1" & "1" & "1");
+ altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1026 : oper_add
+ GENERIC MAP (
+ sgate_representation => 0,
+ width_a => 4,
+ width_b => 4,
+ width_o => 4
+ )
+ PORT MAP (
+ a => wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1026_a,
+ b => wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1026_b,
+ cin => wire_gnd,
+ o => wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1026_o
+ );
+ wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1030_a <= ( rf_sink_data(57 DOWNTO 55) & "1");
+ wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1030_b <= ( "0" & "1" & "1" & "1");
+ altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1030 : oper_add
+ GENERIC MAP (
+ sgate_representation => 0,
+ width_a => 4,
+ width_b => 4,
+ width_o => 4
+ )
+ PORT MAP (
+ a => wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1030_a,
+ b => wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1030_b,
+ cin => wire_gnd,
+ o => wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1030_o
+ );
+ wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_a <= ( wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1092m_dataout & wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1093m_dataout & wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1094m_dataout & wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1095m_dataout & wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1096m_dataout & wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1097m_dataout & wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1098m_dataout & wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1099m_dataout & wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1100m_dataout & wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1101m_dataout
+ & wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1102m_dataout & wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1103m_dataout & wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1104m_dataout & wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1105m_dataout);
+ wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_b <= ( "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "1" & "0" & "0");
+ altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106 : oper_add
+ GENERIC MAP (
+ sgate_representation => 0,
+ width_a => 14,
+ width_b => 14,
+ width_o => 14
+ )
+ PORT MAP (
+ a => wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_a,
+ b => wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_b,
+ cin => wire_gnd,
+ o => wire_altera_merlin_slave_agent_0011_altera_merlin_slave_agent_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_o
+ );
+
+ END RTL; --altera_merlin_slave_agent_0011
+--synopsys translate_on
+--VALID FILE
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_slave_agent/altera_merlin_slave_agent_0012.vho b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_slave_agent/altera_merlin_slave_agent_0012.vho
new file mode 100644
index 0000000000..ac21b0ba45
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_slave_agent/altera_merlin_slave_agent_0012.vho
@@ -0,0 +1,505 @@
+--IP Functional Simulation Model
+--VERSION_BEGIN 11.1SP2 cbx_mgl 2012:01:25:21:26:09:SJ cbx_simgen 2012:01:25:21:25:27:SJ VERSION_END
+
+
+-- Copyright (C) 1991-2011 Altera Corporation
+-- Your use of Altera Corporation's design tools, logic functions
+-- and other software and tools, and its AMPP partner logic
+-- functions, and any output files from any of the foregoing
+-- (including device programming or simulation files), and any
+-- associated documentation or information are expressly subject
+-- to the terms and conditions of the Altera Program License
+-- Subscription Agreement, Altera MegaCore Function License
+-- Agreement, or other applicable license agreement, including,
+-- without limitation, that your use is for the sole purpose of
+-- programming logic devices manufactured by Altera and sold by
+-- Altera or its authorized distributors. Please refer to the
+-- applicable agreement for further details.
+
+-- You may only use these simulation model output files for simulation
+-- purposes and expressly not for synthesis or any other purposes (in which
+-- event Altera disclaims all warranties of any kind).
+
+
+--synopsys translate_off
+
+ LIBRARY sgate;
+ USE sgate.sgate_pack.all;
+
+--synthesis_resources = lut 32 mux21 44 oper_add 3
+ LIBRARY ieee;
+ USE ieee.std_logic_1164.all;
+
+ ENTITY altera_merlin_slave_agent_0012 IS
+ PORT
+ (
+ clk : IN STD_LOGIC;
+ cp_channel : IN STD_LOGIC_VECTOR (6 DOWNTO 0);
+ cp_data : IN STD_LOGIC_VECTOR (68 DOWNTO 0);
+ cp_endofpacket : IN STD_LOGIC;
+ cp_ready : OUT STD_LOGIC;
+ cp_startofpacket : IN STD_LOGIC;
+ cp_valid : IN STD_LOGIC;
+ m0_address : OUT STD_LOGIC_VECTOR (13 DOWNTO 0);
+ m0_burstcount : OUT STD_LOGIC_VECTOR (2 DOWNTO 0);
+ m0_byteenable : OUT STD_LOGIC_VECTOR (3 DOWNTO 0);
+ m0_debugaccess : OUT STD_LOGIC;
+ m0_lock : OUT STD_LOGIC;
+ m0_read : OUT STD_LOGIC;
+ m0_readdata : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
+ m0_readdatavalid : IN STD_LOGIC;
+ m0_waitrequest : IN STD_LOGIC;
+ m0_write : OUT STD_LOGIC;
+ m0_writedata : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
+ rdata_fifo_sink_data : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
+ rdata_fifo_sink_ready : OUT STD_LOGIC;
+ rdata_fifo_sink_valid : IN STD_LOGIC;
+ rdata_fifo_src_data : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
+ rdata_fifo_src_ready : IN STD_LOGIC;
+ rdata_fifo_src_valid : OUT STD_LOGIC;
+ reset : IN STD_LOGIC;
+ rf_sink_data : IN STD_LOGIC_VECTOR (69 DOWNTO 0);
+ rf_sink_endofpacket : IN STD_LOGIC;
+ rf_sink_ready : OUT STD_LOGIC;
+ rf_sink_startofpacket : IN STD_LOGIC;
+ rf_sink_valid : IN STD_LOGIC;
+ rf_source_data : OUT STD_LOGIC_VECTOR (69 DOWNTO 0);
+ rf_source_endofpacket : OUT STD_LOGIC;
+ rf_source_ready : IN STD_LOGIC;
+ rf_source_startofpacket : OUT STD_LOGIC;
+ rf_source_valid : OUT STD_LOGIC;
+ rp_data : OUT STD_LOGIC_VECTOR (68 DOWNTO 0);
+ rp_endofpacket : OUT STD_LOGIC;
+ rp_ready : IN STD_LOGIC;
+ rp_startofpacket : OUT STD_LOGIC;
+ rp_valid : OUT STD_LOGIC
+ );
+ END altera_merlin_slave_agent_0012;
+
+ ARCHITECTURE RTL OF altera_merlin_slave_agent_0012 IS
+
+ ATTRIBUTE synthesis_clearbox : natural;
+ ATTRIBUTE synthesis_clearbox OF RTL : ARCHITECTURE IS 1;
+ SIGNAL altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_0_1135q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_10_1082q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_11_1081q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_12_1080q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_13_1079q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_1_1091q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_2_1090q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_3_1089q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_4_1088q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_5_1087q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_6_1086q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_7_1085q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_8_1084q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_9_1083q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1043q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1078q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1045q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1044q : STD_LOGIC := '0';
+ SIGNAL wire_nl_w620w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_nl_w329w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_nl_w621w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_nl_w619w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_0_1019q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_10_1139q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_11_1138q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_12_1137q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_13_1136q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_1_1148q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_2_1147q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_3_1146q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_4_1145q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_5_1144q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_6_1143q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_7_1142q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_8_1141q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_9_1140q : STD_LOGIC := '0';
+ SIGNAL wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1027m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1028m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1029m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1031m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1032m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1033m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1036m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1037m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1038m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1092m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1093m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1094m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1095m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1096m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1097m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1098m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1099m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1100m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1101m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1102m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1103m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1104m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1105m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1022m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_0_1176m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_10_1166m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_11_1165m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_12_1164m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_13_1163m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_1_1175m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_2_1174m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_3_1173m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_4_1172m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_5_1171m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_6_1170m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_7_1169m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_8_1168m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_9_1167m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_0_1015m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_1_1014m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_2_1013m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_0_479m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_1_478m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_2_477m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1026_a : STD_LOGIC_VECTOR (3 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1026_b : STD_LOGIC_VECTOR (3 DOWNTO 0);
+ SIGNAL wire_gnd : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1026_o : STD_LOGIC_VECTOR (3 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1030_a : STD_LOGIC_VECTOR (3 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1030_b : STD_LOGIC_VECTOR (3 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1030_o : STD_LOGIC_VECTOR (3 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_a : STD_LOGIC_VECTOR (13 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_b : STD_LOGIC_VECTOR (13 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_o : STD_LOGIC_VECTOR (13 DOWNTO 0);
+ SIGNAL wire_w_lg_cp_valid61w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_rf_source_ready62w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range697w743w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range694w696w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range692w693w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range690w691w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range688w689w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range686w687w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range684w685w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range682w683w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range680w681w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range678w679w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range676w677w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range674w675w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range672w673w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range669w671w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_m0_waitrequest598w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_reset613w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w667w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w602w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range300w742w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range302w695w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range305w670w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range291w293w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL s_wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_always0_1024_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_always1_1046_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1023_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_sink_ready_1180_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_wideor0_1025_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_comb_497_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_cp_ready_472_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_local_compressed_read_467_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_local_read_466_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_local_write_465_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_476_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_read_473_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_read_474_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_write_480_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_nonposted_write_endofpacket_470_dataout : STD_LOGIC;
+ SIGNAL s_wire_vcc : STD_LOGIC;
+ SIGNAL wire_w_cp_data_range60w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range697w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range694w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range692w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range690w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range688w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range686w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range684w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range682w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range680w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range678w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range676w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range674w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range672w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range669w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range291w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range292w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range300w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range302w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range305w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ BEGIN
+
+ wire_gnd <= '0';
+ wire_w_lg_cp_valid61w(0) <= cp_valid AND wire_w_cp_data_range60w(0);
+ wire_w_lg_rf_source_ready62w(0) <= rf_source_ready AND wire_w_lg_cp_valid61w(0);
+ wire_w_lg_w_rf_sink_data_range697w743w(0) <= wire_w_rf_sink_data_range697w(0) AND wire_w_lg_w_rf_sink_data_range300w742w(0);
+ wire_w_lg_w_rf_sink_data_range694w696w(0) <= wire_w_rf_sink_data_range694w(0) AND wire_w_lg_w_rf_sink_data_range302w695w(0);
+ wire_w_lg_w_rf_sink_data_range692w693w(0) <= wire_w_rf_sink_data_range692w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range690w691w(0) <= wire_w_rf_sink_data_range690w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range688w689w(0) <= wire_w_rf_sink_data_range688w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range686w687w(0) <= wire_w_rf_sink_data_range686w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range684w685w(0) <= wire_w_rf_sink_data_range684w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range682w683w(0) <= wire_w_rf_sink_data_range682w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range680w681w(0) <= wire_w_rf_sink_data_range680w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range678w679w(0) <= wire_w_rf_sink_data_range678w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range676w677w(0) <= wire_w_rf_sink_data_range676w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range674w675w(0) <= wire_w_rf_sink_data_range674w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range672w673w(0) <= wire_w_rf_sink_data_range672w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range669w671w(0) <= wire_w_rf_sink_data_range669w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_m0_waitrequest598w(0) <= NOT m0_waitrequest;
+ wire_w_lg_reset613w(0) <= NOT reset;
+ wire_w667w(0) <= NOT s_wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1023_dataout;
+ wire_w602w(0) <= NOT s_wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_local_compressed_read_467_dataout;
+ wire_w_lg_w_rf_sink_data_range300w742w(0) <= NOT wire_w_rf_sink_data_range300w(0);
+ wire_w_lg_w_rf_sink_data_range302w695w(0) <= NOT wire_w_rf_sink_data_range302w(0);
+ wire_w_lg_w_rf_sink_data_range305w670w(0) <= NOT wire_w_rf_sink_data_range305w(0);
+ wire_w_lg_w_rf_sink_data_range291w293w(0) <= wire_w_rf_sink_data_range291w(0) OR wire_w_rf_sink_data_range292w(0);
+ cp_ready <= s_wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_cp_ready_472_dataout;
+ m0_address <= ( cp_data(49 DOWNTO 36));
+ m0_burstcount <= ( wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_2_477m_dataout & wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_1_478m_dataout & wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_0_479m_dataout);
+ m0_byteenable <= ( cp_data(35 DOWNTO 32));
+ m0_debugaccess <= cp_data(68);
+ m0_lock <= (wire_w_lg_rf_source_ready62w(0) AND (s_wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_read_474_dataout OR s_wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_write_480_dataout));
+ m0_read <= s_wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_read_474_dataout;
+ m0_write <= s_wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_write_480_dataout;
+ m0_writedata <= ( cp_data(31 DOWNTO 0));
+ rdata_fifo_sink_ready <= ((rp_ready AND rdata_fifo_sink_valid) AND (NOT (rf_sink_valid AND rf_sink_data(69))));
+ rdata_fifo_src_data <= ( m0_readdata(31 DOWNTO 0));
+ rdata_fifo_src_valid <= m0_readdatavalid;
+ rf_sink_ready <= (s_wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1023_dataout AND s_wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_sink_ready_1180_dataout);
+ rf_source_data <= ( s_wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_nonposted_write_endofpacket_470_dataout & cp_data(68 DOWNTO 32) & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0");
+ rf_source_endofpacket <= cp_endofpacket;
+ rf_source_startofpacket <= cp_startofpacket;
+ rf_source_valid <= (s_wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_cp_ready_472_dataout AND (rf_source_ready AND (s_wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_nonposted_write_endofpacket_470_dataout OR s_wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_read_473_dataout)));
+ rp_data <= ( rf_sink_data(68) & rf_sink_data(64 DOWNTO 62) & rf_sink_data(67 DOWNTO 65) & rf_sink_data(61 DOWNTO 58) & wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_2_1013m_dataout & wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_1_1014m_dataout & wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_0_1015m_dataout & rf_sink_data(54) & wire_w_lg_w_rf_sink_data_range291w293w & rf_sink_data(52 DOWNTO 51) & "0" & wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_13_1163m_dataout & wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_12_1164m_dataout & wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_11_1165m_dataout & wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_10_1166m_dataout & wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_9_1167m_dataout & wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_8_1168m_dataout
+ & wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_7_1169m_dataout & wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_6_1170m_dataout & wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_5_1171m_dataout & wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_4_1172m_dataout & wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_3_1173m_dataout & wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_2_1174m_dataout & wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_1_1175m_dataout & wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_0_1176m_dataout & rf_sink_data(35 DOWNTO 32) & rdata_fifo_sink_data(31 DOWNTO 0));
+ rp_endofpacket <= (rf_sink_endofpacket AND s_wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1023_dataout);
+ rp_startofpacket <= (rf_sink_startofpacket AND wire_nl_w329w(0));
+ rp_valid <= (rdata_fifo_sink_valid OR s_wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_comb_497_dataout);
+ s_wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_always0_1024_dataout <= (s_wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_comb_497_dataout AND s_wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_sink_ready_1180_dataout);
+ s_wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_always1_1046_dataout <= (rp_ready AND s_wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout);
+ s_wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout <= (s_wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_comb_497_dataout AND wire_nl_w329w(0));
+ s_wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1023_dataout <= ((NOT rf_sink_data(50)) OR wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1022m_dataout);
+ s_wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_sink_ready_1180_dataout <= (rp_ready AND s_wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_comb_497_dataout);
+ s_wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_wideor0_1025_dataout <= ((altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1044q OR altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1045q) OR altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1078q);
+ s_wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_comb_497_dataout <= (rf_sink_valid AND (rf_sink_data(69) OR rdata_fifo_sink_valid));
+ s_wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_cp_ready_472_dataout <= (wire_w_lg_m0_waitrequest598w(0) AND rf_source_ready);
+ s_wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_local_compressed_read_467_dataout <= (cp_valid AND cp_data(50));
+ s_wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_local_read_466_dataout <= (cp_valid AND cp_data(53));
+ s_wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_local_write_465_dataout <= (cp_valid AND cp_data(52));
+ s_wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_476_dataout <= (s_wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_local_read_466_dataout AND wire_w602w(0));
+ s_wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_read_473_dataout <= (s_wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_local_read_466_dataout OR s_wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_local_compressed_read_467_dataout);
+ s_wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_read_474_dataout <= (rf_source_ready AND s_wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_read_473_dataout);
+ s_wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_write_480_dataout <= (rf_source_ready AND s_wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_local_write_465_dataout);
+ s_wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_nonposted_write_endofpacket_470_dataout <= ((NOT cp_data(51)) AND (cp_endofpacket AND s_wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_local_write_465_dataout));
+ s_wire_vcc <= '1';
+ wire_w_cp_data_range60w(0) <= cp_data(54);
+ wire_w_rf_sink_data_range697w(0) <= rf_sink_data(36);
+ wire_w_rf_sink_data_range694w(0) <= rf_sink_data(37);
+ wire_w_rf_sink_data_range692w(0) <= rf_sink_data(38);
+ wire_w_rf_sink_data_range690w(0) <= rf_sink_data(39);
+ wire_w_rf_sink_data_range688w(0) <= rf_sink_data(40);
+ wire_w_rf_sink_data_range686w(0) <= rf_sink_data(41);
+ wire_w_rf_sink_data_range684w(0) <= rf_sink_data(42);
+ wire_w_rf_sink_data_range682w(0) <= rf_sink_data(43);
+ wire_w_rf_sink_data_range680w(0) <= rf_sink_data(44);
+ wire_w_rf_sink_data_range678w(0) <= rf_sink_data(45);
+ wire_w_rf_sink_data_range676w(0) <= rf_sink_data(46);
+ wire_w_rf_sink_data_range674w(0) <= rf_sink_data(47);
+ wire_w_rf_sink_data_range672w(0) <= rf_sink_data(48);
+ wire_w_rf_sink_data_range669w(0) <= rf_sink_data(49);
+ wire_w_rf_sink_data_range291w(0) <= rf_sink_data(50);
+ wire_w_rf_sink_data_range292w(0) <= rf_sink_data(53);
+ wire_w_rf_sink_data_range300w(0) <= rf_sink_data(58);
+ wire_w_rf_sink_data_range302w(0) <= rf_sink_data(59);
+ wire_w_rf_sink_data_range305w(0) <= rf_sink_data(60);
+ PROCESS (clk, reset)
+ BEGIN
+ IF (reset = '1') THEN
+ altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_0_1135q <= '0';
+ altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_10_1082q <= '0';
+ altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_11_1081q <= '0';
+ altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_12_1080q <= '0';
+ altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_13_1079q <= '0';
+ altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_1_1091q <= '0';
+ altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_2_1090q <= '0';
+ altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_3_1089q <= '0';
+ altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_4_1088q <= '0';
+ altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_5_1087q <= '0';
+ altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_6_1086q <= '0';
+ altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_7_1085q <= '0';
+ altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_8_1084q <= '0';
+ altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_9_1083q <= '0';
+ ELSIF (clk = '1' AND clk'event) THEN
+ IF (s_wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_always1_1046_dataout = '1') THEN
+ altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_0_1135q <= wire_w_lg_w_rf_sink_data_range697w743w(0);
+ altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_10_1082q <= wire_w_lg_w_rf_sink_data_range676w677w(0);
+ altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_11_1081q <= wire_w_lg_w_rf_sink_data_range674w675w(0);
+ altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_12_1080q <= wire_w_lg_w_rf_sink_data_range672w673w(0);
+ altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_13_1079q <= wire_w_lg_w_rf_sink_data_range669w671w(0);
+ altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_1_1091q <= wire_w_lg_w_rf_sink_data_range694w696w(0);
+ altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_2_1090q <= wire_w_lg_w_rf_sink_data_range692w693w(0);
+ altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_3_1089q <= wire_w_lg_w_rf_sink_data_range690w691w(0);
+ altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_4_1088q <= wire_w_lg_w_rf_sink_data_range688w689w(0);
+ altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_5_1087q <= wire_w_lg_w_rf_sink_data_range686w687w(0);
+ altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_6_1086q <= wire_w_lg_w_rf_sink_data_range684w685w(0);
+ altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_7_1085q <= wire_w_lg_w_rf_sink_data_range682w683w(0);
+ altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_8_1084q <= wire_w_lg_w_rf_sink_data_range680w681w(0);
+ altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_9_1083q <= wire_w_lg_w_rf_sink_data_range678w679w(0);
+ END IF;
+ END IF;
+ END PROCESS;
+ PROCESS (clk, reset)
+ BEGIN
+ IF (reset = '1') THEN
+ altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1043q <= '0';
+ altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1078q <= '0';
+ altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1045q <= '0';
+ altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1044q <= '0';
+ ELSIF (clk = '1' AND clk'event) THEN
+ IF (s_wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_always0_1024_dataout = '1') THEN
+ altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1043q <= wire_w667w(0);
+ altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1078q <= wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1038m_dataout;
+ altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1045q <= wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1037m_dataout;
+ altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1044q <= wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1036m_dataout;
+ END IF;
+ END IF;
+ END PROCESS;
+ wire_nl_w620w(0) <= altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1044q AND wire_nl_w619w(0);
+ wire_nl_w329w(0) <= NOT altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1043q;
+ wire_nl_w621w(0) <= NOT altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1078q;
+ wire_nl_w619w(0) <= NOT altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1045q;
+ PROCESS (clk, reset)
+ BEGIN
+ IF (reset = '1') THEN
+ altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_0_1019q <= '0';
+ altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_10_1139q <= '0';
+ altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_11_1138q <= '0';
+ altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_12_1137q <= '0';
+ altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_13_1136q <= '0';
+ altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_1_1148q <= '0';
+ altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_2_1147q <= '0';
+ altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_3_1146q <= '0';
+ altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_4_1145q <= '0';
+ altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_5_1144q <= '0';
+ altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_6_1143q <= '0';
+ altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_7_1142q <= '0';
+ altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_8_1141q <= '0';
+ altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_9_1140q <= '0';
+ ELSIF (clk = '1' AND clk'event) THEN
+ IF (s_wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_sink_ready_1180_dataout = '1') THEN
+ altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_0_1019q <= (rf_sink_data(58) AND wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_o(0));
+ altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_10_1139q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_o(10));
+ altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_11_1138q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_o(11));
+ altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_12_1137q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_o(12));
+ altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_13_1136q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_o(13));
+ altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_1_1148q <= (rf_sink_data(59) AND wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_o(1));
+ altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_2_1147q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_o(2));
+ altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_3_1146q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_o(3));
+ altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_4_1145q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_o(4));
+ altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_5_1144q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_o(5));
+ altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_6_1143q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_o(6));
+ altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_7_1142q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_o(7));
+ altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_8_1141q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_o(8));
+ altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_9_1140q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_o(9));
+ END IF;
+ END IF;
+ END PROCESS;
+ wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1027m_dataout <= wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1026_o(3) WHEN s_wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_wideor0_1025_dataout = '1' ELSE wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1030_o(3);
+ wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1028m_dataout <= wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1026_o(2) WHEN s_wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_wideor0_1025_dataout = '1' ELSE wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1030_o(2);
+ wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1029m_dataout <= wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1026_o(1) WHEN s_wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_wideor0_1025_dataout = '1' ELSE wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1030_o(1);
+ wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1031m_dataout <= wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1027m_dataout WHEN altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1043q = '1' ELSE wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1030_o(3);
+ wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1032m_dataout <= wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1028m_dataout WHEN altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1043q = '1' ELSE wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1030_o(2);
+ wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1033m_dataout <= wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1029m_dataout WHEN altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1043q = '1' ELSE wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1030_o(1);
+ wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1036m_dataout <= wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1031m_dataout AND NOT(s_wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1023_dataout);
+ wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1037m_dataout <= wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1032m_dataout AND NOT(s_wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1023_dataout);
+ wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1038m_dataout <= wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1033m_dataout AND NOT(s_wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1023_dataout);
+ wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1092m_dataout <= rf_sink_data(49) WHEN s_wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_13_1136q;
+ wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1093m_dataout <= rf_sink_data(48) WHEN s_wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_12_1137q;
+ wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1094m_dataout <= rf_sink_data(47) WHEN s_wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_11_1138q;
+ wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1095m_dataout <= rf_sink_data(46) WHEN s_wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_10_1139q;
+ wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1096m_dataout <= rf_sink_data(45) WHEN s_wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_9_1140q;
+ wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1097m_dataout <= rf_sink_data(44) WHEN s_wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_8_1141q;
+ wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1098m_dataout <= rf_sink_data(43) WHEN s_wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_7_1142q;
+ wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1099m_dataout <= rf_sink_data(42) WHEN s_wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_6_1143q;
+ wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1100m_dataout <= rf_sink_data(41) WHEN s_wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_5_1144q;
+ wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1101m_dataout <= rf_sink_data(40) WHEN s_wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_4_1145q;
+ wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1102m_dataout <= rf_sink_data(39) WHEN s_wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_3_1146q;
+ wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1103m_dataout <= rf_sink_data(38) WHEN s_wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_2_1147q;
+ wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1104m_dataout <= rf_sink_data(37) WHEN s_wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_1_1148q;
+ wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1105m_dataout <= rf_sink_data(36) WHEN s_wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_0_1019q;
+ wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1022m_dataout <= (s_wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_comb_497_dataout AND (wire_nl_w620w(0) AND wire_nl_w621w(0))) WHEN altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1043q = '1' ELSE (s_wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_comb_497_dataout AND (((NOT rf_sink_data(55)) AND (NOT rf_sink_data(56))) AND rf_sink_data(57)));
+ wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_0_1176m_dataout <= rf_sink_data(36) WHEN s_wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE (altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_0_1019q OR altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_0_1135q);
+ wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_10_1166m_dataout <= rf_sink_data(46) WHEN s_wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE (altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_10_1082q OR altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_10_1139q);
+ wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_11_1165m_dataout <= rf_sink_data(47) WHEN s_wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE (altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_11_1081q OR altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_11_1138q);
+ wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_12_1164m_dataout <= rf_sink_data(48) WHEN s_wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE (altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_12_1080q OR altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_12_1137q);
+ wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_13_1163m_dataout <= rf_sink_data(49) WHEN s_wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE (altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_13_1079q OR altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_13_1136q);
+ wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_1_1175m_dataout <= rf_sink_data(37) WHEN s_wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE (altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_1_1091q OR altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_1_1148q);
+ wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_2_1174m_dataout <= rf_sink_data(38) WHEN s_wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE (altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_2_1090q OR altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_2_1147q);
+ wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_3_1173m_dataout <= rf_sink_data(39) WHEN s_wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE (altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_3_1089q OR altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_3_1146q);
+ wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_4_1172m_dataout <= rf_sink_data(40) WHEN s_wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE (altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_4_1088q OR altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_4_1145q);
+ wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_5_1171m_dataout <= rf_sink_data(41) WHEN s_wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE (altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_5_1087q OR altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_5_1144q);
+ wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_6_1170m_dataout <= rf_sink_data(42) WHEN s_wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE (altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_6_1086q OR altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_6_1143q);
+ wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_7_1169m_dataout <= rf_sink_data(43) WHEN s_wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE (altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_7_1085q OR altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_7_1142q);
+ wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_8_1168m_dataout <= rf_sink_data(44) WHEN s_wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE (altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_8_1084q OR altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_8_1141q);
+ wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_9_1167m_dataout <= rf_sink_data(45) WHEN s_wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE (altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_9_1083q OR altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_9_1140q);
+ wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_0_1015m_dataout <= rf_sink_data(55) WHEN s_wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1078q;
+ wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_1_1014m_dataout <= rf_sink_data(56) WHEN s_wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1045q;
+ wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_2_1013m_dataout <= rf_sink_data(57) WHEN s_wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1044q;
+ wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_0_479m_dataout <= cp_data(55) AND NOT(s_wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_476_dataout);
+ wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_1_478m_dataout <= cp_data(56) AND NOT(s_wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_476_dataout);
+ wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_2_477m_dataout <= cp_data(57) OR s_wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_476_dataout;
+ wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1026_a <= ( altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1044q & altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1045q & altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1078q & "1");
+ wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1026_b <= ( "0" & "1" & "1" & "1");
+ altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1026 : oper_add
+ GENERIC MAP (
+ sgate_representation => 0,
+ width_a => 4,
+ width_b => 4,
+ width_o => 4
+ )
+ PORT MAP (
+ a => wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1026_a,
+ b => wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1026_b,
+ cin => wire_gnd,
+ o => wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1026_o
+ );
+ wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1030_a <= ( rf_sink_data(57 DOWNTO 55) & "1");
+ wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1030_b <= ( "0" & "1" & "1" & "1");
+ altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1030 : oper_add
+ GENERIC MAP (
+ sgate_representation => 0,
+ width_a => 4,
+ width_b => 4,
+ width_o => 4
+ )
+ PORT MAP (
+ a => wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1030_a,
+ b => wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1030_b,
+ cin => wire_gnd,
+ o => wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1030_o
+ );
+ wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_a <= ( wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1092m_dataout & wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1093m_dataout & wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1094m_dataout & wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1095m_dataout & wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1096m_dataout & wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1097m_dataout & wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1098m_dataout & wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1099m_dataout & wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1100m_dataout
+ & wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1101m_dataout & wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1102m_dataout & wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1103m_dataout & wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1104m_dataout & wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1105m_dataout);
+ wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_b <= ( "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "1" & "0" & "0");
+ altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106 : oper_add
+ GENERIC MAP (
+ sgate_representation => 0,
+ width_a => 14,
+ width_b => 14,
+ width_o => 14
+ )
+ PORT MAP (
+ a => wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_a,
+ b => wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_b,
+ cin => wire_gnd,
+ o => wire_altera_merlin_slave_agent_0012_altera_merlin_slave_agent_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_o
+ );
+
+ END RTL; --altera_merlin_slave_agent_0012
+--synopsys translate_on
+--VALID FILE
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_slave_agent/altera_merlin_slave_agent_0013.vho b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_slave_agent/altera_merlin_slave_agent_0013.vho
new file mode 100644
index 0000000000..7e2e076e94
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_slave_agent/altera_merlin_slave_agent_0013.vho
@@ -0,0 +1,505 @@
+--IP Functional Simulation Model
+--VERSION_BEGIN 11.1SP2 cbx_mgl 2012:01:25:21:26:09:SJ cbx_simgen 2012:01:25:21:25:27:SJ VERSION_END
+
+
+-- Copyright (C) 1991-2011 Altera Corporation
+-- Your use of Altera Corporation's design tools, logic functions
+-- and other software and tools, and its AMPP partner logic
+-- functions, and any output files from any of the foregoing
+-- (including device programming or simulation files), and any
+-- associated documentation or information are expressly subject
+-- to the terms and conditions of the Altera Program License
+-- Subscription Agreement, Altera MegaCore Function License
+-- Agreement, or other applicable license agreement, including,
+-- without limitation, that your use is for the sole purpose of
+-- programming logic devices manufactured by Altera and sold by
+-- Altera or its authorized distributors. Please refer to the
+-- applicable agreement for further details.
+
+-- You may only use these simulation model output files for simulation
+-- purposes and expressly not for synthesis or any other purposes (in which
+-- event Altera disclaims all warranties of any kind).
+
+
+--synopsys translate_off
+
+ LIBRARY sgate;
+ USE sgate.sgate_pack.all;
+
+--synthesis_resources = lut 32 mux21 44 oper_add 3
+ LIBRARY ieee;
+ USE ieee.std_logic_1164.all;
+
+ ENTITY altera_merlin_slave_agent_0013 IS
+ PORT
+ (
+ clk : IN STD_LOGIC;
+ cp_channel : IN STD_LOGIC_VECTOR (6 DOWNTO 0);
+ cp_data : IN STD_LOGIC_VECTOR (68 DOWNTO 0);
+ cp_endofpacket : IN STD_LOGIC;
+ cp_ready : OUT STD_LOGIC;
+ cp_startofpacket : IN STD_LOGIC;
+ cp_valid : IN STD_LOGIC;
+ m0_address : OUT STD_LOGIC_VECTOR (13 DOWNTO 0);
+ m0_burstcount : OUT STD_LOGIC_VECTOR (2 DOWNTO 0);
+ m0_byteenable : OUT STD_LOGIC_VECTOR (3 DOWNTO 0);
+ m0_debugaccess : OUT STD_LOGIC;
+ m0_lock : OUT STD_LOGIC;
+ m0_read : OUT STD_LOGIC;
+ m0_readdata : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
+ m0_readdatavalid : IN STD_LOGIC;
+ m0_waitrequest : IN STD_LOGIC;
+ m0_write : OUT STD_LOGIC;
+ m0_writedata : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
+ rdata_fifo_sink_data : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
+ rdata_fifo_sink_ready : OUT STD_LOGIC;
+ rdata_fifo_sink_valid : IN STD_LOGIC;
+ rdata_fifo_src_data : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
+ rdata_fifo_src_ready : IN STD_LOGIC;
+ rdata_fifo_src_valid : OUT STD_LOGIC;
+ reset : IN STD_LOGIC;
+ rf_sink_data : IN STD_LOGIC_VECTOR (69 DOWNTO 0);
+ rf_sink_endofpacket : IN STD_LOGIC;
+ rf_sink_ready : OUT STD_LOGIC;
+ rf_sink_startofpacket : IN STD_LOGIC;
+ rf_sink_valid : IN STD_LOGIC;
+ rf_source_data : OUT STD_LOGIC_VECTOR (69 DOWNTO 0);
+ rf_source_endofpacket : OUT STD_LOGIC;
+ rf_source_ready : IN STD_LOGIC;
+ rf_source_startofpacket : OUT STD_LOGIC;
+ rf_source_valid : OUT STD_LOGIC;
+ rp_data : OUT STD_LOGIC_VECTOR (68 DOWNTO 0);
+ rp_endofpacket : OUT STD_LOGIC;
+ rp_ready : IN STD_LOGIC;
+ rp_startofpacket : OUT STD_LOGIC;
+ rp_valid : OUT STD_LOGIC
+ );
+ END altera_merlin_slave_agent_0013;
+
+ ARCHITECTURE RTL OF altera_merlin_slave_agent_0013 IS
+
+ ATTRIBUTE synthesis_clearbox : natural;
+ ATTRIBUTE synthesis_clearbox OF RTL : ARCHITECTURE IS 1;
+ SIGNAL altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_0_1135q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_10_1082q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_11_1081q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_12_1080q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_13_1079q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_1_1091q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_2_1090q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_3_1089q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_4_1088q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_5_1087q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_6_1086q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_7_1085q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_8_1084q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_9_1083q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1043q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1078q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1045q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1044q : STD_LOGIC := '0';
+ SIGNAL wire_nl_w620w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_nl_w329w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_nl_w621w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_nl_w619w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_0_1019q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_10_1139q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_11_1138q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_12_1137q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_13_1136q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_1_1148q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_2_1147q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_3_1146q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_4_1145q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_5_1144q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_6_1143q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_7_1142q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_8_1141q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_9_1140q : STD_LOGIC := '0';
+ SIGNAL wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1027m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1028m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1029m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1031m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1032m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1033m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1036m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1037m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1038m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1092m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1093m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1094m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1095m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1096m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1097m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1098m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1099m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1100m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1101m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1102m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1103m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1104m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1105m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1022m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_0_1176m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_10_1166m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_11_1165m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_12_1164m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_13_1163m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_1_1175m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_2_1174m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_3_1173m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_4_1172m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_5_1171m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_6_1170m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_7_1169m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_8_1168m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_9_1167m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_0_1015m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_1_1014m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_2_1013m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_0_479m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_1_478m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_2_477m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1026_a : STD_LOGIC_VECTOR (3 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1026_b : STD_LOGIC_VECTOR (3 DOWNTO 0);
+ SIGNAL wire_gnd : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1026_o : STD_LOGIC_VECTOR (3 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1030_a : STD_LOGIC_VECTOR (3 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1030_b : STD_LOGIC_VECTOR (3 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1030_o : STD_LOGIC_VECTOR (3 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_a : STD_LOGIC_VECTOR (13 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_b : STD_LOGIC_VECTOR (13 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_o : STD_LOGIC_VECTOR (13 DOWNTO 0);
+ SIGNAL wire_w_lg_cp_valid61w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_rf_source_ready62w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range697w743w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range694w696w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range692w693w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range690w691w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range688w689w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range686w687w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range684w685w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range682w683w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range680w681w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range678w679w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range676w677w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range674w675w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range672w673w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range669w671w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_m0_waitrequest598w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_reset613w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w667w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w602w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range300w742w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range302w695w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range305w670w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range291w293w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL s_wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_always0_1024_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_always1_1046_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1023_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_sink_ready_1180_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_wideor0_1025_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_comb_497_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_cp_ready_472_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_local_compressed_read_467_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_local_read_466_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_local_write_465_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_476_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_m0_read_473_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_m0_read_474_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_m0_write_480_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_nonposted_write_endofpacket_470_dataout : STD_LOGIC;
+ SIGNAL s_wire_vcc : STD_LOGIC;
+ SIGNAL wire_w_cp_data_range60w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range697w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range694w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range692w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range690w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range688w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range686w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range684w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range682w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range680w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range678w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range676w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range674w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range672w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range669w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range291w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range292w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range300w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range302w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range305w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ BEGIN
+
+ wire_gnd <= '0';
+ wire_w_lg_cp_valid61w(0) <= cp_valid AND wire_w_cp_data_range60w(0);
+ wire_w_lg_rf_source_ready62w(0) <= rf_source_ready AND wire_w_lg_cp_valid61w(0);
+ wire_w_lg_w_rf_sink_data_range697w743w(0) <= wire_w_rf_sink_data_range697w(0) AND wire_w_lg_w_rf_sink_data_range300w742w(0);
+ wire_w_lg_w_rf_sink_data_range694w696w(0) <= wire_w_rf_sink_data_range694w(0) AND wire_w_lg_w_rf_sink_data_range302w695w(0);
+ wire_w_lg_w_rf_sink_data_range692w693w(0) <= wire_w_rf_sink_data_range692w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range690w691w(0) <= wire_w_rf_sink_data_range690w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range688w689w(0) <= wire_w_rf_sink_data_range688w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range686w687w(0) <= wire_w_rf_sink_data_range686w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range684w685w(0) <= wire_w_rf_sink_data_range684w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range682w683w(0) <= wire_w_rf_sink_data_range682w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range680w681w(0) <= wire_w_rf_sink_data_range680w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range678w679w(0) <= wire_w_rf_sink_data_range678w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range676w677w(0) <= wire_w_rf_sink_data_range676w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range674w675w(0) <= wire_w_rf_sink_data_range674w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range672w673w(0) <= wire_w_rf_sink_data_range672w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range669w671w(0) <= wire_w_rf_sink_data_range669w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_m0_waitrequest598w(0) <= NOT m0_waitrequest;
+ wire_w_lg_reset613w(0) <= NOT reset;
+ wire_w667w(0) <= NOT s_wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1023_dataout;
+ wire_w602w(0) <= NOT s_wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_local_compressed_read_467_dataout;
+ wire_w_lg_w_rf_sink_data_range300w742w(0) <= NOT wire_w_rf_sink_data_range300w(0);
+ wire_w_lg_w_rf_sink_data_range302w695w(0) <= NOT wire_w_rf_sink_data_range302w(0);
+ wire_w_lg_w_rf_sink_data_range305w670w(0) <= NOT wire_w_rf_sink_data_range305w(0);
+ wire_w_lg_w_rf_sink_data_range291w293w(0) <= wire_w_rf_sink_data_range291w(0) OR wire_w_rf_sink_data_range292w(0);
+ cp_ready <= s_wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_cp_ready_472_dataout;
+ m0_address <= ( cp_data(49 DOWNTO 36));
+ m0_burstcount <= ( wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_2_477m_dataout & wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_1_478m_dataout & wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_0_479m_dataout);
+ m0_byteenable <= ( cp_data(35 DOWNTO 32));
+ m0_debugaccess <= cp_data(68);
+ m0_lock <= (wire_w_lg_rf_source_ready62w(0) AND (s_wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_m0_read_474_dataout OR s_wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_m0_write_480_dataout));
+ m0_read <= s_wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_m0_read_474_dataout;
+ m0_write <= s_wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_m0_write_480_dataout;
+ m0_writedata <= ( cp_data(31 DOWNTO 0));
+ rdata_fifo_sink_ready <= ((rp_ready AND rdata_fifo_sink_valid) AND (NOT (rf_sink_valid AND rf_sink_data(69))));
+ rdata_fifo_src_data <= ( m0_readdata(31 DOWNTO 0));
+ rdata_fifo_src_valid <= m0_readdatavalid;
+ rf_sink_ready <= (s_wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1023_dataout AND s_wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_sink_ready_1180_dataout);
+ rf_source_data <= ( s_wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_nonposted_write_endofpacket_470_dataout & cp_data(68 DOWNTO 32) & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0");
+ rf_source_endofpacket <= cp_endofpacket;
+ rf_source_startofpacket <= cp_startofpacket;
+ rf_source_valid <= (s_wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_cp_ready_472_dataout AND (rf_source_ready AND (s_wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_nonposted_write_endofpacket_470_dataout OR s_wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_m0_read_473_dataout)));
+ rp_data <= ( rf_sink_data(68) & rf_sink_data(64 DOWNTO 62) & rf_sink_data(67 DOWNTO 65) & rf_sink_data(61 DOWNTO 58) & wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_2_1013m_dataout & wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_1_1014m_dataout & wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_0_1015m_dataout & rf_sink_data(54) & wire_w_lg_w_rf_sink_data_range291w293w & rf_sink_data(52 DOWNTO 51) & "0" & wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_13_1163m_dataout & wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_12_1164m_dataout & wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_11_1165m_dataout & wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_10_1166m_dataout & wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_9_1167m_dataout & wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_8_1168m_dataout
+ & wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_7_1169m_dataout & wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_6_1170m_dataout & wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_5_1171m_dataout & wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_4_1172m_dataout & wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_3_1173m_dataout & wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_2_1174m_dataout & wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_1_1175m_dataout & wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_0_1176m_dataout & rf_sink_data(35 DOWNTO 32) & rdata_fifo_sink_data(31 DOWNTO 0));
+ rp_endofpacket <= (rf_sink_endofpacket AND s_wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1023_dataout);
+ rp_startofpacket <= (rf_sink_startofpacket AND wire_nl_w329w(0));
+ rp_valid <= (rdata_fifo_sink_valid OR s_wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_comb_497_dataout);
+ s_wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_always0_1024_dataout <= (s_wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_comb_497_dataout AND s_wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_sink_ready_1180_dataout);
+ s_wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_always1_1046_dataout <= (rp_ready AND s_wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout);
+ s_wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout <= (s_wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_comb_497_dataout AND wire_nl_w329w(0));
+ s_wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1023_dataout <= ((NOT rf_sink_data(50)) OR wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1022m_dataout);
+ s_wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_sink_ready_1180_dataout <= (rp_ready AND s_wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_comb_497_dataout);
+ s_wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_wideor0_1025_dataout <= ((altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1044q OR altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1045q) OR altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1078q);
+ s_wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_comb_497_dataout <= (rf_sink_valid AND (rf_sink_data(69) OR rdata_fifo_sink_valid));
+ s_wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_cp_ready_472_dataout <= (wire_w_lg_m0_waitrequest598w(0) AND rf_source_ready);
+ s_wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_local_compressed_read_467_dataout <= (cp_valid AND cp_data(50));
+ s_wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_local_read_466_dataout <= (cp_valid AND cp_data(53));
+ s_wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_local_write_465_dataout <= (cp_valid AND cp_data(52));
+ s_wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_476_dataout <= (s_wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_local_read_466_dataout AND wire_w602w(0));
+ s_wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_m0_read_473_dataout <= (s_wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_local_read_466_dataout OR s_wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_local_compressed_read_467_dataout);
+ s_wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_m0_read_474_dataout <= (rf_source_ready AND s_wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_m0_read_473_dataout);
+ s_wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_m0_write_480_dataout <= (rf_source_ready AND s_wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_local_write_465_dataout);
+ s_wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_nonposted_write_endofpacket_470_dataout <= ((NOT cp_data(51)) AND (cp_endofpacket AND s_wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_local_write_465_dataout));
+ s_wire_vcc <= '1';
+ wire_w_cp_data_range60w(0) <= cp_data(54);
+ wire_w_rf_sink_data_range697w(0) <= rf_sink_data(36);
+ wire_w_rf_sink_data_range694w(0) <= rf_sink_data(37);
+ wire_w_rf_sink_data_range692w(0) <= rf_sink_data(38);
+ wire_w_rf_sink_data_range690w(0) <= rf_sink_data(39);
+ wire_w_rf_sink_data_range688w(0) <= rf_sink_data(40);
+ wire_w_rf_sink_data_range686w(0) <= rf_sink_data(41);
+ wire_w_rf_sink_data_range684w(0) <= rf_sink_data(42);
+ wire_w_rf_sink_data_range682w(0) <= rf_sink_data(43);
+ wire_w_rf_sink_data_range680w(0) <= rf_sink_data(44);
+ wire_w_rf_sink_data_range678w(0) <= rf_sink_data(45);
+ wire_w_rf_sink_data_range676w(0) <= rf_sink_data(46);
+ wire_w_rf_sink_data_range674w(0) <= rf_sink_data(47);
+ wire_w_rf_sink_data_range672w(0) <= rf_sink_data(48);
+ wire_w_rf_sink_data_range669w(0) <= rf_sink_data(49);
+ wire_w_rf_sink_data_range291w(0) <= rf_sink_data(50);
+ wire_w_rf_sink_data_range292w(0) <= rf_sink_data(53);
+ wire_w_rf_sink_data_range300w(0) <= rf_sink_data(58);
+ wire_w_rf_sink_data_range302w(0) <= rf_sink_data(59);
+ wire_w_rf_sink_data_range305w(0) <= rf_sink_data(60);
+ PROCESS (clk, reset)
+ BEGIN
+ IF (reset = '1') THEN
+ altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_0_1135q <= '0';
+ altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_10_1082q <= '0';
+ altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_11_1081q <= '0';
+ altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_12_1080q <= '0';
+ altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_13_1079q <= '0';
+ altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_1_1091q <= '0';
+ altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_2_1090q <= '0';
+ altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_3_1089q <= '0';
+ altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_4_1088q <= '0';
+ altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_5_1087q <= '0';
+ altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_6_1086q <= '0';
+ altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_7_1085q <= '0';
+ altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_8_1084q <= '0';
+ altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_9_1083q <= '0';
+ ELSIF (clk = '1' AND clk'event) THEN
+ IF (s_wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_always1_1046_dataout = '1') THEN
+ altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_0_1135q <= wire_w_lg_w_rf_sink_data_range697w743w(0);
+ altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_10_1082q <= wire_w_lg_w_rf_sink_data_range676w677w(0);
+ altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_11_1081q <= wire_w_lg_w_rf_sink_data_range674w675w(0);
+ altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_12_1080q <= wire_w_lg_w_rf_sink_data_range672w673w(0);
+ altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_13_1079q <= wire_w_lg_w_rf_sink_data_range669w671w(0);
+ altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_1_1091q <= wire_w_lg_w_rf_sink_data_range694w696w(0);
+ altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_2_1090q <= wire_w_lg_w_rf_sink_data_range692w693w(0);
+ altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_3_1089q <= wire_w_lg_w_rf_sink_data_range690w691w(0);
+ altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_4_1088q <= wire_w_lg_w_rf_sink_data_range688w689w(0);
+ altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_5_1087q <= wire_w_lg_w_rf_sink_data_range686w687w(0);
+ altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_6_1086q <= wire_w_lg_w_rf_sink_data_range684w685w(0);
+ altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_7_1085q <= wire_w_lg_w_rf_sink_data_range682w683w(0);
+ altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_8_1084q <= wire_w_lg_w_rf_sink_data_range680w681w(0);
+ altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_9_1083q <= wire_w_lg_w_rf_sink_data_range678w679w(0);
+ END IF;
+ END IF;
+ END PROCESS;
+ PROCESS (clk, reset)
+ BEGIN
+ IF (reset = '1') THEN
+ altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1043q <= '0';
+ altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1078q <= '0';
+ altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1045q <= '0';
+ altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1044q <= '0';
+ ELSIF (clk = '1' AND clk'event) THEN
+ IF (s_wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_always0_1024_dataout = '1') THEN
+ altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1043q <= wire_w667w(0);
+ altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1078q <= wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1038m_dataout;
+ altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1045q <= wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1037m_dataout;
+ altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1044q <= wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1036m_dataout;
+ END IF;
+ END IF;
+ END PROCESS;
+ wire_nl_w620w(0) <= altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1044q AND wire_nl_w619w(0);
+ wire_nl_w329w(0) <= NOT altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1043q;
+ wire_nl_w621w(0) <= NOT altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1078q;
+ wire_nl_w619w(0) <= NOT altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1045q;
+ PROCESS (clk, reset)
+ BEGIN
+ IF (reset = '1') THEN
+ altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_0_1019q <= '0';
+ altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_10_1139q <= '0';
+ altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_11_1138q <= '0';
+ altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_12_1137q <= '0';
+ altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_13_1136q <= '0';
+ altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_1_1148q <= '0';
+ altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_2_1147q <= '0';
+ altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_3_1146q <= '0';
+ altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_4_1145q <= '0';
+ altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_5_1144q <= '0';
+ altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_6_1143q <= '0';
+ altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_7_1142q <= '0';
+ altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_8_1141q <= '0';
+ altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_9_1140q <= '0';
+ ELSIF (clk = '1' AND clk'event) THEN
+ IF (s_wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_sink_ready_1180_dataout = '1') THEN
+ altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_0_1019q <= (rf_sink_data(58) AND wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_o(0));
+ altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_10_1139q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_o(10));
+ altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_11_1138q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_o(11));
+ altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_12_1137q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_o(12));
+ altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_13_1136q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_o(13));
+ altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_1_1148q <= (rf_sink_data(59) AND wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_o(1));
+ altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_2_1147q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_o(2));
+ altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_3_1146q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_o(3));
+ altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_4_1145q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_o(4));
+ altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_5_1144q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_o(5));
+ altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_6_1143q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_o(6));
+ altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_7_1142q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_o(7));
+ altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_8_1141q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_o(8));
+ altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_9_1140q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_o(9));
+ END IF;
+ END IF;
+ END PROCESS;
+ wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1027m_dataout <= wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1026_o(3) WHEN s_wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_wideor0_1025_dataout = '1' ELSE wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1030_o(3);
+ wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1028m_dataout <= wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1026_o(2) WHEN s_wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_wideor0_1025_dataout = '1' ELSE wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1030_o(2);
+ wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1029m_dataout <= wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1026_o(1) WHEN s_wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_wideor0_1025_dataout = '1' ELSE wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1030_o(1);
+ wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1031m_dataout <= wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1027m_dataout WHEN altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1043q = '1' ELSE wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1030_o(3);
+ wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1032m_dataout <= wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1028m_dataout WHEN altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1043q = '1' ELSE wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1030_o(2);
+ wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1033m_dataout <= wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1029m_dataout WHEN altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1043q = '1' ELSE wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1030_o(1);
+ wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1036m_dataout <= wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1031m_dataout AND NOT(s_wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1023_dataout);
+ wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1037m_dataout <= wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1032m_dataout AND NOT(s_wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1023_dataout);
+ wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1038m_dataout <= wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1033m_dataout AND NOT(s_wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1023_dataout);
+ wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1092m_dataout <= rf_sink_data(49) WHEN s_wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_13_1136q;
+ wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1093m_dataout <= rf_sink_data(48) WHEN s_wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_12_1137q;
+ wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1094m_dataout <= rf_sink_data(47) WHEN s_wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_11_1138q;
+ wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1095m_dataout <= rf_sink_data(46) WHEN s_wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_10_1139q;
+ wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1096m_dataout <= rf_sink_data(45) WHEN s_wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_9_1140q;
+ wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1097m_dataout <= rf_sink_data(44) WHEN s_wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_8_1141q;
+ wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1098m_dataout <= rf_sink_data(43) WHEN s_wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_7_1142q;
+ wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1099m_dataout <= rf_sink_data(42) WHEN s_wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_6_1143q;
+ wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1100m_dataout <= rf_sink_data(41) WHEN s_wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_5_1144q;
+ wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1101m_dataout <= rf_sink_data(40) WHEN s_wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_4_1145q;
+ wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1102m_dataout <= rf_sink_data(39) WHEN s_wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_3_1146q;
+ wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1103m_dataout <= rf_sink_data(38) WHEN s_wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_2_1147q;
+ wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1104m_dataout <= rf_sink_data(37) WHEN s_wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_1_1148q;
+ wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1105m_dataout <= rf_sink_data(36) WHEN s_wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_0_1019q;
+ wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1022m_dataout <= (s_wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_comb_497_dataout AND (wire_nl_w620w(0) AND wire_nl_w621w(0))) WHEN altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1043q = '1' ELSE (s_wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_comb_497_dataout AND (((NOT rf_sink_data(55)) AND (NOT rf_sink_data(56))) AND rf_sink_data(57)));
+ wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_0_1176m_dataout <= rf_sink_data(36) WHEN s_wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE (altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_0_1019q OR altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_0_1135q);
+ wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_10_1166m_dataout <= rf_sink_data(46) WHEN s_wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE (altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_10_1082q OR altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_10_1139q);
+ wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_11_1165m_dataout <= rf_sink_data(47) WHEN s_wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE (altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_11_1081q OR altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_11_1138q);
+ wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_12_1164m_dataout <= rf_sink_data(48) WHEN s_wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE (altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_12_1080q OR altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_12_1137q);
+ wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_13_1163m_dataout <= rf_sink_data(49) WHEN s_wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE (altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_13_1079q OR altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_13_1136q);
+ wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_1_1175m_dataout <= rf_sink_data(37) WHEN s_wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE (altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_1_1091q OR altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_1_1148q);
+ wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_2_1174m_dataout <= rf_sink_data(38) WHEN s_wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE (altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_2_1090q OR altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_2_1147q);
+ wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_3_1173m_dataout <= rf_sink_data(39) WHEN s_wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE (altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_3_1089q OR altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_3_1146q);
+ wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_4_1172m_dataout <= rf_sink_data(40) WHEN s_wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE (altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_4_1088q OR altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_4_1145q);
+ wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_5_1171m_dataout <= rf_sink_data(41) WHEN s_wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE (altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_5_1087q OR altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_5_1144q);
+ wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_6_1170m_dataout <= rf_sink_data(42) WHEN s_wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE (altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_6_1086q OR altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_6_1143q);
+ wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_7_1169m_dataout <= rf_sink_data(43) WHEN s_wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE (altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_7_1085q OR altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_7_1142q);
+ wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_8_1168m_dataout <= rf_sink_data(44) WHEN s_wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE (altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_8_1084q OR altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_8_1141q);
+ wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_9_1167m_dataout <= rf_sink_data(45) WHEN s_wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE (altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_9_1083q OR altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_9_1140q);
+ wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_0_1015m_dataout <= rf_sink_data(55) WHEN s_wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1078q;
+ wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_1_1014m_dataout <= rf_sink_data(56) WHEN s_wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1045q;
+ wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_2_1013m_dataout <= rf_sink_data(57) WHEN s_wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1044q;
+ wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_0_479m_dataout <= cp_data(55) AND NOT(s_wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_476_dataout);
+ wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_1_478m_dataout <= cp_data(56) AND NOT(s_wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_476_dataout);
+ wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_2_477m_dataout <= cp_data(57) OR s_wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_476_dataout;
+ wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1026_a <= ( altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1044q & altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1045q & altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1078q & "1");
+ wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1026_b <= ( "0" & "1" & "1" & "1");
+ altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1026 : oper_add
+ GENERIC MAP (
+ sgate_representation => 0,
+ width_a => 4,
+ width_b => 4,
+ width_o => 4
+ )
+ PORT MAP (
+ a => wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1026_a,
+ b => wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1026_b,
+ cin => wire_gnd,
+ o => wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1026_o
+ );
+ wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1030_a <= ( rf_sink_data(57 DOWNTO 55) & "1");
+ wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1030_b <= ( "0" & "1" & "1" & "1");
+ altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1030 : oper_add
+ GENERIC MAP (
+ sgate_representation => 0,
+ width_a => 4,
+ width_b => 4,
+ width_o => 4
+ )
+ PORT MAP (
+ a => wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1030_a,
+ b => wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1030_b,
+ cin => wire_gnd,
+ o => wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1030_o
+ );
+ wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_a <= ( wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1092m_dataout & wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1093m_dataout & wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1094m_dataout & wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1095m_dataout & wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1096m_dataout & wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1097m_dataout & wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1098m_dataout & wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1099m_dataout & wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1100m_dataout & wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1101m_dataout
+ & wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1102m_dataout & wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1103m_dataout & wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1104m_dataout & wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1105m_dataout);
+ wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_b <= ( "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "1" & "0" & "0");
+ altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106 : oper_add
+ GENERIC MAP (
+ sgate_representation => 0,
+ width_a => 14,
+ width_b => 14,
+ width_o => 14
+ )
+ PORT MAP (
+ a => wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_a,
+ b => wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_b,
+ cin => wire_gnd,
+ o => wire_altera_merlin_slave_agent_0013_altera_merlin_slave_agent_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_o
+ );
+
+ END RTL; --altera_merlin_slave_agent_0013
+--synopsys translate_on
+--VALID FILE
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_slave_agent/altera_merlin_slave_agent_0014.vho b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_slave_agent/altera_merlin_slave_agent_0014.vho
new file mode 100644
index 0000000000..cc4ceca664
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_slave_agent/altera_merlin_slave_agent_0014.vho
@@ -0,0 +1,505 @@
+--IP Functional Simulation Model
+--VERSION_BEGIN 11.1SP2 cbx_mgl 2012:01:25:21:26:09:SJ cbx_simgen 2012:01:25:21:25:27:SJ VERSION_END
+
+
+-- Copyright (C) 1991-2011 Altera Corporation
+-- Your use of Altera Corporation's design tools, logic functions
+-- and other software and tools, and its AMPP partner logic
+-- functions, and any output files from any of the foregoing
+-- (including device programming or simulation files), and any
+-- associated documentation or information are expressly subject
+-- to the terms and conditions of the Altera Program License
+-- Subscription Agreement, Altera MegaCore Function License
+-- Agreement, or other applicable license agreement, including,
+-- without limitation, that your use is for the sole purpose of
+-- programming logic devices manufactured by Altera and sold by
+-- Altera or its authorized distributors. Please refer to the
+-- applicable agreement for further details.
+
+-- You may only use these simulation model output files for simulation
+-- purposes and expressly not for synthesis or any other purposes (in which
+-- event Altera disclaims all warranties of any kind).
+
+
+--synopsys translate_off
+
+ LIBRARY sgate;
+ USE sgate.sgate_pack.all;
+
+--synthesis_resources = lut 32 mux21 44 oper_add 3
+ LIBRARY ieee;
+ USE ieee.std_logic_1164.all;
+
+ ENTITY altera_merlin_slave_agent_0014 IS
+ PORT
+ (
+ clk : IN STD_LOGIC;
+ cp_channel : IN STD_LOGIC_VECTOR (6 DOWNTO 0);
+ cp_data : IN STD_LOGIC_VECTOR (68 DOWNTO 0);
+ cp_endofpacket : IN STD_LOGIC;
+ cp_ready : OUT STD_LOGIC;
+ cp_startofpacket : IN STD_LOGIC;
+ cp_valid : IN STD_LOGIC;
+ m0_address : OUT STD_LOGIC_VECTOR (13 DOWNTO 0);
+ m0_burstcount : OUT STD_LOGIC_VECTOR (2 DOWNTO 0);
+ m0_byteenable : OUT STD_LOGIC_VECTOR (3 DOWNTO 0);
+ m0_debugaccess : OUT STD_LOGIC;
+ m0_lock : OUT STD_LOGIC;
+ m0_read : OUT STD_LOGIC;
+ m0_readdata : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
+ m0_readdatavalid : IN STD_LOGIC;
+ m0_waitrequest : IN STD_LOGIC;
+ m0_write : OUT STD_LOGIC;
+ m0_writedata : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
+ rdata_fifo_sink_data : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
+ rdata_fifo_sink_ready : OUT STD_LOGIC;
+ rdata_fifo_sink_valid : IN STD_LOGIC;
+ rdata_fifo_src_data : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
+ rdata_fifo_src_ready : IN STD_LOGIC;
+ rdata_fifo_src_valid : OUT STD_LOGIC;
+ reset : IN STD_LOGIC;
+ rf_sink_data : IN STD_LOGIC_VECTOR (69 DOWNTO 0);
+ rf_sink_endofpacket : IN STD_LOGIC;
+ rf_sink_ready : OUT STD_LOGIC;
+ rf_sink_startofpacket : IN STD_LOGIC;
+ rf_sink_valid : IN STD_LOGIC;
+ rf_source_data : OUT STD_LOGIC_VECTOR (69 DOWNTO 0);
+ rf_source_endofpacket : OUT STD_LOGIC;
+ rf_source_ready : IN STD_LOGIC;
+ rf_source_startofpacket : OUT STD_LOGIC;
+ rf_source_valid : OUT STD_LOGIC;
+ rp_data : OUT STD_LOGIC_VECTOR (68 DOWNTO 0);
+ rp_endofpacket : OUT STD_LOGIC;
+ rp_ready : IN STD_LOGIC;
+ rp_startofpacket : OUT STD_LOGIC;
+ rp_valid : OUT STD_LOGIC
+ );
+ END altera_merlin_slave_agent_0014;
+
+ ARCHITECTURE RTL OF altera_merlin_slave_agent_0014 IS
+
+ ATTRIBUTE synthesis_clearbox : natural;
+ ATTRIBUTE synthesis_clearbox OF RTL : ARCHITECTURE IS 1;
+ SIGNAL altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_0_1135q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_10_1082q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_11_1081q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_12_1080q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_13_1079q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_1_1091q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_2_1090q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_3_1089q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_4_1088q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_5_1087q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_6_1086q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_7_1085q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_8_1084q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_9_1083q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1043q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1078q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1045q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1044q : STD_LOGIC := '0';
+ SIGNAL wire_nl_w620w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_nl_w329w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_nl_w621w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_nl_w619w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_0_1019q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_10_1139q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_11_1138q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_12_1137q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_13_1136q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_1_1148q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_2_1147q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_3_1146q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_4_1145q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_5_1144q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_6_1143q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_7_1142q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_8_1141q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_9_1140q : STD_LOGIC := '0';
+ SIGNAL wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1027m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1028m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1029m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1031m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1032m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1033m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1036m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1037m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1038m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1092m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1093m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1094m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1095m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1096m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1097m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1098m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1099m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1100m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1101m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1102m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1103m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1104m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1105m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1022m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_0_1176m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_10_1166m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_11_1165m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_12_1164m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_13_1163m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_1_1175m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_2_1174m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_3_1173m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_4_1172m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_5_1171m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_6_1170m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_7_1169m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_8_1168m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_9_1167m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_0_1015m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_1_1014m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_2_1013m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_0_479m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_1_478m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_2_477m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1026_a : STD_LOGIC_VECTOR (3 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1026_b : STD_LOGIC_VECTOR (3 DOWNTO 0);
+ SIGNAL wire_gnd : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1026_o : STD_LOGIC_VECTOR (3 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1030_a : STD_LOGIC_VECTOR (3 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1030_b : STD_LOGIC_VECTOR (3 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1030_o : STD_LOGIC_VECTOR (3 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_a : STD_LOGIC_VECTOR (13 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_b : STD_LOGIC_VECTOR (13 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_o : STD_LOGIC_VECTOR (13 DOWNTO 0);
+ SIGNAL wire_w_lg_cp_valid61w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_rf_source_ready62w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range697w743w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range694w696w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range692w693w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range690w691w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range688w689w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range686w687w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range684w685w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range682w683w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range680w681w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range678w679w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range676w677w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range674w675w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range672w673w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range669w671w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_m0_waitrequest598w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_reset613w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w667w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w602w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range300w742w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range302w695w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range305w670w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range291w293w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL s_wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_always0_1024_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_always1_1046_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1023_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_sink_ready_1180_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_wideor0_1025_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_comb_497_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_cp_ready_472_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_local_compressed_read_467_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_local_read_466_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_local_write_465_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_476_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_m0_read_473_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_m0_read_474_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_m0_write_480_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_nonposted_write_endofpacket_470_dataout : STD_LOGIC;
+ SIGNAL s_wire_vcc : STD_LOGIC;
+ SIGNAL wire_w_cp_data_range60w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range697w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range694w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range692w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range690w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range688w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range686w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range684w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range682w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range680w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range678w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range676w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range674w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range672w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range669w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range291w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range292w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range300w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range302w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range305w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ BEGIN
+
+ wire_gnd <= '0';
+ wire_w_lg_cp_valid61w(0) <= cp_valid AND wire_w_cp_data_range60w(0);
+ wire_w_lg_rf_source_ready62w(0) <= rf_source_ready AND wire_w_lg_cp_valid61w(0);
+ wire_w_lg_w_rf_sink_data_range697w743w(0) <= wire_w_rf_sink_data_range697w(0) AND wire_w_lg_w_rf_sink_data_range300w742w(0);
+ wire_w_lg_w_rf_sink_data_range694w696w(0) <= wire_w_rf_sink_data_range694w(0) AND wire_w_lg_w_rf_sink_data_range302w695w(0);
+ wire_w_lg_w_rf_sink_data_range692w693w(0) <= wire_w_rf_sink_data_range692w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range690w691w(0) <= wire_w_rf_sink_data_range690w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range688w689w(0) <= wire_w_rf_sink_data_range688w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range686w687w(0) <= wire_w_rf_sink_data_range686w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range684w685w(0) <= wire_w_rf_sink_data_range684w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range682w683w(0) <= wire_w_rf_sink_data_range682w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range680w681w(0) <= wire_w_rf_sink_data_range680w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range678w679w(0) <= wire_w_rf_sink_data_range678w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range676w677w(0) <= wire_w_rf_sink_data_range676w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range674w675w(0) <= wire_w_rf_sink_data_range674w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range672w673w(0) <= wire_w_rf_sink_data_range672w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range669w671w(0) <= wire_w_rf_sink_data_range669w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_m0_waitrequest598w(0) <= NOT m0_waitrequest;
+ wire_w_lg_reset613w(0) <= NOT reset;
+ wire_w667w(0) <= NOT s_wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1023_dataout;
+ wire_w602w(0) <= NOT s_wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_local_compressed_read_467_dataout;
+ wire_w_lg_w_rf_sink_data_range300w742w(0) <= NOT wire_w_rf_sink_data_range300w(0);
+ wire_w_lg_w_rf_sink_data_range302w695w(0) <= NOT wire_w_rf_sink_data_range302w(0);
+ wire_w_lg_w_rf_sink_data_range305w670w(0) <= NOT wire_w_rf_sink_data_range305w(0);
+ wire_w_lg_w_rf_sink_data_range291w293w(0) <= wire_w_rf_sink_data_range291w(0) OR wire_w_rf_sink_data_range292w(0);
+ cp_ready <= s_wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_cp_ready_472_dataout;
+ m0_address <= ( cp_data(49 DOWNTO 36));
+ m0_burstcount <= ( wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_2_477m_dataout & wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_1_478m_dataout & wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_0_479m_dataout);
+ m0_byteenable <= ( cp_data(35 DOWNTO 32));
+ m0_debugaccess <= cp_data(68);
+ m0_lock <= (wire_w_lg_rf_source_ready62w(0) AND (s_wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_m0_read_474_dataout OR s_wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_m0_write_480_dataout));
+ m0_read <= s_wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_m0_read_474_dataout;
+ m0_write <= s_wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_m0_write_480_dataout;
+ m0_writedata <= ( cp_data(31 DOWNTO 0));
+ rdata_fifo_sink_ready <= ((rp_ready AND rdata_fifo_sink_valid) AND (NOT (rf_sink_valid AND rf_sink_data(69))));
+ rdata_fifo_src_data <= ( m0_readdata(31 DOWNTO 0));
+ rdata_fifo_src_valid <= m0_readdatavalid;
+ rf_sink_ready <= (s_wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1023_dataout AND s_wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_sink_ready_1180_dataout);
+ rf_source_data <= ( s_wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_nonposted_write_endofpacket_470_dataout & cp_data(68 DOWNTO 32) & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0");
+ rf_source_endofpacket <= cp_endofpacket;
+ rf_source_startofpacket <= cp_startofpacket;
+ rf_source_valid <= (s_wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_cp_ready_472_dataout AND (rf_source_ready AND (s_wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_nonposted_write_endofpacket_470_dataout OR s_wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_m0_read_473_dataout)));
+ rp_data <= ( rf_sink_data(68) & rf_sink_data(64 DOWNTO 62) & rf_sink_data(67 DOWNTO 65) & rf_sink_data(61 DOWNTO 58) & wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_2_1013m_dataout & wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_1_1014m_dataout & wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_0_1015m_dataout & rf_sink_data(54) & wire_w_lg_w_rf_sink_data_range291w293w & rf_sink_data(52 DOWNTO 51) & "0" & wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_13_1163m_dataout & wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_12_1164m_dataout & wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_11_1165m_dataout & wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_10_1166m_dataout & wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_9_1167m_dataout & wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_8_1168m_dataout
+ & wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_7_1169m_dataout & wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_6_1170m_dataout & wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_5_1171m_dataout & wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_4_1172m_dataout & wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_3_1173m_dataout & wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_2_1174m_dataout & wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_1_1175m_dataout & wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_0_1176m_dataout & rf_sink_data(35 DOWNTO 32) & rdata_fifo_sink_data(31 DOWNTO 0));
+ rp_endofpacket <= (rf_sink_endofpacket AND s_wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1023_dataout);
+ rp_startofpacket <= (rf_sink_startofpacket AND wire_nl_w329w(0));
+ rp_valid <= (rdata_fifo_sink_valid OR s_wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_comb_497_dataout);
+ s_wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_always0_1024_dataout <= (s_wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_comb_497_dataout AND s_wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_sink_ready_1180_dataout);
+ s_wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_always1_1046_dataout <= (rp_ready AND s_wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout);
+ s_wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout <= (s_wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_comb_497_dataout AND wire_nl_w329w(0));
+ s_wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1023_dataout <= ((NOT rf_sink_data(50)) OR wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1022m_dataout);
+ s_wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_sink_ready_1180_dataout <= (rp_ready AND s_wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_comb_497_dataout);
+ s_wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_wideor0_1025_dataout <= ((altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1044q OR altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1045q) OR altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1078q);
+ s_wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_comb_497_dataout <= (rf_sink_valid AND (rf_sink_data(69) OR rdata_fifo_sink_valid));
+ s_wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_cp_ready_472_dataout <= (wire_w_lg_m0_waitrequest598w(0) AND rf_source_ready);
+ s_wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_local_compressed_read_467_dataout <= (cp_valid AND cp_data(50));
+ s_wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_local_read_466_dataout <= (cp_valid AND cp_data(53));
+ s_wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_local_write_465_dataout <= (cp_valid AND cp_data(52));
+ s_wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_476_dataout <= (s_wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_local_read_466_dataout AND wire_w602w(0));
+ s_wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_m0_read_473_dataout <= (s_wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_local_read_466_dataout OR s_wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_local_compressed_read_467_dataout);
+ s_wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_m0_read_474_dataout <= (rf_source_ready AND s_wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_m0_read_473_dataout);
+ s_wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_m0_write_480_dataout <= (rf_source_ready AND s_wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_local_write_465_dataout);
+ s_wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_nonposted_write_endofpacket_470_dataout <= ((NOT cp_data(51)) AND (cp_endofpacket AND s_wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_local_write_465_dataout));
+ s_wire_vcc <= '1';
+ wire_w_cp_data_range60w(0) <= cp_data(54);
+ wire_w_rf_sink_data_range697w(0) <= rf_sink_data(36);
+ wire_w_rf_sink_data_range694w(0) <= rf_sink_data(37);
+ wire_w_rf_sink_data_range692w(0) <= rf_sink_data(38);
+ wire_w_rf_sink_data_range690w(0) <= rf_sink_data(39);
+ wire_w_rf_sink_data_range688w(0) <= rf_sink_data(40);
+ wire_w_rf_sink_data_range686w(0) <= rf_sink_data(41);
+ wire_w_rf_sink_data_range684w(0) <= rf_sink_data(42);
+ wire_w_rf_sink_data_range682w(0) <= rf_sink_data(43);
+ wire_w_rf_sink_data_range680w(0) <= rf_sink_data(44);
+ wire_w_rf_sink_data_range678w(0) <= rf_sink_data(45);
+ wire_w_rf_sink_data_range676w(0) <= rf_sink_data(46);
+ wire_w_rf_sink_data_range674w(0) <= rf_sink_data(47);
+ wire_w_rf_sink_data_range672w(0) <= rf_sink_data(48);
+ wire_w_rf_sink_data_range669w(0) <= rf_sink_data(49);
+ wire_w_rf_sink_data_range291w(0) <= rf_sink_data(50);
+ wire_w_rf_sink_data_range292w(0) <= rf_sink_data(53);
+ wire_w_rf_sink_data_range300w(0) <= rf_sink_data(58);
+ wire_w_rf_sink_data_range302w(0) <= rf_sink_data(59);
+ wire_w_rf_sink_data_range305w(0) <= rf_sink_data(60);
+ PROCESS (clk, reset)
+ BEGIN
+ IF (reset = '1') THEN
+ altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_0_1135q <= '0';
+ altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_10_1082q <= '0';
+ altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_11_1081q <= '0';
+ altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_12_1080q <= '0';
+ altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_13_1079q <= '0';
+ altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_1_1091q <= '0';
+ altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_2_1090q <= '0';
+ altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_3_1089q <= '0';
+ altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_4_1088q <= '0';
+ altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_5_1087q <= '0';
+ altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_6_1086q <= '0';
+ altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_7_1085q <= '0';
+ altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_8_1084q <= '0';
+ altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_9_1083q <= '0';
+ ELSIF (clk = '1' AND clk'event) THEN
+ IF (s_wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_always1_1046_dataout = '1') THEN
+ altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_0_1135q <= wire_w_lg_w_rf_sink_data_range697w743w(0);
+ altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_10_1082q <= wire_w_lg_w_rf_sink_data_range676w677w(0);
+ altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_11_1081q <= wire_w_lg_w_rf_sink_data_range674w675w(0);
+ altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_12_1080q <= wire_w_lg_w_rf_sink_data_range672w673w(0);
+ altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_13_1079q <= wire_w_lg_w_rf_sink_data_range669w671w(0);
+ altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_1_1091q <= wire_w_lg_w_rf_sink_data_range694w696w(0);
+ altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_2_1090q <= wire_w_lg_w_rf_sink_data_range692w693w(0);
+ altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_3_1089q <= wire_w_lg_w_rf_sink_data_range690w691w(0);
+ altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_4_1088q <= wire_w_lg_w_rf_sink_data_range688w689w(0);
+ altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_5_1087q <= wire_w_lg_w_rf_sink_data_range686w687w(0);
+ altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_6_1086q <= wire_w_lg_w_rf_sink_data_range684w685w(0);
+ altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_7_1085q <= wire_w_lg_w_rf_sink_data_range682w683w(0);
+ altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_8_1084q <= wire_w_lg_w_rf_sink_data_range680w681w(0);
+ altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_9_1083q <= wire_w_lg_w_rf_sink_data_range678w679w(0);
+ END IF;
+ END IF;
+ END PROCESS;
+ PROCESS (clk, reset)
+ BEGIN
+ IF (reset = '1') THEN
+ altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1043q <= '0';
+ altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1078q <= '0';
+ altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1045q <= '0';
+ altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1044q <= '0';
+ ELSIF (clk = '1' AND clk'event) THEN
+ IF (s_wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_always0_1024_dataout = '1') THEN
+ altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1043q <= wire_w667w(0);
+ altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1078q <= wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1038m_dataout;
+ altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1045q <= wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1037m_dataout;
+ altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1044q <= wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1036m_dataout;
+ END IF;
+ END IF;
+ END PROCESS;
+ wire_nl_w620w(0) <= altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1044q AND wire_nl_w619w(0);
+ wire_nl_w329w(0) <= NOT altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1043q;
+ wire_nl_w621w(0) <= NOT altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1078q;
+ wire_nl_w619w(0) <= NOT altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1045q;
+ PROCESS (clk, reset)
+ BEGIN
+ IF (reset = '1') THEN
+ altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_0_1019q <= '0';
+ altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_10_1139q <= '0';
+ altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_11_1138q <= '0';
+ altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_12_1137q <= '0';
+ altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_13_1136q <= '0';
+ altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_1_1148q <= '0';
+ altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_2_1147q <= '0';
+ altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_3_1146q <= '0';
+ altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_4_1145q <= '0';
+ altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_5_1144q <= '0';
+ altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_6_1143q <= '0';
+ altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_7_1142q <= '0';
+ altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_8_1141q <= '0';
+ altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_9_1140q <= '0';
+ ELSIF (clk = '1' AND clk'event) THEN
+ IF (s_wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_sink_ready_1180_dataout = '1') THEN
+ altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_0_1019q <= (rf_sink_data(58) AND wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_o(0));
+ altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_10_1139q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_o(10));
+ altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_11_1138q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_o(11));
+ altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_12_1137q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_o(12));
+ altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_13_1136q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_o(13));
+ altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_1_1148q <= (rf_sink_data(59) AND wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_o(1));
+ altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_2_1147q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_o(2));
+ altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_3_1146q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_o(3));
+ altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_4_1145q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_o(4));
+ altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_5_1144q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_o(5));
+ altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_6_1143q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_o(6));
+ altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_7_1142q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_o(7));
+ altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_8_1141q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_o(8));
+ altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_9_1140q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_o(9));
+ END IF;
+ END IF;
+ END PROCESS;
+ wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1027m_dataout <= wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1026_o(3) WHEN s_wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_wideor0_1025_dataout = '1' ELSE wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1030_o(3);
+ wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1028m_dataout <= wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1026_o(2) WHEN s_wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_wideor0_1025_dataout = '1' ELSE wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1030_o(2);
+ wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1029m_dataout <= wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1026_o(1) WHEN s_wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_wideor0_1025_dataout = '1' ELSE wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1030_o(1);
+ wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1031m_dataout <= wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1027m_dataout WHEN altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1043q = '1' ELSE wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1030_o(3);
+ wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1032m_dataout <= wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1028m_dataout WHEN altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1043q = '1' ELSE wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1030_o(2);
+ wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1033m_dataout <= wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1029m_dataout WHEN altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1043q = '1' ELSE wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1030_o(1);
+ wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1036m_dataout <= wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1031m_dataout AND NOT(s_wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1023_dataout);
+ wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1037m_dataout <= wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1032m_dataout AND NOT(s_wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1023_dataout);
+ wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1038m_dataout <= wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1033m_dataout AND NOT(s_wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1023_dataout);
+ wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1092m_dataout <= rf_sink_data(49) WHEN s_wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_13_1136q;
+ wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1093m_dataout <= rf_sink_data(48) WHEN s_wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_12_1137q;
+ wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1094m_dataout <= rf_sink_data(47) WHEN s_wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_11_1138q;
+ wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1095m_dataout <= rf_sink_data(46) WHEN s_wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_10_1139q;
+ wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1096m_dataout <= rf_sink_data(45) WHEN s_wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_9_1140q;
+ wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1097m_dataout <= rf_sink_data(44) WHEN s_wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_8_1141q;
+ wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1098m_dataout <= rf_sink_data(43) WHEN s_wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_7_1142q;
+ wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1099m_dataout <= rf_sink_data(42) WHEN s_wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_6_1143q;
+ wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1100m_dataout <= rf_sink_data(41) WHEN s_wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_5_1144q;
+ wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1101m_dataout <= rf_sink_data(40) WHEN s_wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_4_1145q;
+ wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1102m_dataout <= rf_sink_data(39) WHEN s_wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_3_1146q;
+ wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1103m_dataout <= rf_sink_data(38) WHEN s_wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_2_1147q;
+ wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1104m_dataout <= rf_sink_data(37) WHEN s_wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_1_1148q;
+ wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1105m_dataout <= rf_sink_data(36) WHEN s_wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_0_1019q;
+ wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1022m_dataout <= (s_wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_comb_497_dataout AND (wire_nl_w620w(0) AND wire_nl_w621w(0))) WHEN altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1043q = '1' ELSE (s_wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_comb_497_dataout AND (((NOT rf_sink_data(55)) AND (NOT rf_sink_data(56))) AND rf_sink_data(57)));
+ wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_0_1176m_dataout <= rf_sink_data(36) WHEN s_wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE (altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_0_1019q OR altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_0_1135q);
+ wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_10_1166m_dataout <= rf_sink_data(46) WHEN s_wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE (altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_10_1082q OR altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_10_1139q);
+ wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_11_1165m_dataout <= rf_sink_data(47) WHEN s_wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE (altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_11_1081q OR altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_11_1138q);
+ wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_12_1164m_dataout <= rf_sink_data(48) WHEN s_wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE (altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_12_1080q OR altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_12_1137q);
+ wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_13_1163m_dataout <= rf_sink_data(49) WHEN s_wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE (altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_13_1079q OR altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_13_1136q);
+ wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_1_1175m_dataout <= rf_sink_data(37) WHEN s_wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE (altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_1_1091q OR altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_1_1148q);
+ wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_2_1174m_dataout <= rf_sink_data(38) WHEN s_wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE (altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_2_1090q OR altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_2_1147q);
+ wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_3_1173m_dataout <= rf_sink_data(39) WHEN s_wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE (altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_3_1089q OR altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_3_1146q);
+ wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_4_1172m_dataout <= rf_sink_data(40) WHEN s_wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE (altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_4_1088q OR altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_4_1145q);
+ wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_5_1171m_dataout <= rf_sink_data(41) WHEN s_wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE (altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_5_1087q OR altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_5_1144q);
+ wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_6_1170m_dataout <= rf_sink_data(42) WHEN s_wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE (altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_6_1086q OR altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_6_1143q);
+ wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_7_1169m_dataout <= rf_sink_data(43) WHEN s_wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE (altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_7_1085q OR altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_7_1142q);
+ wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_8_1168m_dataout <= rf_sink_data(44) WHEN s_wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE (altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_8_1084q OR altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_8_1141q);
+ wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_9_1167m_dataout <= rf_sink_data(45) WHEN s_wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE (altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_9_1083q OR altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_9_1140q);
+ wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_0_1015m_dataout <= rf_sink_data(55) WHEN s_wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1078q;
+ wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_1_1014m_dataout <= rf_sink_data(56) WHEN s_wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1045q;
+ wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_2_1013m_dataout <= rf_sink_data(57) WHEN s_wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1044q;
+ wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_0_479m_dataout <= cp_data(55) AND NOT(s_wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_476_dataout);
+ wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_1_478m_dataout <= cp_data(56) AND NOT(s_wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_476_dataout);
+ wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_2_477m_dataout <= cp_data(57) OR s_wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_476_dataout;
+ wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1026_a <= ( altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1044q & altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1045q & altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1078q & "1");
+ wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1026_b <= ( "0" & "1" & "1" & "1");
+ altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1026 : oper_add
+ GENERIC MAP (
+ sgate_representation => 0,
+ width_a => 4,
+ width_b => 4,
+ width_o => 4
+ )
+ PORT MAP (
+ a => wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1026_a,
+ b => wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1026_b,
+ cin => wire_gnd,
+ o => wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1026_o
+ );
+ wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1030_a <= ( rf_sink_data(57 DOWNTO 55) & "1");
+ wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1030_b <= ( "0" & "1" & "1" & "1");
+ altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1030 : oper_add
+ GENERIC MAP (
+ sgate_representation => 0,
+ width_a => 4,
+ width_b => 4,
+ width_o => 4
+ )
+ PORT MAP (
+ a => wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1030_a,
+ b => wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1030_b,
+ cin => wire_gnd,
+ o => wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1030_o
+ );
+ wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_a <= ( wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1092m_dataout & wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1093m_dataout & wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1094m_dataout & wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1095m_dataout & wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1096m_dataout & wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1097m_dataout & wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1098m_dataout & wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1099m_dataout & wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1100m_dataout & wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1101m_dataout
+ & wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1102m_dataout & wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1103m_dataout & wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1104m_dataout & wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1105m_dataout);
+ wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_b <= ( "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "1" & "0" & "0");
+ altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106 : oper_add
+ GENERIC MAP (
+ sgate_representation => 0,
+ width_a => 14,
+ width_b => 14,
+ width_o => 14
+ )
+ PORT MAP (
+ a => wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_a,
+ b => wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_b,
+ cin => wire_gnd,
+ o => wire_altera_merlin_slave_agent_0014_altera_merlin_slave_agent_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_o
+ );
+
+ END RTL; --altera_merlin_slave_agent_0014
+--synopsys translate_on
+--VALID FILE
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_slave_agent/altera_merlin_slave_agent_0015.vho b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_slave_agent/altera_merlin_slave_agent_0015.vho
new file mode 100644
index 0000000000..0b678880c2
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_slave_agent/altera_merlin_slave_agent_0015.vho
@@ -0,0 +1,505 @@
+--IP Functional Simulation Model
+--VERSION_BEGIN 11.1SP2 cbx_mgl 2012:01:25:21:26:09:SJ cbx_simgen 2012:01:25:21:25:27:SJ VERSION_END
+
+
+-- Copyright (C) 1991-2011 Altera Corporation
+-- Your use of Altera Corporation's design tools, logic functions
+-- and other software and tools, and its AMPP partner logic
+-- functions, and any output files from any of the foregoing
+-- (including device programming or simulation files), and any
+-- associated documentation or information are expressly subject
+-- to the terms and conditions of the Altera Program License
+-- Subscription Agreement, Altera MegaCore Function License
+-- Agreement, or other applicable license agreement, including,
+-- without limitation, that your use is for the sole purpose of
+-- programming logic devices manufactured by Altera and sold by
+-- Altera or its authorized distributors. Please refer to the
+-- applicable agreement for further details.
+
+-- You may only use these simulation model output files for simulation
+-- purposes and expressly not for synthesis or any other purposes (in which
+-- event Altera disclaims all warranties of any kind).
+
+
+--synopsys translate_off
+
+ LIBRARY sgate;
+ USE sgate.sgate_pack.all;
+
+--synthesis_resources = lut 32 mux21 44 oper_add 3
+ LIBRARY ieee;
+ USE ieee.std_logic_1164.all;
+
+ ENTITY altera_merlin_slave_agent_0015 IS
+ PORT
+ (
+ clk : IN STD_LOGIC;
+ cp_channel : IN STD_LOGIC_VECTOR (6 DOWNTO 0);
+ cp_data : IN STD_LOGIC_VECTOR (68 DOWNTO 0);
+ cp_endofpacket : IN STD_LOGIC;
+ cp_ready : OUT STD_LOGIC;
+ cp_startofpacket : IN STD_LOGIC;
+ cp_valid : IN STD_LOGIC;
+ m0_address : OUT STD_LOGIC_VECTOR (13 DOWNTO 0);
+ m0_burstcount : OUT STD_LOGIC_VECTOR (2 DOWNTO 0);
+ m0_byteenable : OUT STD_LOGIC_VECTOR (3 DOWNTO 0);
+ m0_debugaccess : OUT STD_LOGIC;
+ m0_lock : OUT STD_LOGIC;
+ m0_read : OUT STD_LOGIC;
+ m0_readdata : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
+ m0_readdatavalid : IN STD_LOGIC;
+ m0_waitrequest : IN STD_LOGIC;
+ m0_write : OUT STD_LOGIC;
+ m0_writedata : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
+ rdata_fifo_sink_data : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
+ rdata_fifo_sink_ready : OUT STD_LOGIC;
+ rdata_fifo_sink_valid : IN STD_LOGIC;
+ rdata_fifo_src_data : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
+ rdata_fifo_src_ready : IN STD_LOGIC;
+ rdata_fifo_src_valid : OUT STD_LOGIC;
+ reset : IN STD_LOGIC;
+ rf_sink_data : IN STD_LOGIC_VECTOR (69 DOWNTO 0);
+ rf_sink_endofpacket : IN STD_LOGIC;
+ rf_sink_ready : OUT STD_LOGIC;
+ rf_sink_startofpacket : IN STD_LOGIC;
+ rf_sink_valid : IN STD_LOGIC;
+ rf_source_data : OUT STD_LOGIC_VECTOR (69 DOWNTO 0);
+ rf_source_endofpacket : OUT STD_LOGIC;
+ rf_source_ready : IN STD_LOGIC;
+ rf_source_startofpacket : OUT STD_LOGIC;
+ rf_source_valid : OUT STD_LOGIC;
+ rp_data : OUT STD_LOGIC_VECTOR (68 DOWNTO 0);
+ rp_endofpacket : OUT STD_LOGIC;
+ rp_ready : IN STD_LOGIC;
+ rp_startofpacket : OUT STD_LOGIC;
+ rp_valid : OUT STD_LOGIC
+ );
+ END altera_merlin_slave_agent_0015;
+
+ ARCHITECTURE RTL OF altera_merlin_slave_agent_0015 IS
+
+ ATTRIBUTE synthesis_clearbox : natural;
+ ATTRIBUTE synthesis_clearbox OF RTL : ARCHITECTURE IS 1;
+ SIGNAL altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_0_1135q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_10_1082q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_11_1081q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_12_1080q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_13_1079q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_1_1091q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_2_1090q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_3_1089q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_4_1088q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_5_1087q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_6_1086q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_7_1085q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_8_1084q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_9_1083q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1043q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1078q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1045q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1044q : STD_LOGIC := '0';
+ SIGNAL wire_nl_w620w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_nl_w329w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_nl_w621w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_nl_w619w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_0_1019q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_10_1139q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_11_1138q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_12_1137q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_13_1136q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_1_1148q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_2_1147q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_3_1146q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_4_1145q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_5_1144q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_6_1143q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_7_1142q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_8_1141q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_9_1140q : STD_LOGIC := '0';
+ SIGNAL wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1027m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1028m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1029m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1031m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1032m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1033m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1036m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1037m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1038m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1092m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1093m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1094m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1095m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1096m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1097m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1098m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1099m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1100m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1101m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1102m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1103m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1104m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1105m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1022m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_0_1176m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_10_1166m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_11_1165m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_12_1164m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_13_1163m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_1_1175m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_2_1174m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_3_1173m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_4_1172m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_5_1171m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_6_1170m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_7_1169m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_8_1168m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_9_1167m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_0_1015m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_1_1014m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_2_1013m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_0_479m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_1_478m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_2_477m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1026_a : STD_LOGIC_VECTOR (3 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1026_b : STD_LOGIC_VECTOR (3 DOWNTO 0);
+ SIGNAL wire_gnd : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1026_o : STD_LOGIC_VECTOR (3 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1030_a : STD_LOGIC_VECTOR (3 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1030_b : STD_LOGIC_VECTOR (3 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1030_o : STD_LOGIC_VECTOR (3 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_a : STD_LOGIC_VECTOR (13 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_b : STD_LOGIC_VECTOR (13 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_o : STD_LOGIC_VECTOR (13 DOWNTO 0);
+ SIGNAL wire_w_lg_cp_valid61w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_rf_source_ready62w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range697w743w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range694w696w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range692w693w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range690w691w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range688w689w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range686w687w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range684w685w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range682w683w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range680w681w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range678w679w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range676w677w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range674w675w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range672w673w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range669w671w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_m0_waitrequest598w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_reset613w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w667w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w602w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range300w742w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range302w695w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range305w670w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range291w293w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL s_wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_always0_1024_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_always1_1046_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1023_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_sink_ready_1180_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_wideor0_1025_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_comb_497_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_cp_ready_472_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_local_compressed_read_467_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_local_read_466_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_local_write_465_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_476_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_m0_read_473_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_m0_read_474_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_m0_write_480_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_nonposted_write_endofpacket_470_dataout : STD_LOGIC;
+ SIGNAL s_wire_vcc : STD_LOGIC;
+ SIGNAL wire_w_cp_data_range60w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range697w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range694w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range692w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range690w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range688w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range686w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range684w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range682w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range680w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range678w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range676w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range674w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range672w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range669w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range291w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range292w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range300w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range302w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range305w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ BEGIN
+
+ wire_gnd <= '0';
+ wire_w_lg_cp_valid61w(0) <= cp_valid AND wire_w_cp_data_range60w(0);
+ wire_w_lg_rf_source_ready62w(0) <= rf_source_ready AND wire_w_lg_cp_valid61w(0);
+ wire_w_lg_w_rf_sink_data_range697w743w(0) <= wire_w_rf_sink_data_range697w(0) AND wire_w_lg_w_rf_sink_data_range300w742w(0);
+ wire_w_lg_w_rf_sink_data_range694w696w(0) <= wire_w_rf_sink_data_range694w(0) AND wire_w_lg_w_rf_sink_data_range302w695w(0);
+ wire_w_lg_w_rf_sink_data_range692w693w(0) <= wire_w_rf_sink_data_range692w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range690w691w(0) <= wire_w_rf_sink_data_range690w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range688w689w(0) <= wire_w_rf_sink_data_range688w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range686w687w(0) <= wire_w_rf_sink_data_range686w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range684w685w(0) <= wire_w_rf_sink_data_range684w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range682w683w(0) <= wire_w_rf_sink_data_range682w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range680w681w(0) <= wire_w_rf_sink_data_range680w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range678w679w(0) <= wire_w_rf_sink_data_range678w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range676w677w(0) <= wire_w_rf_sink_data_range676w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range674w675w(0) <= wire_w_rf_sink_data_range674w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range672w673w(0) <= wire_w_rf_sink_data_range672w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range669w671w(0) <= wire_w_rf_sink_data_range669w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_m0_waitrequest598w(0) <= NOT m0_waitrequest;
+ wire_w_lg_reset613w(0) <= NOT reset;
+ wire_w667w(0) <= NOT s_wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1023_dataout;
+ wire_w602w(0) <= NOT s_wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_local_compressed_read_467_dataout;
+ wire_w_lg_w_rf_sink_data_range300w742w(0) <= NOT wire_w_rf_sink_data_range300w(0);
+ wire_w_lg_w_rf_sink_data_range302w695w(0) <= NOT wire_w_rf_sink_data_range302w(0);
+ wire_w_lg_w_rf_sink_data_range305w670w(0) <= NOT wire_w_rf_sink_data_range305w(0);
+ wire_w_lg_w_rf_sink_data_range291w293w(0) <= wire_w_rf_sink_data_range291w(0) OR wire_w_rf_sink_data_range292w(0);
+ cp_ready <= s_wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_cp_ready_472_dataout;
+ m0_address <= ( cp_data(49 DOWNTO 36));
+ m0_burstcount <= ( wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_2_477m_dataout & wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_1_478m_dataout & wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_0_479m_dataout);
+ m0_byteenable <= ( cp_data(35 DOWNTO 32));
+ m0_debugaccess <= cp_data(68);
+ m0_lock <= (wire_w_lg_rf_source_ready62w(0) AND (s_wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_m0_read_474_dataout OR s_wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_m0_write_480_dataout));
+ m0_read <= s_wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_m0_read_474_dataout;
+ m0_write <= s_wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_m0_write_480_dataout;
+ m0_writedata <= ( cp_data(31 DOWNTO 0));
+ rdata_fifo_sink_ready <= ((rp_ready AND rdata_fifo_sink_valid) AND (NOT (rf_sink_valid AND rf_sink_data(69))));
+ rdata_fifo_src_data <= ( m0_readdata(31 DOWNTO 0));
+ rdata_fifo_src_valid <= m0_readdatavalid;
+ rf_sink_ready <= (s_wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1023_dataout AND s_wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_sink_ready_1180_dataout);
+ rf_source_data <= ( s_wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_nonposted_write_endofpacket_470_dataout & cp_data(68 DOWNTO 32) & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0");
+ rf_source_endofpacket <= cp_endofpacket;
+ rf_source_startofpacket <= cp_startofpacket;
+ rf_source_valid <= (s_wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_cp_ready_472_dataout AND (rf_source_ready AND (s_wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_nonposted_write_endofpacket_470_dataout OR s_wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_m0_read_473_dataout)));
+ rp_data <= ( rf_sink_data(68) & rf_sink_data(64 DOWNTO 62) & rf_sink_data(67 DOWNTO 65) & rf_sink_data(61 DOWNTO 58) & wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_2_1013m_dataout & wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_1_1014m_dataout & wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_0_1015m_dataout & rf_sink_data(54) & wire_w_lg_w_rf_sink_data_range291w293w & rf_sink_data(52 DOWNTO 51) & "0" & wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_13_1163m_dataout & wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_12_1164m_dataout & wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_11_1165m_dataout & wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_10_1166m_dataout & wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_9_1167m_dataout & wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_8_1168m_dataout
+ & wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_7_1169m_dataout & wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_6_1170m_dataout & wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_5_1171m_dataout & wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_4_1172m_dataout & wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_3_1173m_dataout & wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_2_1174m_dataout & wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_1_1175m_dataout & wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_0_1176m_dataout & rf_sink_data(35 DOWNTO 32) & rdata_fifo_sink_data(31 DOWNTO 0));
+ rp_endofpacket <= (rf_sink_endofpacket AND s_wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1023_dataout);
+ rp_startofpacket <= (rf_sink_startofpacket AND wire_nl_w329w(0));
+ rp_valid <= (rdata_fifo_sink_valid OR s_wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_comb_497_dataout);
+ s_wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_always0_1024_dataout <= (s_wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_comb_497_dataout AND s_wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_sink_ready_1180_dataout);
+ s_wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_always1_1046_dataout <= (rp_ready AND s_wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout);
+ s_wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout <= (s_wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_comb_497_dataout AND wire_nl_w329w(0));
+ s_wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1023_dataout <= ((NOT rf_sink_data(50)) OR wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1022m_dataout);
+ s_wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_sink_ready_1180_dataout <= (rp_ready AND s_wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_comb_497_dataout);
+ s_wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_wideor0_1025_dataout <= ((altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1044q OR altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1045q) OR altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1078q);
+ s_wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_comb_497_dataout <= (rf_sink_valid AND (rf_sink_data(69) OR rdata_fifo_sink_valid));
+ s_wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_cp_ready_472_dataout <= (wire_w_lg_m0_waitrequest598w(0) AND rf_source_ready);
+ s_wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_local_compressed_read_467_dataout <= (cp_valid AND cp_data(50));
+ s_wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_local_read_466_dataout <= (cp_valid AND cp_data(53));
+ s_wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_local_write_465_dataout <= (cp_valid AND cp_data(52));
+ s_wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_476_dataout <= (s_wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_local_read_466_dataout AND wire_w602w(0));
+ s_wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_m0_read_473_dataout <= (s_wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_local_read_466_dataout OR s_wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_local_compressed_read_467_dataout);
+ s_wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_m0_read_474_dataout <= (rf_source_ready AND s_wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_m0_read_473_dataout);
+ s_wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_m0_write_480_dataout <= (rf_source_ready AND s_wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_local_write_465_dataout);
+ s_wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_nonposted_write_endofpacket_470_dataout <= ((NOT cp_data(51)) AND (cp_endofpacket AND s_wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_local_write_465_dataout));
+ s_wire_vcc <= '1';
+ wire_w_cp_data_range60w(0) <= cp_data(54);
+ wire_w_rf_sink_data_range697w(0) <= rf_sink_data(36);
+ wire_w_rf_sink_data_range694w(0) <= rf_sink_data(37);
+ wire_w_rf_sink_data_range692w(0) <= rf_sink_data(38);
+ wire_w_rf_sink_data_range690w(0) <= rf_sink_data(39);
+ wire_w_rf_sink_data_range688w(0) <= rf_sink_data(40);
+ wire_w_rf_sink_data_range686w(0) <= rf_sink_data(41);
+ wire_w_rf_sink_data_range684w(0) <= rf_sink_data(42);
+ wire_w_rf_sink_data_range682w(0) <= rf_sink_data(43);
+ wire_w_rf_sink_data_range680w(0) <= rf_sink_data(44);
+ wire_w_rf_sink_data_range678w(0) <= rf_sink_data(45);
+ wire_w_rf_sink_data_range676w(0) <= rf_sink_data(46);
+ wire_w_rf_sink_data_range674w(0) <= rf_sink_data(47);
+ wire_w_rf_sink_data_range672w(0) <= rf_sink_data(48);
+ wire_w_rf_sink_data_range669w(0) <= rf_sink_data(49);
+ wire_w_rf_sink_data_range291w(0) <= rf_sink_data(50);
+ wire_w_rf_sink_data_range292w(0) <= rf_sink_data(53);
+ wire_w_rf_sink_data_range300w(0) <= rf_sink_data(58);
+ wire_w_rf_sink_data_range302w(0) <= rf_sink_data(59);
+ wire_w_rf_sink_data_range305w(0) <= rf_sink_data(60);
+ PROCESS (clk, reset)
+ BEGIN
+ IF (reset = '1') THEN
+ altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_0_1135q <= '0';
+ altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_10_1082q <= '0';
+ altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_11_1081q <= '0';
+ altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_12_1080q <= '0';
+ altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_13_1079q <= '0';
+ altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_1_1091q <= '0';
+ altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_2_1090q <= '0';
+ altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_3_1089q <= '0';
+ altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_4_1088q <= '0';
+ altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_5_1087q <= '0';
+ altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_6_1086q <= '0';
+ altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_7_1085q <= '0';
+ altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_8_1084q <= '0';
+ altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_9_1083q <= '0';
+ ELSIF (clk = '1' AND clk'event) THEN
+ IF (s_wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_always1_1046_dataout = '1') THEN
+ altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_0_1135q <= wire_w_lg_w_rf_sink_data_range697w743w(0);
+ altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_10_1082q <= wire_w_lg_w_rf_sink_data_range676w677w(0);
+ altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_11_1081q <= wire_w_lg_w_rf_sink_data_range674w675w(0);
+ altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_12_1080q <= wire_w_lg_w_rf_sink_data_range672w673w(0);
+ altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_13_1079q <= wire_w_lg_w_rf_sink_data_range669w671w(0);
+ altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_1_1091q <= wire_w_lg_w_rf_sink_data_range694w696w(0);
+ altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_2_1090q <= wire_w_lg_w_rf_sink_data_range692w693w(0);
+ altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_3_1089q <= wire_w_lg_w_rf_sink_data_range690w691w(0);
+ altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_4_1088q <= wire_w_lg_w_rf_sink_data_range688w689w(0);
+ altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_5_1087q <= wire_w_lg_w_rf_sink_data_range686w687w(0);
+ altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_6_1086q <= wire_w_lg_w_rf_sink_data_range684w685w(0);
+ altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_7_1085q <= wire_w_lg_w_rf_sink_data_range682w683w(0);
+ altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_8_1084q <= wire_w_lg_w_rf_sink_data_range680w681w(0);
+ altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_9_1083q <= wire_w_lg_w_rf_sink_data_range678w679w(0);
+ END IF;
+ END IF;
+ END PROCESS;
+ PROCESS (clk, reset)
+ BEGIN
+ IF (reset = '1') THEN
+ altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1043q <= '0';
+ altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1078q <= '0';
+ altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1045q <= '0';
+ altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1044q <= '0';
+ ELSIF (clk = '1' AND clk'event) THEN
+ IF (s_wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_always0_1024_dataout = '1') THEN
+ altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1043q <= wire_w667w(0);
+ altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1078q <= wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1038m_dataout;
+ altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1045q <= wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1037m_dataout;
+ altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1044q <= wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1036m_dataout;
+ END IF;
+ END IF;
+ END PROCESS;
+ wire_nl_w620w(0) <= altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1044q AND wire_nl_w619w(0);
+ wire_nl_w329w(0) <= NOT altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1043q;
+ wire_nl_w621w(0) <= NOT altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1078q;
+ wire_nl_w619w(0) <= NOT altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1045q;
+ PROCESS (clk, reset)
+ BEGIN
+ IF (reset = '1') THEN
+ altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_0_1019q <= '0';
+ altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_10_1139q <= '0';
+ altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_11_1138q <= '0';
+ altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_12_1137q <= '0';
+ altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_13_1136q <= '0';
+ altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_1_1148q <= '0';
+ altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_2_1147q <= '0';
+ altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_3_1146q <= '0';
+ altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_4_1145q <= '0';
+ altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_5_1144q <= '0';
+ altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_6_1143q <= '0';
+ altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_7_1142q <= '0';
+ altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_8_1141q <= '0';
+ altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_9_1140q <= '0';
+ ELSIF (clk = '1' AND clk'event) THEN
+ IF (s_wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_sink_ready_1180_dataout = '1') THEN
+ altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_0_1019q <= (rf_sink_data(58) AND wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_o(0));
+ altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_10_1139q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_o(10));
+ altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_11_1138q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_o(11));
+ altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_12_1137q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_o(12));
+ altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_13_1136q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_o(13));
+ altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_1_1148q <= (rf_sink_data(59) AND wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_o(1));
+ altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_2_1147q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_o(2));
+ altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_3_1146q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_o(3));
+ altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_4_1145q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_o(4));
+ altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_5_1144q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_o(5));
+ altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_6_1143q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_o(6));
+ altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_7_1142q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_o(7));
+ altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_8_1141q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_o(8));
+ altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_9_1140q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_o(9));
+ END IF;
+ END IF;
+ END PROCESS;
+ wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1027m_dataout <= wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1026_o(3) WHEN s_wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_wideor0_1025_dataout = '1' ELSE wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1030_o(3);
+ wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1028m_dataout <= wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1026_o(2) WHEN s_wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_wideor0_1025_dataout = '1' ELSE wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1030_o(2);
+ wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1029m_dataout <= wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1026_o(1) WHEN s_wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_wideor0_1025_dataout = '1' ELSE wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1030_o(1);
+ wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1031m_dataout <= wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1027m_dataout WHEN altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1043q = '1' ELSE wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1030_o(3);
+ wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1032m_dataout <= wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1028m_dataout WHEN altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1043q = '1' ELSE wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1030_o(2);
+ wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1033m_dataout <= wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1029m_dataout WHEN altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1043q = '1' ELSE wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1030_o(1);
+ wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1036m_dataout <= wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1031m_dataout AND NOT(s_wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1023_dataout);
+ wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1037m_dataout <= wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1032m_dataout AND NOT(s_wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1023_dataout);
+ wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1038m_dataout <= wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1033m_dataout AND NOT(s_wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1023_dataout);
+ wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1092m_dataout <= rf_sink_data(49) WHEN s_wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_13_1136q;
+ wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1093m_dataout <= rf_sink_data(48) WHEN s_wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_12_1137q;
+ wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1094m_dataout <= rf_sink_data(47) WHEN s_wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_11_1138q;
+ wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1095m_dataout <= rf_sink_data(46) WHEN s_wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_10_1139q;
+ wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1096m_dataout <= rf_sink_data(45) WHEN s_wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_9_1140q;
+ wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1097m_dataout <= rf_sink_data(44) WHEN s_wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_8_1141q;
+ wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1098m_dataout <= rf_sink_data(43) WHEN s_wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_7_1142q;
+ wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1099m_dataout <= rf_sink_data(42) WHEN s_wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_6_1143q;
+ wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1100m_dataout <= rf_sink_data(41) WHEN s_wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_5_1144q;
+ wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1101m_dataout <= rf_sink_data(40) WHEN s_wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_4_1145q;
+ wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1102m_dataout <= rf_sink_data(39) WHEN s_wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_3_1146q;
+ wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1103m_dataout <= rf_sink_data(38) WHEN s_wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_2_1147q;
+ wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1104m_dataout <= rf_sink_data(37) WHEN s_wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_1_1148q;
+ wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1105m_dataout <= rf_sink_data(36) WHEN s_wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_0_1019q;
+ wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1022m_dataout <= (s_wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_comb_497_dataout AND (wire_nl_w620w(0) AND wire_nl_w621w(0))) WHEN altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1043q = '1' ELSE (s_wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_comb_497_dataout AND (((NOT rf_sink_data(55)) AND (NOT rf_sink_data(56))) AND rf_sink_data(57)));
+ wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_0_1176m_dataout <= rf_sink_data(36) WHEN s_wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE (altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_0_1019q OR altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_0_1135q);
+ wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_10_1166m_dataout <= rf_sink_data(46) WHEN s_wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE (altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_10_1082q OR altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_10_1139q);
+ wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_11_1165m_dataout <= rf_sink_data(47) WHEN s_wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE (altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_11_1081q OR altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_11_1138q);
+ wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_12_1164m_dataout <= rf_sink_data(48) WHEN s_wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE (altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_12_1080q OR altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_12_1137q);
+ wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_13_1163m_dataout <= rf_sink_data(49) WHEN s_wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE (altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_13_1079q OR altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_13_1136q);
+ wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_1_1175m_dataout <= rf_sink_data(37) WHEN s_wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE (altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_1_1091q OR altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_1_1148q);
+ wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_2_1174m_dataout <= rf_sink_data(38) WHEN s_wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE (altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_2_1090q OR altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_2_1147q);
+ wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_3_1173m_dataout <= rf_sink_data(39) WHEN s_wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE (altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_3_1089q OR altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_3_1146q);
+ wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_4_1172m_dataout <= rf_sink_data(40) WHEN s_wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE (altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_4_1088q OR altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_4_1145q);
+ wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_5_1171m_dataout <= rf_sink_data(41) WHEN s_wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE (altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_5_1087q OR altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_5_1144q);
+ wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_6_1170m_dataout <= rf_sink_data(42) WHEN s_wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE (altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_6_1086q OR altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_6_1143q);
+ wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_7_1169m_dataout <= rf_sink_data(43) WHEN s_wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE (altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_7_1085q OR altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_7_1142q);
+ wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_8_1168m_dataout <= rf_sink_data(44) WHEN s_wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE (altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_8_1084q OR altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_8_1141q);
+ wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_9_1167m_dataout <= rf_sink_data(45) WHEN s_wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE (altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_9_1083q OR altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_9_1140q);
+ wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_0_1015m_dataout <= rf_sink_data(55) WHEN s_wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1078q;
+ wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_1_1014m_dataout <= rf_sink_data(56) WHEN s_wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1045q;
+ wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_2_1013m_dataout <= rf_sink_data(57) WHEN s_wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1044q;
+ wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_0_479m_dataout <= cp_data(55) AND NOT(s_wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_476_dataout);
+ wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_1_478m_dataout <= cp_data(56) AND NOT(s_wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_476_dataout);
+ wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_2_477m_dataout <= cp_data(57) OR s_wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_476_dataout;
+ wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1026_a <= ( altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1044q & altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1045q & altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1078q & "1");
+ wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1026_b <= ( "0" & "1" & "1" & "1");
+ altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1026 : oper_add
+ GENERIC MAP (
+ sgate_representation => 0,
+ width_a => 4,
+ width_b => 4,
+ width_o => 4
+ )
+ PORT MAP (
+ a => wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1026_a,
+ b => wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1026_b,
+ cin => wire_gnd,
+ o => wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1026_o
+ );
+ wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1030_a <= ( rf_sink_data(57 DOWNTO 55) & "1");
+ wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1030_b <= ( "0" & "1" & "1" & "1");
+ altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1030 : oper_add
+ GENERIC MAP (
+ sgate_representation => 0,
+ width_a => 4,
+ width_b => 4,
+ width_o => 4
+ )
+ PORT MAP (
+ a => wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1030_a,
+ b => wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1030_b,
+ cin => wire_gnd,
+ o => wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1030_o
+ );
+ wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_a <= ( wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1092m_dataout & wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1093m_dataout & wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1094m_dataout & wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1095m_dataout & wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1096m_dataout & wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1097m_dataout & wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1098m_dataout & wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1099m_dataout & wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1100m_dataout
+ & wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1101m_dataout & wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1102m_dataout & wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1103m_dataout & wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1104m_dataout & wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1105m_dataout);
+ wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_b <= ( "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "1" & "0" & "0");
+ altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106 : oper_add
+ GENERIC MAP (
+ sgate_representation => 0,
+ width_a => 14,
+ width_b => 14,
+ width_o => 14
+ )
+ PORT MAP (
+ a => wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_a,
+ b => wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_b,
+ cin => wire_gnd,
+ o => wire_altera_merlin_slave_agent_0015_altera_merlin_slave_agent_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_o
+ );
+
+ END RTL; --altera_merlin_slave_agent_0015
+--synopsys translate_on
+--VALID FILE
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_slave_agent/altera_merlin_slave_agent_0016.vho b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_slave_agent/altera_merlin_slave_agent_0016.vho
new file mode 100644
index 0000000000..645680adab
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_slave_agent/altera_merlin_slave_agent_0016.vho
@@ -0,0 +1,505 @@
+--IP Functional Simulation Model
+--VERSION_BEGIN 11.1SP2 cbx_mgl 2012:01:25:21:26:09:SJ cbx_simgen 2012:01:25:21:25:27:SJ VERSION_END
+
+
+-- Copyright (C) 1991-2011 Altera Corporation
+-- Your use of Altera Corporation's design tools, logic functions
+-- and other software and tools, and its AMPP partner logic
+-- functions, and any output files from any of the foregoing
+-- (including device programming or simulation files), and any
+-- associated documentation or information are expressly subject
+-- to the terms and conditions of the Altera Program License
+-- Subscription Agreement, Altera MegaCore Function License
+-- Agreement, or other applicable license agreement, including,
+-- without limitation, that your use is for the sole purpose of
+-- programming logic devices manufactured by Altera and sold by
+-- Altera or its authorized distributors. Please refer to the
+-- applicable agreement for further details.
+
+-- You may only use these simulation model output files for simulation
+-- purposes and expressly not for synthesis or any other purposes (in which
+-- event Altera disclaims all warranties of any kind).
+
+
+--synopsys translate_off
+
+ LIBRARY sgate;
+ USE sgate.sgate_pack.all;
+
+--synthesis_resources = lut 32 mux21 44 oper_add 3
+ LIBRARY ieee;
+ USE ieee.std_logic_1164.all;
+
+ ENTITY altera_merlin_slave_agent_0016 IS
+ PORT
+ (
+ clk : IN STD_LOGIC;
+ cp_channel : IN STD_LOGIC_VECTOR (6 DOWNTO 0);
+ cp_data : IN STD_LOGIC_VECTOR (68 DOWNTO 0);
+ cp_endofpacket : IN STD_LOGIC;
+ cp_ready : OUT STD_LOGIC;
+ cp_startofpacket : IN STD_LOGIC;
+ cp_valid : IN STD_LOGIC;
+ m0_address : OUT STD_LOGIC_VECTOR (13 DOWNTO 0);
+ m0_burstcount : OUT STD_LOGIC_VECTOR (2 DOWNTO 0);
+ m0_byteenable : OUT STD_LOGIC_VECTOR (3 DOWNTO 0);
+ m0_debugaccess : OUT STD_LOGIC;
+ m0_lock : OUT STD_LOGIC;
+ m0_read : OUT STD_LOGIC;
+ m0_readdata : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
+ m0_readdatavalid : IN STD_LOGIC;
+ m0_waitrequest : IN STD_LOGIC;
+ m0_write : OUT STD_LOGIC;
+ m0_writedata : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
+ rdata_fifo_sink_data : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
+ rdata_fifo_sink_ready : OUT STD_LOGIC;
+ rdata_fifo_sink_valid : IN STD_LOGIC;
+ rdata_fifo_src_data : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
+ rdata_fifo_src_ready : IN STD_LOGIC;
+ rdata_fifo_src_valid : OUT STD_LOGIC;
+ reset : IN STD_LOGIC;
+ rf_sink_data : IN STD_LOGIC_VECTOR (69 DOWNTO 0);
+ rf_sink_endofpacket : IN STD_LOGIC;
+ rf_sink_ready : OUT STD_LOGIC;
+ rf_sink_startofpacket : IN STD_LOGIC;
+ rf_sink_valid : IN STD_LOGIC;
+ rf_source_data : OUT STD_LOGIC_VECTOR (69 DOWNTO 0);
+ rf_source_endofpacket : OUT STD_LOGIC;
+ rf_source_ready : IN STD_LOGIC;
+ rf_source_startofpacket : OUT STD_LOGIC;
+ rf_source_valid : OUT STD_LOGIC;
+ rp_data : OUT STD_LOGIC_VECTOR (68 DOWNTO 0);
+ rp_endofpacket : OUT STD_LOGIC;
+ rp_ready : IN STD_LOGIC;
+ rp_startofpacket : OUT STD_LOGIC;
+ rp_valid : OUT STD_LOGIC
+ );
+ END altera_merlin_slave_agent_0016;
+
+ ARCHITECTURE RTL OF altera_merlin_slave_agent_0016 IS
+
+ ATTRIBUTE synthesis_clearbox : natural;
+ ATTRIBUTE synthesis_clearbox OF RTL : ARCHITECTURE IS 1;
+ SIGNAL altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_0_1135q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_10_1082q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_11_1081q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_12_1080q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_13_1079q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_1_1091q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_2_1090q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_3_1089q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_4_1088q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_5_1087q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_6_1086q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_7_1085q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_8_1084q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_9_1083q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1043q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1078q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1045q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1044q : STD_LOGIC := '0';
+ SIGNAL wire_nl_w620w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_nl_w329w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_nl_w621w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_nl_w619w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_0_1019q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_10_1139q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_11_1138q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_12_1137q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_13_1136q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_1_1148q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_2_1147q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_3_1146q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_4_1145q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_5_1144q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_6_1143q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_7_1142q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_8_1141q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_9_1140q : STD_LOGIC := '0';
+ SIGNAL wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1027m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1028m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1029m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1031m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1032m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1033m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1036m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1037m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1038m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1092m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1093m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1094m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1095m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1096m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1097m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1098m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1099m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1100m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1101m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1102m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1103m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1104m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1105m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1022m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_0_1176m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_10_1166m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_11_1165m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_12_1164m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_13_1163m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_1_1175m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_2_1174m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_3_1173m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_4_1172m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_5_1171m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_6_1170m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_7_1169m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_8_1168m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_9_1167m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_0_1015m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_1_1014m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_2_1013m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_0_479m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_1_478m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_2_477m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1026_a : STD_LOGIC_VECTOR (3 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1026_b : STD_LOGIC_VECTOR (3 DOWNTO 0);
+ SIGNAL wire_gnd : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1026_o : STD_LOGIC_VECTOR (3 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1030_a : STD_LOGIC_VECTOR (3 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1030_b : STD_LOGIC_VECTOR (3 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1030_o : STD_LOGIC_VECTOR (3 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_a : STD_LOGIC_VECTOR (13 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_b : STD_LOGIC_VECTOR (13 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_o : STD_LOGIC_VECTOR (13 DOWNTO 0);
+ SIGNAL wire_w_lg_cp_valid61w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_rf_source_ready62w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range697w743w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range694w696w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range692w693w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range690w691w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range688w689w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range686w687w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range684w685w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range682w683w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range680w681w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range678w679w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range676w677w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range674w675w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range672w673w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range669w671w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_m0_waitrequest598w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_reset613w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w667w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w602w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range300w742w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range302w695w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range305w670w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range291w293w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL s_wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_always0_1024_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_always1_1046_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1023_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_sink_ready_1180_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_wideor0_1025_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_comb_497_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_cp_ready_472_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_local_compressed_read_467_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_local_read_466_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_local_write_465_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_476_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_read_473_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_read_474_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_write_480_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_nonposted_write_endofpacket_470_dataout : STD_LOGIC;
+ SIGNAL s_wire_vcc : STD_LOGIC;
+ SIGNAL wire_w_cp_data_range60w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range697w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range694w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range692w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range690w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range688w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range686w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range684w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range682w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range680w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range678w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range676w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range674w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range672w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range669w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range291w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range292w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range300w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range302w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range305w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ BEGIN
+
+ wire_gnd <= '0';
+ wire_w_lg_cp_valid61w(0) <= cp_valid AND wire_w_cp_data_range60w(0);
+ wire_w_lg_rf_source_ready62w(0) <= rf_source_ready AND wire_w_lg_cp_valid61w(0);
+ wire_w_lg_w_rf_sink_data_range697w743w(0) <= wire_w_rf_sink_data_range697w(0) AND wire_w_lg_w_rf_sink_data_range300w742w(0);
+ wire_w_lg_w_rf_sink_data_range694w696w(0) <= wire_w_rf_sink_data_range694w(0) AND wire_w_lg_w_rf_sink_data_range302w695w(0);
+ wire_w_lg_w_rf_sink_data_range692w693w(0) <= wire_w_rf_sink_data_range692w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range690w691w(0) <= wire_w_rf_sink_data_range690w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range688w689w(0) <= wire_w_rf_sink_data_range688w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range686w687w(0) <= wire_w_rf_sink_data_range686w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range684w685w(0) <= wire_w_rf_sink_data_range684w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range682w683w(0) <= wire_w_rf_sink_data_range682w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range680w681w(0) <= wire_w_rf_sink_data_range680w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range678w679w(0) <= wire_w_rf_sink_data_range678w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range676w677w(0) <= wire_w_rf_sink_data_range676w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range674w675w(0) <= wire_w_rf_sink_data_range674w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range672w673w(0) <= wire_w_rf_sink_data_range672w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range669w671w(0) <= wire_w_rf_sink_data_range669w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_m0_waitrequest598w(0) <= NOT m0_waitrequest;
+ wire_w_lg_reset613w(0) <= NOT reset;
+ wire_w667w(0) <= NOT s_wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1023_dataout;
+ wire_w602w(0) <= NOT s_wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_local_compressed_read_467_dataout;
+ wire_w_lg_w_rf_sink_data_range300w742w(0) <= NOT wire_w_rf_sink_data_range300w(0);
+ wire_w_lg_w_rf_sink_data_range302w695w(0) <= NOT wire_w_rf_sink_data_range302w(0);
+ wire_w_lg_w_rf_sink_data_range305w670w(0) <= NOT wire_w_rf_sink_data_range305w(0);
+ wire_w_lg_w_rf_sink_data_range291w293w(0) <= wire_w_rf_sink_data_range291w(0) OR wire_w_rf_sink_data_range292w(0);
+ cp_ready <= s_wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_cp_ready_472_dataout;
+ m0_address <= ( cp_data(49 DOWNTO 36));
+ m0_burstcount <= ( wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_2_477m_dataout & wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_1_478m_dataout & wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_0_479m_dataout);
+ m0_byteenable <= ( cp_data(35 DOWNTO 32));
+ m0_debugaccess <= cp_data(68);
+ m0_lock <= (wire_w_lg_rf_source_ready62w(0) AND (s_wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_read_474_dataout OR s_wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_write_480_dataout));
+ m0_read <= s_wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_read_474_dataout;
+ m0_write <= s_wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_write_480_dataout;
+ m0_writedata <= ( cp_data(31 DOWNTO 0));
+ rdata_fifo_sink_ready <= ((rp_ready AND rdata_fifo_sink_valid) AND (NOT (rf_sink_valid AND rf_sink_data(69))));
+ rdata_fifo_src_data <= ( m0_readdata(31 DOWNTO 0));
+ rdata_fifo_src_valid <= m0_readdatavalid;
+ rf_sink_ready <= (s_wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1023_dataout AND s_wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_sink_ready_1180_dataout);
+ rf_source_data <= ( s_wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_nonposted_write_endofpacket_470_dataout & cp_data(68 DOWNTO 32) & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0");
+ rf_source_endofpacket <= cp_endofpacket;
+ rf_source_startofpacket <= cp_startofpacket;
+ rf_source_valid <= (s_wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_cp_ready_472_dataout AND (rf_source_ready AND (s_wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_nonposted_write_endofpacket_470_dataout OR s_wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_read_473_dataout)));
+ rp_data <= ( rf_sink_data(68) & rf_sink_data(64 DOWNTO 62) & rf_sink_data(67 DOWNTO 65) & rf_sink_data(61 DOWNTO 58) & wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_2_1013m_dataout & wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_1_1014m_dataout & wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_0_1015m_dataout & rf_sink_data(54) & wire_w_lg_w_rf_sink_data_range291w293w & rf_sink_data(52 DOWNTO 51) & "0" & wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_13_1163m_dataout & wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_12_1164m_dataout & wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_11_1165m_dataout & wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_10_1166m_dataout & wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_9_1167m_dataout & wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_8_1168m_dataout
+ & wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_7_1169m_dataout & wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_6_1170m_dataout & wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_5_1171m_dataout & wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_4_1172m_dataout & wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_3_1173m_dataout & wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_2_1174m_dataout & wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_1_1175m_dataout & wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_0_1176m_dataout & rf_sink_data(35 DOWNTO 32) & rdata_fifo_sink_data(31 DOWNTO 0));
+ rp_endofpacket <= (rf_sink_endofpacket AND s_wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1023_dataout);
+ rp_startofpacket <= (rf_sink_startofpacket AND wire_nl_w329w(0));
+ rp_valid <= (rdata_fifo_sink_valid OR s_wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_comb_497_dataout);
+ s_wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_always0_1024_dataout <= (s_wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_comb_497_dataout AND s_wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_sink_ready_1180_dataout);
+ s_wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_always1_1046_dataout <= (rp_ready AND s_wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout);
+ s_wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout <= (s_wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_comb_497_dataout AND wire_nl_w329w(0));
+ s_wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1023_dataout <= ((NOT rf_sink_data(50)) OR wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1022m_dataout);
+ s_wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_sink_ready_1180_dataout <= (rp_ready AND s_wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_comb_497_dataout);
+ s_wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_wideor0_1025_dataout <= ((altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1044q OR altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1045q) OR altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1078q);
+ s_wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_comb_497_dataout <= (rf_sink_valid AND (rf_sink_data(69) OR rdata_fifo_sink_valid));
+ s_wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_cp_ready_472_dataout <= (wire_w_lg_m0_waitrequest598w(0) AND rf_source_ready);
+ s_wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_local_compressed_read_467_dataout <= (cp_valid AND cp_data(50));
+ s_wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_local_read_466_dataout <= (cp_valid AND cp_data(53));
+ s_wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_local_write_465_dataout <= (cp_valid AND cp_data(52));
+ s_wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_476_dataout <= (s_wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_local_read_466_dataout AND wire_w602w(0));
+ s_wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_read_473_dataout <= (s_wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_local_read_466_dataout OR s_wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_local_compressed_read_467_dataout);
+ s_wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_read_474_dataout <= (rf_source_ready AND s_wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_read_473_dataout);
+ s_wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_write_480_dataout <= (rf_source_ready AND s_wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_local_write_465_dataout);
+ s_wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_nonposted_write_endofpacket_470_dataout <= ((NOT cp_data(51)) AND (cp_endofpacket AND s_wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_local_write_465_dataout));
+ s_wire_vcc <= '1';
+ wire_w_cp_data_range60w(0) <= cp_data(54);
+ wire_w_rf_sink_data_range697w(0) <= rf_sink_data(36);
+ wire_w_rf_sink_data_range694w(0) <= rf_sink_data(37);
+ wire_w_rf_sink_data_range692w(0) <= rf_sink_data(38);
+ wire_w_rf_sink_data_range690w(0) <= rf_sink_data(39);
+ wire_w_rf_sink_data_range688w(0) <= rf_sink_data(40);
+ wire_w_rf_sink_data_range686w(0) <= rf_sink_data(41);
+ wire_w_rf_sink_data_range684w(0) <= rf_sink_data(42);
+ wire_w_rf_sink_data_range682w(0) <= rf_sink_data(43);
+ wire_w_rf_sink_data_range680w(0) <= rf_sink_data(44);
+ wire_w_rf_sink_data_range678w(0) <= rf_sink_data(45);
+ wire_w_rf_sink_data_range676w(0) <= rf_sink_data(46);
+ wire_w_rf_sink_data_range674w(0) <= rf_sink_data(47);
+ wire_w_rf_sink_data_range672w(0) <= rf_sink_data(48);
+ wire_w_rf_sink_data_range669w(0) <= rf_sink_data(49);
+ wire_w_rf_sink_data_range291w(0) <= rf_sink_data(50);
+ wire_w_rf_sink_data_range292w(0) <= rf_sink_data(53);
+ wire_w_rf_sink_data_range300w(0) <= rf_sink_data(58);
+ wire_w_rf_sink_data_range302w(0) <= rf_sink_data(59);
+ wire_w_rf_sink_data_range305w(0) <= rf_sink_data(60);
+ PROCESS (clk, reset)
+ BEGIN
+ IF (reset = '1') THEN
+ altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_0_1135q <= '0';
+ altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_10_1082q <= '0';
+ altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_11_1081q <= '0';
+ altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_12_1080q <= '0';
+ altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_13_1079q <= '0';
+ altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_1_1091q <= '0';
+ altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_2_1090q <= '0';
+ altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_3_1089q <= '0';
+ altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_4_1088q <= '0';
+ altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_5_1087q <= '0';
+ altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_6_1086q <= '0';
+ altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_7_1085q <= '0';
+ altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_8_1084q <= '0';
+ altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_9_1083q <= '0';
+ ELSIF (clk = '1' AND clk'event) THEN
+ IF (s_wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_always1_1046_dataout = '1') THEN
+ altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_0_1135q <= wire_w_lg_w_rf_sink_data_range697w743w(0);
+ altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_10_1082q <= wire_w_lg_w_rf_sink_data_range676w677w(0);
+ altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_11_1081q <= wire_w_lg_w_rf_sink_data_range674w675w(0);
+ altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_12_1080q <= wire_w_lg_w_rf_sink_data_range672w673w(0);
+ altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_13_1079q <= wire_w_lg_w_rf_sink_data_range669w671w(0);
+ altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_1_1091q <= wire_w_lg_w_rf_sink_data_range694w696w(0);
+ altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_2_1090q <= wire_w_lg_w_rf_sink_data_range692w693w(0);
+ altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_3_1089q <= wire_w_lg_w_rf_sink_data_range690w691w(0);
+ altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_4_1088q <= wire_w_lg_w_rf_sink_data_range688w689w(0);
+ altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_5_1087q <= wire_w_lg_w_rf_sink_data_range686w687w(0);
+ altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_6_1086q <= wire_w_lg_w_rf_sink_data_range684w685w(0);
+ altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_7_1085q <= wire_w_lg_w_rf_sink_data_range682w683w(0);
+ altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_8_1084q <= wire_w_lg_w_rf_sink_data_range680w681w(0);
+ altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_9_1083q <= wire_w_lg_w_rf_sink_data_range678w679w(0);
+ END IF;
+ END IF;
+ END PROCESS;
+ PROCESS (clk, reset)
+ BEGIN
+ IF (reset = '1') THEN
+ altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1043q <= '0';
+ altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1078q <= '0';
+ altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1045q <= '0';
+ altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1044q <= '0';
+ ELSIF (clk = '1' AND clk'event) THEN
+ IF (s_wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_always0_1024_dataout = '1') THEN
+ altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1043q <= wire_w667w(0);
+ altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1078q <= wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1038m_dataout;
+ altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1045q <= wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1037m_dataout;
+ altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1044q <= wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1036m_dataout;
+ END IF;
+ END IF;
+ END PROCESS;
+ wire_nl_w620w(0) <= altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1044q AND wire_nl_w619w(0);
+ wire_nl_w329w(0) <= NOT altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1043q;
+ wire_nl_w621w(0) <= NOT altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1078q;
+ wire_nl_w619w(0) <= NOT altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1045q;
+ PROCESS (clk, reset)
+ BEGIN
+ IF (reset = '1') THEN
+ altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_0_1019q <= '0';
+ altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_10_1139q <= '0';
+ altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_11_1138q <= '0';
+ altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_12_1137q <= '0';
+ altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_13_1136q <= '0';
+ altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_1_1148q <= '0';
+ altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_2_1147q <= '0';
+ altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_3_1146q <= '0';
+ altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_4_1145q <= '0';
+ altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_5_1144q <= '0';
+ altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_6_1143q <= '0';
+ altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_7_1142q <= '0';
+ altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_8_1141q <= '0';
+ altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_9_1140q <= '0';
+ ELSIF (clk = '1' AND clk'event) THEN
+ IF (s_wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_sink_ready_1180_dataout = '1') THEN
+ altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_0_1019q <= (rf_sink_data(58) AND wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_o(0));
+ altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_10_1139q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_o(10));
+ altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_11_1138q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_o(11));
+ altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_12_1137q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_o(12));
+ altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_13_1136q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_o(13));
+ altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_1_1148q <= (rf_sink_data(59) AND wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_o(1));
+ altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_2_1147q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_o(2));
+ altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_3_1146q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_o(3));
+ altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_4_1145q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_o(4));
+ altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_5_1144q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_o(5));
+ altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_6_1143q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_o(6));
+ altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_7_1142q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_o(7));
+ altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_8_1141q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_o(8));
+ altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_9_1140q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_o(9));
+ END IF;
+ END IF;
+ END PROCESS;
+ wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1027m_dataout <= wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1026_o(3) WHEN s_wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_wideor0_1025_dataout = '1' ELSE wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1030_o(3);
+ wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1028m_dataout <= wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1026_o(2) WHEN s_wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_wideor0_1025_dataout = '1' ELSE wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1030_o(2);
+ wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1029m_dataout <= wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1026_o(1) WHEN s_wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_wideor0_1025_dataout = '1' ELSE wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1030_o(1);
+ wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1031m_dataout <= wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1027m_dataout WHEN altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1043q = '1' ELSE wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1030_o(3);
+ wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1032m_dataout <= wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1028m_dataout WHEN altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1043q = '1' ELSE wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1030_o(2);
+ wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1033m_dataout <= wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1029m_dataout WHEN altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1043q = '1' ELSE wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1030_o(1);
+ wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1036m_dataout <= wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1031m_dataout AND NOT(s_wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1023_dataout);
+ wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1037m_dataout <= wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1032m_dataout AND NOT(s_wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1023_dataout);
+ wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1038m_dataout <= wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1033m_dataout AND NOT(s_wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1023_dataout);
+ wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1092m_dataout <= rf_sink_data(49) WHEN s_wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_13_1136q;
+ wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1093m_dataout <= rf_sink_data(48) WHEN s_wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_12_1137q;
+ wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1094m_dataout <= rf_sink_data(47) WHEN s_wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_11_1138q;
+ wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1095m_dataout <= rf_sink_data(46) WHEN s_wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_10_1139q;
+ wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1096m_dataout <= rf_sink_data(45) WHEN s_wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_9_1140q;
+ wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1097m_dataout <= rf_sink_data(44) WHEN s_wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_8_1141q;
+ wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1098m_dataout <= rf_sink_data(43) WHEN s_wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_7_1142q;
+ wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1099m_dataout <= rf_sink_data(42) WHEN s_wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_6_1143q;
+ wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1100m_dataout <= rf_sink_data(41) WHEN s_wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_5_1144q;
+ wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1101m_dataout <= rf_sink_data(40) WHEN s_wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_4_1145q;
+ wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1102m_dataout <= rf_sink_data(39) WHEN s_wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_3_1146q;
+ wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1103m_dataout <= rf_sink_data(38) WHEN s_wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_2_1147q;
+ wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1104m_dataout <= rf_sink_data(37) WHEN s_wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_1_1148q;
+ wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1105m_dataout <= rf_sink_data(36) WHEN s_wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_0_1019q;
+ wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1022m_dataout <= (s_wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_comb_497_dataout AND (wire_nl_w620w(0) AND wire_nl_w621w(0))) WHEN altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1043q = '1' ELSE (s_wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_comb_497_dataout AND (((NOT rf_sink_data(55)) AND (NOT rf_sink_data(56))) AND rf_sink_data(57)));
+ wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_0_1176m_dataout <= rf_sink_data(36) WHEN s_wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE (altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_0_1019q OR altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_0_1135q);
+ wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_10_1166m_dataout <= rf_sink_data(46) WHEN s_wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE (altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_10_1082q OR altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_10_1139q);
+ wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_11_1165m_dataout <= rf_sink_data(47) WHEN s_wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE (altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_11_1081q OR altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_11_1138q);
+ wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_12_1164m_dataout <= rf_sink_data(48) WHEN s_wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE (altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_12_1080q OR altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_12_1137q);
+ wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_13_1163m_dataout <= rf_sink_data(49) WHEN s_wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE (altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_13_1079q OR altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_13_1136q);
+ wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_1_1175m_dataout <= rf_sink_data(37) WHEN s_wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE (altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_1_1091q OR altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_1_1148q);
+ wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_2_1174m_dataout <= rf_sink_data(38) WHEN s_wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE (altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_2_1090q OR altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_2_1147q);
+ wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_3_1173m_dataout <= rf_sink_data(39) WHEN s_wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE (altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_3_1089q OR altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_3_1146q);
+ wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_4_1172m_dataout <= rf_sink_data(40) WHEN s_wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE (altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_4_1088q OR altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_4_1145q);
+ wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_5_1171m_dataout <= rf_sink_data(41) WHEN s_wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE (altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_5_1087q OR altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_5_1144q);
+ wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_6_1170m_dataout <= rf_sink_data(42) WHEN s_wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE (altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_6_1086q OR altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_6_1143q);
+ wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_7_1169m_dataout <= rf_sink_data(43) WHEN s_wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE (altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_7_1085q OR altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_7_1142q);
+ wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_8_1168m_dataout <= rf_sink_data(44) WHEN s_wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE (altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_8_1084q OR altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_8_1141q);
+ wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_9_1167m_dataout <= rf_sink_data(45) WHEN s_wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE (altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_9_1083q OR altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_9_1140q);
+ wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_0_1015m_dataout <= rf_sink_data(55) WHEN s_wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1078q;
+ wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_1_1014m_dataout <= rf_sink_data(56) WHEN s_wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1045q;
+ wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_2_1013m_dataout <= rf_sink_data(57) WHEN s_wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1044q;
+ wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_0_479m_dataout <= cp_data(55) AND NOT(s_wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_476_dataout);
+ wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_1_478m_dataout <= cp_data(56) AND NOT(s_wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_476_dataout);
+ wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_2_477m_dataout <= cp_data(57) OR s_wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_476_dataout;
+ wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1026_a <= ( altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1044q & altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1045q & altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1078q & "1");
+ wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1026_b <= ( "0" & "1" & "1" & "1");
+ altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1026 : oper_add
+ GENERIC MAP (
+ sgate_representation => 0,
+ width_a => 4,
+ width_b => 4,
+ width_o => 4
+ )
+ PORT MAP (
+ a => wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1026_a,
+ b => wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1026_b,
+ cin => wire_gnd,
+ o => wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1026_o
+ );
+ wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1030_a <= ( rf_sink_data(57 DOWNTO 55) & "1");
+ wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1030_b <= ( "0" & "1" & "1" & "1");
+ altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1030 : oper_add
+ GENERIC MAP (
+ sgate_representation => 0,
+ width_a => 4,
+ width_b => 4,
+ width_o => 4
+ )
+ PORT MAP (
+ a => wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1030_a,
+ b => wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1030_b,
+ cin => wire_gnd,
+ o => wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1030_o
+ );
+ wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_a <= ( wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1092m_dataout & wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1093m_dataout & wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1094m_dataout & wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1095m_dataout & wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1096m_dataout & wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1097m_dataout & wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1098m_dataout & wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1099m_dataout & wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1100m_dataout
+ & wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1101m_dataout & wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1102m_dataout & wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1103m_dataout & wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1104m_dataout & wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1105m_dataout);
+ wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_b <= ( "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "1" & "0" & "0");
+ altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106 : oper_add
+ GENERIC MAP (
+ sgate_representation => 0,
+ width_a => 14,
+ width_b => 14,
+ width_o => 14
+ )
+ PORT MAP (
+ a => wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_a,
+ b => wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_b,
+ cin => wire_gnd,
+ o => wire_altera_merlin_slave_agent_0016_altera_merlin_slave_agent_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_o
+ );
+
+ END RTL; --altera_merlin_slave_agent_0016
+--synopsys translate_on
+--VALID FILE
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_slave_agent/altera_merlin_slave_agent_0017.vho b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_slave_agent/altera_merlin_slave_agent_0017.vho
new file mode 100644
index 0000000000..cff20c326a
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_slave_agent/altera_merlin_slave_agent_0017.vho
@@ -0,0 +1,505 @@
+--IP Functional Simulation Model
+--VERSION_BEGIN 11.1SP2 cbx_mgl 2012:01:25:21:26:09:SJ cbx_simgen 2012:01:25:21:25:27:SJ VERSION_END
+
+
+-- Copyright (C) 1991-2011 Altera Corporation
+-- Your use of Altera Corporation's design tools, logic functions
+-- and other software and tools, and its AMPP partner logic
+-- functions, and any output files from any of the foregoing
+-- (including device programming or simulation files), and any
+-- associated documentation or information are expressly subject
+-- to the terms and conditions of the Altera Program License
+-- Subscription Agreement, Altera MegaCore Function License
+-- Agreement, or other applicable license agreement, including,
+-- without limitation, that your use is for the sole purpose of
+-- programming logic devices manufactured by Altera and sold by
+-- Altera or its authorized distributors. Please refer to the
+-- applicable agreement for further details.
+
+-- You may only use these simulation model output files for simulation
+-- purposes and expressly not for synthesis or any other purposes (in which
+-- event Altera disclaims all warranties of any kind).
+
+
+--synopsys translate_off
+
+ LIBRARY sgate;
+ USE sgate.sgate_pack.all;
+
+--synthesis_resources = lut 32 mux21 44 oper_add 3
+ LIBRARY ieee;
+ USE ieee.std_logic_1164.all;
+
+ ENTITY altera_merlin_slave_agent_0017 IS
+ PORT
+ (
+ clk : IN STD_LOGIC;
+ cp_channel : IN STD_LOGIC_VECTOR (6 DOWNTO 0);
+ cp_data : IN STD_LOGIC_VECTOR (68 DOWNTO 0);
+ cp_endofpacket : IN STD_LOGIC;
+ cp_ready : OUT STD_LOGIC;
+ cp_startofpacket : IN STD_LOGIC;
+ cp_valid : IN STD_LOGIC;
+ m0_address : OUT STD_LOGIC_VECTOR (13 DOWNTO 0);
+ m0_burstcount : OUT STD_LOGIC_VECTOR (2 DOWNTO 0);
+ m0_byteenable : OUT STD_LOGIC_VECTOR (3 DOWNTO 0);
+ m0_debugaccess : OUT STD_LOGIC;
+ m0_lock : OUT STD_LOGIC;
+ m0_read : OUT STD_LOGIC;
+ m0_readdata : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
+ m0_readdatavalid : IN STD_LOGIC;
+ m0_waitrequest : IN STD_LOGIC;
+ m0_write : OUT STD_LOGIC;
+ m0_writedata : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
+ rdata_fifo_sink_data : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
+ rdata_fifo_sink_ready : OUT STD_LOGIC;
+ rdata_fifo_sink_valid : IN STD_LOGIC;
+ rdata_fifo_src_data : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
+ rdata_fifo_src_ready : IN STD_LOGIC;
+ rdata_fifo_src_valid : OUT STD_LOGIC;
+ reset : IN STD_LOGIC;
+ rf_sink_data : IN STD_LOGIC_VECTOR (69 DOWNTO 0);
+ rf_sink_endofpacket : IN STD_LOGIC;
+ rf_sink_ready : OUT STD_LOGIC;
+ rf_sink_startofpacket : IN STD_LOGIC;
+ rf_sink_valid : IN STD_LOGIC;
+ rf_source_data : OUT STD_LOGIC_VECTOR (69 DOWNTO 0);
+ rf_source_endofpacket : OUT STD_LOGIC;
+ rf_source_ready : IN STD_LOGIC;
+ rf_source_startofpacket : OUT STD_LOGIC;
+ rf_source_valid : OUT STD_LOGIC;
+ rp_data : OUT STD_LOGIC_VECTOR (68 DOWNTO 0);
+ rp_endofpacket : OUT STD_LOGIC;
+ rp_ready : IN STD_LOGIC;
+ rp_startofpacket : OUT STD_LOGIC;
+ rp_valid : OUT STD_LOGIC
+ );
+ END altera_merlin_slave_agent_0017;
+
+ ARCHITECTURE RTL OF altera_merlin_slave_agent_0017 IS
+
+ ATTRIBUTE synthesis_clearbox : natural;
+ ATTRIBUTE synthesis_clearbox OF RTL : ARCHITECTURE IS 1;
+ SIGNAL altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_0_1135q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_10_1082q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_11_1081q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_12_1080q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_13_1079q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_1_1091q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_2_1090q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_3_1089q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_4_1088q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_5_1087q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_6_1086q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_7_1085q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_8_1084q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_9_1083q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1043q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1078q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1045q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1044q : STD_LOGIC := '0';
+ SIGNAL wire_nl_w620w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_nl_w329w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_nl_w621w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_nl_w619w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_0_1019q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_10_1139q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_11_1138q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_12_1137q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_13_1136q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_1_1148q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_2_1147q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_3_1146q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_4_1145q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_5_1144q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_6_1143q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_7_1142q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_8_1141q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_9_1140q : STD_LOGIC := '0';
+ SIGNAL wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1027m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1028m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1029m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1031m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1032m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1033m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1036m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1037m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1038m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1092m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1093m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1094m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1095m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1096m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1097m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1098m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1099m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1100m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1101m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1102m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1103m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1104m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1105m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1022m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_0_1176m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_10_1166m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_11_1165m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_12_1164m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_13_1163m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_1_1175m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_2_1174m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_3_1173m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_4_1172m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_5_1171m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_6_1170m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_7_1169m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_8_1168m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_9_1167m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_0_1015m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_1_1014m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_2_1013m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_0_479m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_1_478m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_2_477m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1026_a : STD_LOGIC_VECTOR (3 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1026_b : STD_LOGIC_VECTOR (3 DOWNTO 0);
+ SIGNAL wire_gnd : STD_LOGIC;
+ SIGNAL wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1026_o : STD_LOGIC_VECTOR (3 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1030_a : STD_LOGIC_VECTOR (3 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1030_b : STD_LOGIC_VECTOR (3 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1030_o : STD_LOGIC_VECTOR (3 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_a : STD_LOGIC_VECTOR (13 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_b : STD_LOGIC_VECTOR (13 DOWNTO 0);
+ SIGNAL wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_o : STD_LOGIC_VECTOR (13 DOWNTO 0);
+ SIGNAL wire_w_lg_cp_valid61w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_rf_source_ready62w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range697w743w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range694w696w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range692w693w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range690w691w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range688w689w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range686w687w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range684w685w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range682w683w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range680w681w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range678w679w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range676w677w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range674w675w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range672w673w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range669w671w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_m0_waitrequest598w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_reset613w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w667w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w602w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range300w742w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range302w695w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range305w670w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_rf_sink_data_range291w293w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL s_wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_always0_1024_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_always1_1046_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1023_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_sink_ready_1180_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_wideor0_1025_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_comb_497_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_cp_ready_472_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_local_compressed_read_467_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_local_read_466_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_local_write_465_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_476_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_read_473_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_read_474_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_write_480_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_nonposted_write_endofpacket_470_dataout : STD_LOGIC;
+ SIGNAL s_wire_vcc : STD_LOGIC;
+ SIGNAL wire_w_cp_data_range60w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range697w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range694w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range692w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range690w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range688w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range686w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range684w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range682w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range680w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range678w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range676w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range674w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range672w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range669w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range291w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range292w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range300w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range302w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_rf_sink_data_range305w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ BEGIN
+
+ wire_gnd <= '0';
+ wire_w_lg_cp_valid61w(0) <= cp_valid AND wire_w_cp_data_range60w(0);
+ wire_w_lg_rf_source_ready62w(0) <= rf_source_ready AND wire_w_lg_cp_valid61w(0);
+ wire_w_lg_w_rf_sink_data_range697w743w(0) <= wire_w_rf_sink_data_range697w(0) AND wire_w_lg_w_rf_sink_data_range300w742w(0);
+ wire_w_lg_w_rf_sink_data_range694w696w(0) <= wire_w_rf_sink_data_range694w(0) AND wire_w_lg_w_rf_sink_data_range302w695w(0);
+ wire_w_lg_w_rf_sink_data_range692w693w(0) <= wire_w_rf_sink_data_range692w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range690w691w(0) <= wire_w_rf_sink_data_range690w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range688w689w(0) <= wire_w_rf_sink_data_range688w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range686w687w(0) <= wire_w_rf_sink_data_range686w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range684w685w(0) <= wire_w_rf_sink_data_range684w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range682w683w(0) <= wire_w_rf_sink_data_range682w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range680w681w(0) <= wire_w_rf_sink_data_range680w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range678w679w(0) <= wire_w_rf_sink_data_range678w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range676w677w(0) <= wire_w_rf_sink_data_range676w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range674w675w(0) <= wire_w_rf_sink_data_range674w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range672w673w(0) <= wire_w_rf_sink_data_range672w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_w_rf_sink_data_range669w671w(0) <= wire_w_rf_sink_data_range669w(0) AND wire_w_lg_w_rf_sink_data_range305w670w(0);
+ wire_w_lg_m0_waitrequest598w(0) <= NOT m0_waitrequest;
+ wire_w_lg_reset613w(0) <= NOT reset;
+ wire_w667w(0) <= NOT s_wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1023_dataout;
+ wire_w602w(0) <= NOT s_wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_local_compressed_read_467_dataout;
+ wire_w_lg_w_rf_sink_data_range300w742w(0) <= NOT wire_w_rf_sink_data_range300w(0);
+ wire_w_lg_w_rf_sink_data_range302w695w(0) <= NOT wire_w_rf_sink_data_range302w(0);
+ wire_w_lg_w_rf_sink_data_range305w670w(0) <= NOT wire_w_rf_sink_data_range305w(0);
+ wire_w_lg_w_rf_sink_data_range291w293w(0) <= wire_w_rf_sink_data_range291w(0) OR wire_w_rf_sink_data_range292w(0);
+ cp_ready <= s_wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_cp_ready_472_dataout;
+ m0_address <= ( cp_data(49 DOWNTO 36));
+ m0_burstcount <= ( wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_2_477m_dataout & wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_1_478m_dataout & wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_0_479m_dataout);
+ m0_byteenable <= ( cp_data(35 DOWNTO 32));
+ m0_debugaccess <= cp_data(68);
+ m0_lock <= (wire_w_lg_rf_source_ready62w(0) AND (s_wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_read_474_dataout OR s_wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_write_480_dataout));
+ m0_read <= s_wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_read_474_dataout;
+ m0_write <= s_wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_write_480_dataout;
+ m0_writedata <= ( cp_data(31 DOWNTO 0));
+ rdata_fifo_sink_ready <= ((rp_ready AND rdata_fifo_sink_valid) AND (NOT (rf_sink_valid AND rf_sink_data(69))));
+ rdata_fifo_src_data <= ( m0_readdata(31 DOWNTO 0));
+ rdata_fifo_src_valid <= m0_readdatavalid;
+ rf_sink_ready <= (s_wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1023_dataout AND s_wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_sink_ready_1180_dataout);
+ rf_source_data <= ( s_wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_nonposted_write_endofpacket_470_dataout & cp_data(68 DOWNTO 32) & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0");
+ rf_source_endofpacket <= cp_endofpacket;
+ rf_source_startofpacket <= cp_startofpacket;
+ rf_source_valid <= (s_wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_cp_ready_472_dataout AND (rf_source_ready AND (s_wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_nonposted_write_endofpacket_470_dataout OR s_wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_read_473_dataout)));
+ rp_data <= ( rf_sink_data(68) & rf_sink_data(64 DOWNTO 62) & rf_sink_data(67 DOWNTO 65) & rf_sink_data(61 DOWNTO 58) & wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_2_1013m_dataout & wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_1_1014m_dataout & wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_0_1015m_dataout & rf_sink_data(54) & wire_w_lg_w_rf_sink_data_range291w293w & rf_sink_data(52 DOWNTO 51) & "0" & wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_13_1163m_dataout & wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_12_1164m_dataout & wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_11_1165m_dataout & wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_10_1166m_dataout & wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_9_1167m_dataout & wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_8_1168m_dataout
+ & wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_7_1169m_dataout & wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_6_1170m_dataout & wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_5_1171m_dataout & wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_4_1172m_dataout & wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_3_1173m_dataout & wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_2_1174m_dataout & wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_1_1175m_dataout & wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_0_1176m_dataout & rf_sink_data(35 DOWNTO 32) & rdata_fifo_sink_data(31 DOWNTO 0));
+ rp_endofpacket <= (rf_sink_endofpacket AND s_wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1023_dataout);
+ rp_startofpacket <= (rf_sink_startofpacket AND wire_nl_w329w(0));
+ rp_valid <= (rdata_fifo_sink_valid OR s_wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_comb_497_dataout);
+ s_wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_always0_1024_dataout <= (s_wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_comb_497_dataout AND s_wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_sink_ready_1180_dataout);
+ s_wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_always1_1046_dataout <= (rp_ready AND s_wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout);
+ s_wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout <= (s_wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_comb_497_dataout AND wire_nl_w329w(0));
+ s_wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1023_dataout <= ((NOT rf_sink_data(50)) OR wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1022m_dataout);
+ s_wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_sink_ready_1180_dataout <= (rp_ready AND s_wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_comb_497_dataout);
+ s_wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_wideor0_1025_dataout <= ((altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1044q OR altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1045q) OR altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1078q);
+ s_wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_comb_497_dataout <= (rf_sink_valid AND (rf_sink_data(69) OR rdata_fifo_sink_valid));
+ s_wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_cp_ready_472_dataout <= (wire_w_lg_m0_waitrequest598w(0) AND rf_source_ready);
+ s_wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_local_compressed_read_467_dataout <= (cp_valid AND cp_data(50));
+ s_wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_local_read_466_dataout <= (cp_valid AND cp_data(53));
+ s_wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_local_write_465_dataout <= (cp_valid AND cp_data(52));
+ s_wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_476_dataout <= (s_wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_local_read_466_dataout AND wire_w602w(0));
+ s_wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_read_473_dataout <= (s_wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_local_read_466_dataout OR s_wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_local_compressed_read_467_dataout);
+ s_wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_read_474_dataout <= (rf_source_ready AND s_wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_read_473_dataout);
+ s_wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_write_480_dataout <= (rf_source_ready AND s_wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_local_write_465_dataout);
+ s_wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_nonposted_write_endofpacket_470_dataout <= ((NOT cp_data(51)) AND (cp_endofpacket AND s_wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_local_write_465_dataout));
+ s_wire_vcc <= '1';
+ wire_w_cp_data_range60w(0) <= cp_data(54);
+ wire_w_rf_sink_data_range697w(0) <= rf_sink_data(36);
+ wire_w_rf_sink_data_range694w(0) <= rf_sink_data(37);
+ wire_w_rf_sink_data_range692w(0) <= rf_sink_data(38);
+ wire_w_rf_sink_data_range690w(0) <= rf_sink_data(39);
+ wire_w_rf_sink_data_range688w(0) <= rf_sink_data(40);
+ wire_w_rf_sink_data_range686w(0) <= rf_sink_data(41);
+ wire_w_rf_sink_data_range684w(0) <= rf_sink_data(42);
+ wire_w_rf_sink_data_range682w(0) <= rf_sink_data(43);
+ wire_w_rf_sink_data_range680w(0) <= rf_sink_data(44);
+ wire_w_rf_sink_data_range678w(0) <= rf_sink_data(45);
+ wire_w_rf_sink_data_range676w(0) <= rf_sink_data(46);
+ wire_w_rf_sink_data_range674w(0) <= rf_sink_data(47);
+ wire_w_rf_sink_data_range672w(0) <= rf_sink_data(48);
+ wire_w_rf_sink_data_range669w(0) <= rf_sink_data(49);
+ wire_w_rf_sink_data_range291w(0) <= rf_sink_data(50);
+ wire_w_rf_sink_data_range292w(0) <= rf_sink_data(53);
+ wire_w_rf_sink_data_range300w(0) <= rf_sink_data(58);
+ wire_w_rf_sink_data_range302w(0) <= rf_sink_data(59);
+ wire_w_rf_sink_data_range305w(0) <= rf_sink_data(60);
+ PROCESS (clk, reset)
+ BEGIN
+ IF (reset = '1') THEN
+ altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_0_1135q <= '0';
+ altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_10_1082q <= '0';
+ altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_11_1081q <= '0';
+ altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_12_1080q <= '0';
+ altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_13_1079q <= '0';
+ altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_1_1091q <= '0';
+ altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_2_1090q <= '0';
+ altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_3_1089q <= '0';
+ altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_4_1088q <= '0';
+ altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_5_1087q <= '0';
+ altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_6_1086q <= '0';
+ altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_7_1085q <= '0';
+ altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_8_1084q <= '0';
+ altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_9_1083q <= '0';
+ ELSIF (clk = '1' AND clk'event) THEN
+ IF (s_wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_always1_1046_dataout = '1') THEN
+ altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_0_1135q <= wire_w_lg_w_rf_sink_data_range697w743w(0);
+ altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_10_1082q <= wire_w_lg_w_rf_sink_data_range676w677w(0);
+ altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_11_1081q <= wire_w_lg_w_rf_sink_data_range674w675w(0);
+ altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_12_1080q <= wire_w_lg_w_rf_sink_data_range672w673w(0);
+ altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_13_1079q <= wire_w_lg_w_rf_sink_data_range669w671w(0);
+ altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_1_1091q <= wire_w_lg_w_rf_sink_data_range694w696w(0);
+ altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_2_1090q <= wire_w_lg_w_rf_sink_data_range692w693w(0);
+ altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_3_1089q <= wire_w_lg_w_rf_sink_data_range690w691w(0);
+ altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_4_1088q <= wire_w_lg_w_rf_sink_data_range688w689w(0);
+ altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_5_1087q <= wire_w_lg_w_rf_sink_data_range686w687w(0);
+ altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_6_1086q <= wire_w_lg_w_rf_sink_data_range684w685w(0);
+ altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_7_1085q <= wire_w_lg_w_rf_sink_data_range682w683w(0);
+ altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_8_1084q <= wire_w_lg_w_rf_sink_data_range680w681w(0);
+ altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_9_1083q <= wire_w_lg_w_rf_sink_data_range678w679w(0);
+ END IF;
+ END IF;
+ END PROCESS;
+ PROCESS (clk, reset)
+ BEGIN
+ IF (reset = '1') THEN
+ altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1043q <= '0';
+ altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1078q <= '0';
+ altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1045q <= '0';
+ altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1044q <= '0';
+ ELSIF (clk = '1' AND clk'event) THEN
+ IF (s_wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_always0_1024_dataout = '1') THEN
+ altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1043q <= wire_w667w(0);
+ altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1078q <= wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1038m_dataout;
+ altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1045q <= wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1037m_dataout;
+ altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1044q <= wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1036m_dataout;
+ END IF;
+ END IF;
+ END PROCESS;
+ wire_nl_w620w(0) <= altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1044q AND wire_nl_w619w(0);
+ wire_nl_w329w(0) <= NOT altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1043q;
+ wire_nl_w621w(0) <= NOT altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1078q;
+ wire_nl_w619w(0) <= NOT altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1045q;
+ PROCESS (clk, reset)
+ BEGIN
+ IF (reset = '1') THEN
+ altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_0_1019q <= '0';
+ altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_10_1139q <= '0';
+ altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_11_1138q <= '0';
+ altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_12_1137q <= '0';
+ altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_13_1136q <= '0';
+ altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_1_1148q <= '0';
+ altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_2_1147q <= '0';
+ altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_3_1146q <= '0';
+ altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_4_1145q <= '0';
+ altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_5_1144q <= '0';
+ altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_6_1143q <= '0';
+ altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_7_1142q <= '0';
+ altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_8_1141q <= '0';
+ altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_9_1140q <= '0';
+ ELSIF (clk = '1' AND clk'event) THEN
+ IF (s_wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_sink_ready_1180_dataout = '1') THEN
+ altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_0_1019q <= (rf_sink_data(58) AND wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_o(0));
+ altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_10_1139q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_o(10));
+ altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_11_1138q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_o(11));
+ altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_12_1137q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_o(12));
+ altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_13_1136q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_o(13));
+ altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_1_1148q <= (rf_sink_data(59) AND wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_o(1));
+ altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_2_1147q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_o(2));
+ altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_3_1146q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_o(3));
+ altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_4_1145q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_o(4));
+ altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_5_1144q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_o(5));
+ altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_6_1143q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_o(6));
+ altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_7_1142q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_o(7));
+ altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_8_1141q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_o(8));
+ altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_9_1140q <= (rf_sink_data(60) AND wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_o(9));
+ END IF;
+ END IF;
+ END PROCESS;
+ wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1027m_dataout <= wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1026_o(3) WHEN s_wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_wideor0_1025_dataout = '1' ELSE wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1030_o(3);
+ wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1028m_dataout <= wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1026_o(2) WHEN s_wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_wideor0_1025_dataout = '1' ELSE wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1030_o(2);
+ wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1029m_dataout <= wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1026_o(1) WHEN s_wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_wideor0_1025_dataout = '1' ELSE wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1030_o(1);
+ wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1031m_dataout <= wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1027m_dataout WHEN altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1043q = '1' ELSE wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1030_o(3);
+ wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1032m_dataout <= wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1028m_dataout WHEN altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1043q = '1' ELSE wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1030_o(2);
+ wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1033m_dataout <= wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1029m_dataout WHEN altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1043q = '1' ELSE wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1030_o(1);
+ wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1036m_dataout <= wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1031m_dataout AND NOT(s_wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1023_dataout);
+ wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1037m_dataout <= wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1032m_dataout AND NOT(s_wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1023_dataout);
+ wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1038m_dataout <= wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1033m_dataout AND NOT(s_wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1023_dataout);
+ wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1092m_dataout <= rf_sink_data(49) WHEN s_wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_13_1136q;
+ wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1093m_dataout <= rf_sink_data(48) WHEN s_wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_12_1137q;
+ wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1094m_dataout <= rf_sink_data(47) WHEN s_wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_11_1138q;
+ wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1095m_dataout <= rf_sink_data(46) WHEN s_wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_10_1139q;
+ wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1096m_dataout <= rf_sink_data(45) WHEN s_wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_9_1140q;
+ wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1097m_dataout <= rf_sink_data(44) WHEN s_wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_8_1141q;
+ wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1098m_dataout <= rf_sink_data(43) WHEN s_wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_7_1142q;
+ wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1099m_dataout <= rf_sink_data(42) WHEN s_wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_6_1143q;
+ wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1100m_dataout <= rf_sink_data(41) WHEN s_wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_5_1144q;
+ wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1101m_dataout <= rf_sink_data(40) WHEN s_wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_4_1145q;
+ wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1102m_dataout <= rf_sink_data(39) WHEN s_wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_3_1146q;
+ wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1103m_dataout <= rf_sink_data(38) WHEN s_wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_2_1147q;
+ wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1104m_dataout <= rf_sink_data(37) WHEN s_wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_1_1148q;
+ wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1105m_dataout <= rf_sink_data(36) WHEN s_wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_0_1019q;
+ wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_last_packet_beat_1022m_dataout <= (s_wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_comb_497_dataout AND (wire_nl_w620w(0) AND wire_nl_w621w(0))) WHEN altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_busy_1043q = '1' ELSE (s_wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_comb_497_dataout AND (((NOT rf_sink_data(55)) AND (NOT rf_sink_data(56))) AND rf_sink_data(57)));
+ wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_0_1176m_dataout <= rf_sink_data(36) WHEN s_wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE (altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_0_1019q OR altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_0_1135q);
+ wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_10_1166m_dataout <= rf_sink_data(46) WHEN s_wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE (altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_10_1082q OR altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_10_1139q);
+ wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_11_1165m_dataout <= rf_sink_data(47) WHEN s_wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE (altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_11_1081q OR altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_11_1138q);
+ wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_12_1164m_dataout <= rf_sink_data(48) WHEN s_wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE (altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_12_1080q OR altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_12_1137q);
+ wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_13_1163m_dataout <= rf_sink_data(49) WHEN s_wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE (altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_13_1079q OR altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_13_1136q);
+ wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_1_1175m_dataout <= rf_sink_data(37) WHEN s_wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE (altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_1_1091q OR altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_1_1148q);
+ wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_2_1174m_dataout <= rf_sink_data(38) WHEN s_wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE (altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_2_1090q OR altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_2_1147q);
+ wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_3_1173m_dataout <= rf_sink_data(39) WHEN s_wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE (altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_3_1089q OR altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_3_1146q);
+ wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_4_1172m_dataout <= rf_sink_data(40) WHEN s_wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE (altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_4_1088q OR altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_4_1145q);
+ wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_5_1171m_dataout <= rf_sink_data(41) WHEN s_wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE (altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_5_1087q OR altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_5_1144q);
+ wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_6_1170m_dataout <= rf_sink_data(42) WHEN s_wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE (altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_6_1086q OR altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_6_1143q);
+ wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_7_1169m_dataout <= rf_sink_data(43) WHEN s_wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE (altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_7_1085q OR altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_7_1142q);
+ wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_8_1168m_dataout <= rf_sink_data(44) WHEN s_wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE (altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_8_1084q OR altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_8_1141q);
+ wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_addr_9_1167m_dataout <= rf_sink_data(45) WHEN s_wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE (altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_base_9_1083q OR altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_address_offset_9_1140q);
+ wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_0_1015m_dataout <= rf_sink_data(55) WHEN s_wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1078q;
+ wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_1_1014m_dataout <= rf_sink_data(56) WHEN s_wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1045q;
+ wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_source_byte_cnt_2_1013m_dataout <= rf_sink_data(57) WHEN s_wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_first_packet_beat_1012_dataout = '1' ELSE altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1044q;
+ wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_0_479m_dataout <= cp_data(55) AND NOT(s_wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_476_dataout);
+ wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_1_478m_dataout <= cp_data(56) AND NOT(s_wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_476_dataout);
+ wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_2_477m_dataout <= cp_data(57) OR s_wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_burstcount_476_dataout;
+ wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1026_a <= ( altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_2_1044q & altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_1_1045q & altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_burst_uncompress_byte_counter_0_1078q & "1");
+ wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1026_b <= ( "0" & "1" & "1" & "1");
+ altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1026 : oper_add
+ GENERIC MAP (
+ sgate_representation => 0,
+ width_a => 4,
+ width_b => 4,
+ width_o => 4
+ )
+ PORT MAP (
+ a => wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1026_a,
+ b => wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1026_b,
+ cin => wire_gnd,
+ o => wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add0_1026_o
+ );
+ wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1030_a <= ( rf_sink_data(57 DOWNTO 55) & "1");
+ wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1030_b <= ( "0" & "1" & "1" & "1");
+ altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1030 : oper_add
+ GENERIC MAP (
+ sgate_representation => 0,
+ width_a => 4,
+ width_b => 4,
+ width_o => 4
+ )
+ PORT MAP (
+ a => wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1030_a,
+ b => wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1030_b,
+ cin => wire_gnd,
+ o => wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add1_1030_o
+ );
+ wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_a <= ( wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1092m_dataout & wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1093m_dataout & wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1094m_dataout & wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1095m_dataout & wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1096m_dataout & wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1097m_dataout & wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1098m_dataout & wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1099m_dataout & wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1100m_dataout & wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1101m_dataout
+ & wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1102m_dataout & wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1103m_dataout & wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1104m_dataout & wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_comb_1105m_dataout);
+ wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_b <= ( "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "1" & "0" & "0");
+ altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106 : oper_add
+ GENERIC MAP (
+ sgate_representation => 0,
+ width_a => 14,
+ width_b => 14,
+ width_o => 14
+ )
+ PORT MAP (
+ a => wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_a,
+ b => wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_b,
+ cin => wire_gnd,
+ o => wire_altera_merlin_slave_agent_0017_altera_merlin_slave_agent_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_altera_merlin_burst_uncompressor_uncompressor_add2_1106_o
+ );
+
+ END RTL; --altera_merlin_slave_agent_0017
+--synopsys translate_on
+--VALID FILE
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_slave_translator/altera_merlin_slave_translator_0001.vho b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_slave_translator/altera_merlin_slave_translator_0001.vho
new file mode 100644
index 0000000000..203a381df0
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_slave_translator/altera_merlin_slave_translator_0001.vho
@@ -0,0 +1,78 @@
+--IP Functional Simulation Model
+--VERSION_BEGIN 11.1SP2 cbx_mgl 2012:01:25:21:26:09:SJ cbx_simgen 2012:01:25:21:25:27:SJ VERSION_END
+
+
+-- Copyright (C) 1991-2011 Altera Corporation
+-- Your use of Altera Corporation's design tools, logic functions
+-- and other software and tools, and its AMPP partner logic
+-- functions, and any output files from any of the foregoing
+-- (including device programming or simulation files), and any
+-- associated documentation or information are expressly subject
+-- to the terms and conditions of the Altera Program License
+-- Subscription Agreement, Altera MegaCore Function License
+-- Agreement, or other applicable license agreement, including,
+-- without limitation, that your use is for the sole purpose of
+-- programming logic devices manufactured by Altera and sold by
+-- Altera or its authorized distributors. Please refer to the
+-- applicable agreement for further details.
+
+-- You may only use these simulation model output files for simulation
+-- purposes and expressly not for synthesis or any other purposes (in which
+-- event Altera disclaims all warranties of any kind).
+
+
+--synopsys translate_off
+
+--synthesis_resources =
+ LIBRARY ieee;
+ USE ieee.std_logic_1164.all;
+
+ ENTITY altera_merlin_slave_translator_0001 IS
+ PORT
+ (
+ av_address : OUT STD_LOGIC_VECTOR (13 DOWNTO 0);
+ av_burstcount : OUT STD_LOGIC;
+ av_byteenable : OUT STD_LOGIC_VECTOR (3 DOWNTO 0);
+ av_debugaccess : OUT STD_LOGIC;
+ av_read : OUT STD_LOGIC;
+ av_readdata : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
+ av_readdatavalid : IN STD_LOGIC;
+ av_waitrequest : IN STD_LOGIC;
+ av_write : OUT STD_LOGIC;
+ av_writedata : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
+ clk : IN STD_LOGIC;
+ reset : IN STD_LOGIC;
+ uav_address : IN STD_LOGIC_VECTOR (14 DOWNTO 0);
+ uav_burstcount : IN STD_LOGIC_VECTOR (2 DOWNTO 0);
+ uav_byteenable : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
+ uav_debugaccess : IN STD_LOGIC;
+ uav_lock : IN STD_LOGIC;
+ uav_read : IN STD_LOGIC;
+ uav_readdata : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
+ uav_readdatavalid : OUT STD_LOGIC;
+ uav_waitrequest : OUT STD_LOGIC;
+ uav_write : IN STD_LOGIC;
+ uav_writedata : IN STD_LOGIC_VECTOR (31 DOWNTO 0)
+ );
+ END altera_merlin_slave_translator_0001;
+
+ ARCHITECTURE RTL OF altera_merlin_slave_translator_0001 IS
+
+ ATTRIBUTE synthesis_clearbox : natural;
+ ATTRIBUTE synthesis_clearbox OF RTL : ARCHITECTURE IS 1;
+ BEGIN
+
+ av_address <= ( uav_address(13 DOWNTO 0));
+ av_burstcount <= uav_burstcount(2);
+ av_byteenable <= ( uav_byteenable(3 DOWNTO 0));
+ av_debugaccess <= uav_debugaccess;
+ av_read <= uav_read;
+ av_write <= uav_write;
+ av_writedata <= ( uav_writedata(31 DOWNTO 0));
+ uav_readdata <= ( av_readdata(31 DOWNTO 0));
+ uav_readdatavalid <= av_readdatavalid;
+ uav_waitrequest <= av_waitrequest;
+
+ END RTL; --altera_merlin_slave_translator_0001
+--synopsys translate_on
+--VALID FILE
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_slave_translator/altera_merlin_slave_translator_0002.vho b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_slave_translator/altera_merlin_slave_translator_0002.vho
new file mode 100644
index 0000000000..1dbe9da538
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_slave_translator/altera_merlin_slave_translator_0002.vho
@@ -0,0 +1,99 @@
+--IP Functional Simulation Model
+--VERSION_BEGIN 11.1SP2 cbx_mgl 2012:01:25:21:26:09:SJ cbx_simgen 2012:01:25:21:25:27:SJ VERSION_END
+
+
+-- Copyright (C) 1991-2011 Altera Corporation
+-- Your use of Altera Corporation's design tools, logic functions
+-- and other software and tools, and its AMPP partner logic
+-- functions, and any output files from any of the foregoing
+-- (including device programming or simulation files), and any
+-- associated documentation or information are expressly subject
+-- to the terms and conditions of the Altera Program License
+-- Subscription Agreement, Altera MegaCore Function License
+-- Agreement, or other applicable license agreement, including,
+-- without limitation, that your use is for the sole purpose of
+-- programming logic devices manufactured by Altera and sold by
+-- Altera or its authorized distributors. Please refer to the
+-- applicable agreement for further details.
+
+-- You may only use these simulation model output files for simulation
+-- purposes and expressly not for synthesis or any other purposes (in which
+-- event Altera disclaims all warranties of any kind).
+
+
+--synopsys translate_off
+
+--synthesis_resources = lut 2
+ LIBRARY ieee;
+ USE ieee.std_logic_1164.all;
+
+ ENTITY altera_merlin_slave_translator_0002 IS
+ PORT
+ (
+ av_address : OUT STD_LOGIC;
+ av_read : OUT STD_LOGIC;
+ av_readdata : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
+ av_write : OUT STD_LOGIC;
+ av_writedata : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
+ clk : IN STD_LOGIC;
+ reset : IN STD_LOGIC;
+ uav_address : IN STD_LOGIC_VECTOR (13 DOWNTO 0);
+ uav_burstcount : IN STD_LOGIC_VECTOR (2 DOWNTO 0);
+ uav_byteenable : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
+ uav_debugaccess : IN STD_LOGIC;
+ uav_lock : IN STD_LOGIC;
+ uav_read : IN STD_LOGIC;
+ uav_readdata : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
+ uav_readdatavalid : OUT STD_LOGIC;
+ uav_waitrequest : OUT STD_LOGIC;
+ uav_write : IN STD_LOGIC;
+ uav_writedata : IN STD_LOGIC_VECTOR (31 DOWNTO 0)
+ );
+ END altera_merlin_slave_translator_0002;
+
+ ARCHITECTURE RTL OF altera_merlin_slave_translator_0002 IS
+
+ ATTRIBUTE synthesis_clearbox : natural;
+ ATTRIBUTE synthesis_clearbox OF RTL : ARCHITECTURE IS 1;
+ SIGNAL altera_merlin_slave_translator_0002_altera_merlin_slave_translator_tx_eth_pkt_backpressure_control_csr_translator_read_latency_shift_reg_0_175q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_translator_0002_altera_merlin_slave_translator_tx_eth_pkt_backpressure_control_csr_translator_waitrequest_reset_override_168q : STD_LOGIC := '0';
+ SIGNAL wire_nO_w195w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_reset194w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL s_wire_gnd : STD_LOGIC;
+ SIGNAL s_wire_vcc : STD_LOGIC;
+ BEGIN
+
+ wire_w_lg_reset194w(0) <= NOT reset;
+ av_address <= uav_address(2);
+ av_read <= uav_read;
+ av_write <= uav_write;
+ av_writedata <= ( uav_writedata(31 DOWNTO 0));
+ s_wire_gnd <= '0';
+ s_wire_vcc <= '1';
+ uav_readdata <= ( av_readdata(31 DOWNTO 0));
+ uav_readdatavalid <= altera_merlin_slave_translator_0002_altera_merlin_slave_translator_tx_eth_pkt_backpressure_control_csr_translator_read_latency_shift_reg_0_175q;
+ uav_waitrequest <= altera_merlin_slave_translator_0002_altera_merlin_slave_translator_tx_eth_pkt_backpressure_control_csr_translator_waitrequest_reset_override_168q;
+ PROCESS (clk, reset)
+ BEGIN
+ IF (reset = '1') THEN
+ altera_merlin_slave_translator_0002_altera_merlin_slave_translator_tx_eth_pkt_backpressure_control_csr_translator_read_latency_shift_reg_0_175q <= '0';
+ ELSIF (clk = '1' AND clk'event) THEN
+ altera_merlin_slave_translator_0002_altera_merlin_slave_translator_tx_eth_pkt_backpressure_control_csr_translator_read_latency_shift_reg_0_175q <= (uav_read AND wire_nO_w195w(0));
+ END IF;
+ END PROCESS;
+ PROCESS (clk, reset)
+ BEGIN
+ IF (reset = '1') THEN
+ altera_merlin_slave_translator_0002_altera_merlin_slave_translator_tx_eth_pkt_backpressure_control_csr_translator_waitrequest_reset_override_168q <= '1';
+ ELSIF (clk = '1' AND clk'event) THEN
+ altera_merlin_slave_translator_0002_altera_merlin_slave_translator_tx_eth_pkt_backpressure_control_csr_translator_waitrequest_reset_override_168q <= s_wire_gnd;
+ END IF;
+ if (now = 0 ns) then
+ altera_merlin_slave_translator_0002_altera_merlin_slave_translator_tx_eth_pkt_backpressure_control_csr_translator_waitrequest_reset_override_168q <= '1' after 1 ps;
+ end if;
+ END PROCESS;
+ wire_nO_w195w(0) <= NOT altera_merlin_slave_translator_0002_altera_merlin_slave_translator_tx_eth_pkt_backpressure_control_csr_translator_waitrequest_reset_override_168q;
+
+ END RTL; --altera_merlin_slave_translator_0002
+--synopsys translate_on
+--VALID FILE
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_slave_translator/altera_merlin_slave_translator_0003.vho b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_slave_translator/altera_merlin_slave_translator_0003.vho
new file mode 100644
index 0000000000..80a0f0b095
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_slave_translator/altera_merlin_slave_translator_0003.vho
@@ -0,0 +1,99 @@
+--IP Functional Simulation Model
+--VERSION_BEGIN 11.1SP2 cbx_mgl 2012:01:25:21:26:09:SJ cbx_simgen 2012:01:25:21:25:27:SJ VERSION_END
+
+
+-- Copyright (C) 1991-2011 Altera Corporation
+-- Your use of Altera Corporation's design tools, logic functions
+-- and other software and tools, and its AMPP partner logic
+-- functions, and any output files from any of the foregoing
+-- (including device programming or simulation files), and any
+-- associated documentation or information are expressly subject
+-- to the terms and conditions of the Altera Program License
+-- Subscription Agreement, Altera MegaCore Function License
+-- Agreement, or other applicable license agreement, including,
+-- without limitation, that your use is for the sole purpose of
+-- programming logic devices manufactured by Altera and sold by
+-- Altera or its authorized distributors. Please refer to the
+-- applicable agreement for further details.
+
+-- You may only use these simulation model output files for simulation
+-- purposes and expressly not for synthesis or any other purposes (in which
+-- event Altera disclaims all warranties of any kind).
+
+
+--synopsys translate_off
+
+--synthesis_resources = lut 2
+ LIBRARY ieee;
+ USE ieee.std_logic_1164.all;
+
+ ENTITY altera_merlin_slave_translator_0003 IS
+ PORT
+ (
+ av_address : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
+ av_read : OUT STD_LOGIC;
+ av_readdata : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
+ av_write : OUT STD_LOGIC;
+ av_writedata : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
+ clk : IN STD_LOGIC;
+ reset : IN STD_LOGIC;
+ uav_address : IN STD_LOGIC_VECTOR (13 DOWNTO 0);
+ uav_burstcount : IN STD_LOGIC_VECTOR (2 DOWNTO 0);
+ uav_byteenable : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
+ uav_debugaccess : IN STD_LOGIC;
+ uav_lock : IN STD_LOGIC;
+ uav_read : IN STD_LOGIC;
+ uav_readdata : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
+ uav_readdatavalid : OUT STD_LOGIC;
+ uav_waitrequest : OUT STD_LOGIC;
+ uav_write : IN STD_LOGIC;
+ uav_writedata : IN STD_LOGIC_VECTOR (31 DOWNTO 0)
+ );
+ END altera_merlin_slave_translator_0003;
+
+ ARCHITECTURE RTL OF altera_merlin_slave_translator_0003 IS
+
+ ATTRIBUTE synthesis_clearbox : natural;
+ ATTRIBUTE synthesis_clearbox OF RTL : ARCHITECTURE IS 1;
+ SIGNAL altera_merlin_slave_translator_0003_altera_merlin_slave_translator_tx_eth_pause_ctrl_gen_csr_translator_read_latency_shift_reg_0_176q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_translator_0003_altera_merlin_slave_translator_tx_eth_pause_ctrl_gen_csr_translator_waitrequest_reset_override_169q : STD_LOGIC := '0';
+ SIGNAL wire_nO_w200w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_reset199w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL s_wire_gnd : STD_LOGIC;
+ SIGNAL s_wire_vcc : STD_LOGIC;
+ BEGIN
+
+ wire_w_lg_reset199w(0) <= NOT reset;
+ av_address <= ( uav_address(3 DOWNTO 2));
+ av_read <= uav_read;
+ av_write <= uav_write;
+ av_writedata <= ( uav_writedata(31 DOWNTO 0));
+ s_wire_gnd <= '0';
+ s_wire_vcc <= '1';
+ uav_readdata <= ( av_readdata(31 DOWNTO 0));
+ uav_readdatavalid <= altera_merlin_slave_translator_0003_altera_merlin_slave_translator_tx_eth_pause_ctrl_gen_csr_translator_read_latency_shift_reg_0_176q;
+ uav_waitrequest <= altera_merlin_slave_translator_0003_altera_merlin_slave_translator_tx_eth_pause_ctrl_gen_csr_translator_waitrequest_reset_override_169q;
+ PROCESS (clk, reset)
+ BEGIN
+ IF (reset = '1') THEN
+ altera_merlin_slave_translator_0003_altera_merlin_slave_translator_tx_eth_pause_ctrl_gen_csr_translator_read_latency_shift_reg_0_176q <= '0';
+ ELSIF (clk = '1' AND clk'event) THEN
+ altera_merlin_slave_translator_0003_altera_merlin_slave_translator_tx_eth_pause_ctrl_gen_csr_translator_read_latency_shift_reg_0_176q <= (uav_read AND wire_nO_w200w(0));
+ END IF;
+ END PROCESS;
+ PROCESS (clk, reset)
+ BEGIN
+ IF (reset = '1') THEN
+ altera_merlin_slave_translator_0003_altera_merlin_slave_translator_tx_eth_pause_ctrl_gen_csr_translator_waitrequest_reset_override_169q <= '1';
+ ELSIF (clk = '1' AND clk'event) THEN
+ altera_merlin_slave_translator_0003_altera_merlin_slave_translator_tx_eth_pause_ctrl_gen_csr_translator_waitrequest_reset_override_169q <= s_wire_gnd;
+ END IF;
+ if (now = 0 ns) then
+ altera_merlin_slave_translator_0003_altera_merlin_slave_translator_tx_eth_pause_ctrl_gen_csr_translator_waitrequest_reset_override_169q <= '1' after 1 ps;
+ end if;
+ END PROCESS;
+ wire_nO_w200w(0) <= NOT altera_merlin_slave_translator_0003_altera_merlin_slave_translator_tx_eth_pause_ctrl_gen_csr_translator_waitrequest_reset_override_169q;
+
+ END RTL; --altera_merlin_slave_translator_0003
+--synopsys translate_on
+--VALID FILE
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_slave_translator/altera_merlin_slave_translator_0004.vho b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_slave_translator/altera_merlin_slave_translator_0004.vho
new file mode 100644
index 0000000000..fafe5e285f
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_slave_translator/altera_merlin_slave_translator_0004.vho
@@ -0,0 +1,95 @@
+--IP Functional Simulation Model
+--VERSION_BEGIN 11.1SP2 cbx_mgl 2012:01:25:21:26:09:SJ cbx_simgen 2012:01:25:21:25:27:SJ VERSION_END
+
+
+-- Copyright (C) 1991-2011 Altera Corporation
+-- Your use of Altera Corporation's design tools, logic functions
+-- and other software and tools, and its AMPP partner logic
+-- functions, and any output files from any of the foregoing
+-- (including device programming or simulation files), and any
+-- associated documentation or information are expressly subject
+-- to the terms and conditions of the Altera Program License
+-- Subscription Agreement, Altera MegaCore Function License
+-- Agreement, or other applicable license agreement, including,
+-- without limitation, that your use is for the sole purpose of
+-- programming logic devices manufactured by Altera and sold by
+-- Altera or its authorized distributors. Please refer to the
+-- applicable agreement for further details.
+
+-- You may only use these simulation model output files for simulation
+-- purposes and expressly not for synthesis or any other purposes (in which
+-- event Altera disclaims all warranties of any kind).
+
+
+--synopsys translate_off
+
+--synthesis_resources = lut 2
+ LIBRARY ieee;
+ USE ieee.std_logic_1164.all;
+
+ ENTITY altera_merlin_slave_translator_0004 IS
+ PORT
+ (
+ av_address : OUT STD_LOGIC;
+ av_read : OUT STD_LOGIC;
+ av_readdata : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
+ clk : IN STD_LOGIC;
+ reset : IN STD_LOGIC;
+ uav_address : IN STD_LOGIC_VECTOR (13 DOWNTO 0);
+ uav_burstcount : IN STD_LOGIC_VECTOR (2 DOWNTO 0);
+ uav_byteenable : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
+ uav_debugaccess : IN STD_LOGIC;
+ uav_lock : IN STD_LOGIC;
+ uav_read : IN STD_LOGIC;
+ uav_readdata : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
+ uav_readdatavalid : OUT STD_LOGIC;
+ uav_waitrequest : OUT STD_LOGIC;
+ uav_write : IN STD_LOGIC;
+ uav_writedata : IN STD_LOGIC_VECTOR (31 DOWNTO 0)
+ );
+ END altera_merlin_slave_translator_0004;
+
+ ARCHITECTURE RTL OF altera_merlin_slave_translator_0004 IS
+
+ ATTRIBUTE synthesis_clearbox : natural;
+ ATTRIBUTE synthesis_clearbox OF RTL : ARCHITECTURE IS 1;
+ SIGNAL altera_merlin_slave_translator_0004_altera_merlin_slave_translator_tx_eth_packet_underflow_control_avalon_slave_0_translator_read_latency_shift_reg_0_142q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_translator_0004_altera_merlin_slave_translator_tx_eth_packet_underflow_control_avalon_slave_0_translator_waitrequest_reset_override_135q : STD_LOGIC := '0';
+ SIGNAL wire_nO_w99w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_reset98w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL s_wire_gnd : STD_LOGIC;
+ SIGNAL s_wire_vcc : STD_LOGIC;
+ BEGIN
+
+ wire_w_lg_reset98w(0) <= NOT reset;
+ av_address <= uav_address(2);
+ av_read <= uav_read;
+ s_wire_gnd <= '0';
+ s_wire_vcc <= '1';
+ uav_readdata <= ( av_readdata(31 DOWNTO 0));
+ uav_readdatavalid <= altera_merlin_slave_translator_0004_altera_merlin_slave_translator_tx_eth_packet_underflow_control_avalon_slave_0_translator_read_latency_shift_reg_0_142q;
+ uav_waitrequest <= altera_merlin_slave_translator_0004_altera_merlin_slave_translator_tx_eth_packet_underflow_control_avalon_slave_0_translator_waitrequest_reset_override_135q;
+ PROCESS (clk, reset)
+ BEGIN
+ IF (reset = '1') THEN
+ altera_merlin_slave_translator_0004_altera_merlin_slave_translator_tx_eth_packet_underflow_control_avalon_slave_0_translator_read_latency_shift_reg_0_142q <= '0';
+ ELSIF (clk = '1' AND clk'event) THEN
+ altera_merlin_slave_translator_0004_altera_merlin_slave_translator_tx_eth_packet_underflow_control_avalon_slave_0_translator_read_latency_shift_reg_0_142q <= (uav_read AND wire_nO_w99w(0));
+ END IF;
+ END PROCESS;
+ PROCESS (clk, reset)
+ BEGIN
+ IF (reset = '1') THEN
+ altera_merlin_slave_translator_0004_altera_merlin_slave_translator_tx_eth_packet_underflow_control_avalon_slave_0_translator_waitrequest_reset_override_135q <= '1';
+ ELSIF (clk = '1' AND clk'event) THEN
+ altera_merlin_slave_translator_0004_altera_merlin_slave_translator_tx_eth_packet_underflow_control_avalon_slave_0_translator_waitrequest_reset_override_135q <= s_wire_gnd;
+ END IF;
+ if (now = 0 ns) then
+ altera_merlin_slave_translator_0004_altera_merlin_slave_translator_tx_eth_packet_underflow_control_avalon_slave_0_translator_waitrequest_reset_override_135q <= '1' after 1 ps;
+ end if;
+ END PROCESS;
+ wire_nO_w99w(0) <= NOT altera_merlin_slave_translator_0004_altera_merlin_slave_translator_tx_eth_packet_underflow_control_avalon_slave_0_translator_waitrequest_reset_override_135q;
+
+ END RTL; --altera_merlin_slave_translator_0004
+--synopsys translate_on
+--VALID FILE
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_slave_translator/altera_merlin_slave_translator_0005.vho b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_slave_translator/altera_merlin_slave_translator_0005.vho
new file mode 100644
index 0000000000..d0a3bc8c7d
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_slave_translator/altera_merlin_slave_translator_0005.vho
@@ -0,0 +1,99 @@
+--IP Functional Simulation Model
+--VERSION_BEGIN 11.1SP2 cbx_mgl 2012:01:25:21:26:09:SJ cbx_simgen 2012:01:25:21:25:27:SJ VERSION_END
+
+
+-- Copyright (C) 1991-2011 Altera Corporation
+-- Your use of Altera Corporation's design tools, logic functions
+-- and other software and tools, and its AMPP partner logic
+-- functions, and any output files from any of the foregoing
+-- (including device programming or simulation files), and any
+-- associated documentation or information are expressly subject
+-- to the terms and conditions of the Altera Program License
+-- Subscription Agreement, Altera MegaCore Function License
+-- Agreement, or other applicable license agreement, including,
+-- without limitation, that your use is for the sole purpose of
+-- programming logic devices manufactured by Altera and sold by
+-- Altera or its authorized distributors. Please refer to the
+-- applicable agreement for further details.
+
+-- You may only use these simulation model output files for simulation
+-- purposes and expressly not for synthesis or any other purposes (in which
+-- event Altera disclaims all warranties of any kind).
+
+
+--synopsys translate_off
+
+--synthesis_resources = lut 2
+ LIBRARY ieee;
+ USE ieee.std_logic_1164.all;
+
+ ENTITY altera_merlin_slave_translator_0005 IS
+ PORT
+ (
+ av_address : OUT STD_LOGIC_VECTOR (4 DOWNTO 0);
+ av_read : OUT STD_LOGIC;
+ av_readdata : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
+ av_write : OUT STD_LOGIC;
+ av_writedata : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
+ clk : IN STD_LOGIC;
+ reset : IN STD_LOGIC;
+ uav_address : IN STD_LOGIC_VECTOR (13 DOWNTO 0);
+ uav_burstcount : IN STD_LOGIC_VECTOR (2 DOWNTO 0);
+ uav_byteenable : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
+ uav_debugaccess : IN STD_LOGIC;
+ uav_lock : IN STD_LOGIC;
+ uav_read : IN STD_LOGIC;
+ uav_readdata : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
+ uav_readdatavalid : OUT STD_LOGIC;
+ uav_waitrequest : OUT STD_LOGIC;
+ uav_write : IN STD_LOGIC;
+ uav_writedata : IN STD_LOGIC_VECTOR (31 DOWNTO 0)
+ );
+ END altera_merlin_slave_translator_0005;
+
+ ARCHITECTURE RTL OF altera_merlin_slave_translator_0005 IS
+
+ ATTRIBUTE synthesis_clearbox : natural;
+ ATTRIBUTE synthesis_clearbox OF RTL : ARCHITECTURE IS 1;
+ SIGNAL altera_merlin_slave_translator_0005_altera_merlin_slave_translator_tx_eth_frame_decoder_avalom_mm_csr_translator_read_latency_shift_reg_0_179q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_translator_0005_altera_merlin_slave_translator_tx_eth_frame_decoder_avalom_mm_csr_translator_waitrequest_reset_override_172q : STD_LOGIC := '0';
+ SIGNAL wire_nO_w209w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_reset208w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL s_wire_gnd : STD_LOGIC;
+ SIGNAL s_wire_vcc : STD_LOGIC;
+ BEGIN
+
+ wire_w_lg_reset208w(0) <= NOT reset;
+ av_address <= ( uav_address(6 DOWNTO 2));
+ av_read <= uav_read;
+ av_write <= uav_write;
+ av_writedata <= ( uav_writedata(31 DOWNTO 0));
+ s_wire_gnd <= '0';
+ s_wire_vcc <= '1';
+ uav_readdata <= ( av_readdata(31 DOWNTO 0));
+ uav_readdatavalid <= altera_merlin_slave_translator_0005_altera_merlin_slave_translator_tx_eth_frame_decoder_avalom_mm_csr_translator_read_latency_shift_reg_0_179q;
+ uav_waitrequest <= altera_merlin_slave_translator_0005_altera_merlin_slave_translator_tx_eth_frame_decoder_avalom_mm_csr_translator_waitrequest_reset_override_172q;
+ PROCESS (clk, reset)
+ BEGIN
+ IF (reset = '1') THEN
+ altera_merlin_slave_translator_0005_altera_merlin_slave_translator_tx_eth_frame_decoder_avalom_mm_csr_translator_read_latency_shift_reg_0_179q <= '0';
+ ELSIF (clk = '1' AND clk'event) THEN
+ altera_merlin_slave_translator_0005_altera_merlin_slave_translator_tx_eth_frame_decoder_avalom_mm_csr_translator_read_latency_shift_reg_0_179q <= (uav_read AND wire_nO_w209w(0));
+ END IF;
+ END PROCESS;
+ PROCESS (clk, reset)
+ BEGIN
+ IF (reset = '1') THEN
+ altera_merlin_slave_translator_0005_altera_merlin_slave_translator_tx_eth_frame_decoder_avalom_mm_csr_translator_waitrequest_reset_override_172q <= '1';
+ ELSIF (clk = '1' AND clk'event) THEN
+ altera_merlin_slave_translator_0005_altera_merlin_slave_translator_tx_eth_frame_decoder_avalom_mm_csr_translator_waitrequest_reset_override_172q <= s_wire_gnd;
+ END IF;
+ if (now = 0 ns) then
+ altera_merlin_slave_translator_0005_altera_merlin_slave_translator_tx_eth_frame_decoder_avalom_mm_csr_translator_waitrequest_reset_override_172q <= '1' after 1 ps;
+ end if;
+ END PROCESS;
+ wire_nO_w209w(0) <= NOT altera_merlin_slave_translator_0005_altera_merlin_slave_translator_tx_eth_frame_decoder_avalom_mm_csr_translator_waitrequest_reset_override_172q;
+
+ END RTL; --altera_merlin_slave_translator_0005
+--synopsys translate_on
+--VALID FILE
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_slave_translator/altera_merlin_slave_translator_0006.vho b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_slave_translator/altera_merlin_slave_translator_0006.vho
new file mode 100644
index 0000000000..e6d5d8118e
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_slave_translator/altera_merlin_slave_translator_0006.vho
@@ -0,0 +1,102 @@
+--IP Functional Simulation Model
+--VERSION_BEGIN 11.1SP2 cbx_mgl 2012:01:25:21:26:09:SJ cbx_simgen 2012:01:25:21:25:27:SJ VERSION_END
+
+
+-- Copyright (C) 1991-2011 Altera Corporation
+-- Your use of Altera Corporation's design tools, logic functions
+-- and other software and tools, and its AMPP partner logic
+-- functions, and any output files from any of the foregoing
+-- (including device programming or simulation files), and any
+-- associated documentation or information are expressly subject
+-- to the terms and conditions of the Altera Program License
+-- Subscription Agreement, Altera MegaCore Function License
+-- Agreement, or other applicable license agreement, including,
+-- without limitation, that your use is for the sole purpose of
+-- programming logic devices manufactured by Altera and sold by
+-- Altera or its authorized distributors. Please refer to the
+-- applicable agreement for further details.
+
+-- You may only use these simulation model output files for simulation
+-- purposes and expressly not for synthesis or any other purposes (in which
+-- event Altera disclaims all warranties of any kind).
+
+
+--synopsys translate_off
+
+--synthesis_resources = lut 3
+ LIBRARY ieee;
+ USE ieee.std_logic_1164.all;
+
+ ENTITY altera_merlin_slave_translator_0006 IS
+ PORT
+ (
+ av_address : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
+ av_read : OUT STD_LOGIC;
+ av_readdata : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
+ av_write : OUT STD_LOGIC;
+ av_writedata : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
+ clk : IN STD_LOGIC;
+ reset : IN STD_LOGIC;
+ uav_address : IN STD_LOGIC_VECTOR (13 DOWNTO 0);
+ uav_burstcount : IN STD_LOGIC_VECTOR (2 DOWNTO 0);
+ uav_byteenable : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
+ uav_debugaccess : IN STD_LOGIC;
+ uav_lock : IN STD_LOGIC;
+ uav_read : IN STD_LOGIC;
+ uav_readdata : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
+ uav_readdatavalid : OUT STD_LOGIC;
+ uav_waitrequest : OUT STD_LOGIC;
+ uav_write : IN STD_LOGIC;
+ uav_writedata : IN STD_LOGIC_VECTOR (31 DOWNTO 0)
+ );
+ END altera_merlin_slave_translator_0006;
+
+ ARCHITECTURE RTL OF altera_merlin_slave_translator_0006 IS
+
+ ATTRIBUTE synthesis_clearbox : natural;
+ ATTRIBUTE synthesis_clearbox OF RTL : ARCHITECTURE IS 1;
+ SIGNAL altera_merlin_slave_translator_0006_altera_merlin_slave_translator_tx_eth_statistics_collector_csr_translator_read_latency_shift_reg_0_185q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_translator_0006_altera_merlin_slave_translator_tx_eth_statistics_collector_csr_translator_read_latency_shift_reg_1_174q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_translator_0006_altera_merlin_slave_translator_tx_eth_statistics_collector_csr_translator_waitrequest_reset_override_173q : STD_LOGIC := '0';
+ SIGNAL wire_nO_w212w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_reset211w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL s_wire_gnd : STD_LOGIC;
+ SIGNAL s_wire_vcc : STD_LOGIC;
+ BEGIN
+
+ wire_w_lg_reset211w(0) <= NOT reset;
+ av_address <= ( uav_address(7 DOWNTO 2));
+ av_read <= uav_read;
+ av_write <= uav_write;
+ av_writedata <= ( uav_writedata(31 DOWNTO 0));
+ s_wire_gnd <= '0';
+ s_wire_vcc <= '1';
+ uav_readdata <= ( av_readdata(31 DOWNTO 0));
+ uav_readdatavalid <= altera_merlin_slave_translator_0006_altera_merlin_slave_translator_tx_eth_statistics_collector_csr_translator_read_latency_shift_reg_1_174q;
+ uav_waitrequest <= altera_merlin_slave_translator_0006_altera_merlin_slave_translator_tx_eth_statistics_collector_csr_translator_waitrequest_reset_override_173q;
+ PROCESS (clk, reset)
+ BEGIN
+ IF (reset = '1') THEN
+ altera_merlin_slave_translator_0006_altera_merlin_slave_translator_tx_eth_statistics_collector_csr_translator_read_latency_shift_reg_0_185q <= '0';
+ altera_merlin_slave_translator_0006_altera_merlin_slave_translator_tx_eth_statistics_collector_csr_translator_read_latency_shift_reg_1_174q <= '0';
+ ELSIF (clk = '1' AND clk'event) THEN
+ altera_merlin_slave_translator_0006_altera_merlin_slave_translator_tx_eth_statistics_collector_csr_translator_read_latency_shift_reg_0_185q <= (uav_read AND wire_nO_w212w(0));
+ altera_merlin_slave_translator_0006_altera_merlin_slave_translator_tx_eth_statistics_collector_csr_translator_read_latency_shift_reg_1_174q <= altera_merlin_slave_translator_0006_altera_merlin_slave_translator_tx_eth_statistics_collector_csr_translator_read_latency_shift_reg_0_185q;
+ END IF;
+ END PROCESS;
+ PROCESS (clk, reset)
+ BEGIN
+ IF (reset = '1') THEN
+ altera_merlin_slave_translator_0006_altera_merlin_slave_translator_tx_eth_statistics_collector_csr_translator_waitrequest_reset_override_173q <= '1';
+ ELSIF (clk = '1' AND clk'event) THEN
+ altera_merlin_slave_translator_0006_altera_merlin_slave_translator_tx_eth_statistics_collector_csr_translator_waitrequest_reset_override_173q <= s_wire_gnd;
+ END IF;
+ if (now = 0 ns) then
+ altera_merlin_slave_translator_0006_altera_merlin_slave_translator_tx_eth_statistics_collector_csr_translator_waitrequest_reset_override_173q <= '1' after 1 ps;
+ end if;
+ END PROCESS;
+ wire_nO_w212w(0) <= NOT altera_merlin_slave_translator_0006_altera_merlin_slave_translator_tx_eth_statistics_collector_csr_translator_waitrequest_reset_override_173q;
+
+ END RTL; --altera_merlin_slave_translator_0006
+--synopsys translate_on
+--VALID FILE
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_slave_translator/altera_merlin_slave_translator_0007.vho b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_slave_translator/altera_merlin_slave_translator_0007.vho
new file mode 100644
index 0000000000..9e13d8f240
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_slave_translator/altera_merlin_slave_translator_0007.vho
@@ -0,0 +1,95 @@
+--IP Functional Simulation Model
+--VERSION_BEGIN 11.1SP2 cbx_mgl 2012:01:25:21:26:09:SJ cbx_simgen 2012:01:25:21:25:27:SJ VERSION_END
+
+
+-- Copyright (C) 1991-2011 Altera Corporation
+-- Your use of Altera Corporation's design tools, logic functions
+-- and other software and tools, and its AMPP partner logic
+-- functions, and any output files from any of the foregoing
+-- (including device programming or simulation files), and any
+-- associated documentation or information are expressly subject
+-- to the terms and conditions of the Altera Program License
+-- Subscription Agreement, Altera MegaCore Function License
+-- Agreement, or other applicable license agreement, including,
+-- without limitation, that your use is for the sole purpose of
+-- programming logic devices manufactured by Altera and sold by
+-- Altera or its authorized distributors. Please refer to the
+-- applicable agreement for further details.
+
+-- You may only use these simulation model output files for simulation
+-- purposes and expressly not for synthesis or any other purposes (in which
+-- event Altera disclaims all warranties of any kind).
+
+
+--synopsys translate_off
+
+--synthesis_resources = lut 2
+ LIBRARY ieee;
+ USE ieee.std_logic_1164.all;
+
+ ENTITY altera_merlin_slave_translator_0007 IS
+ PORT
+ (
+ av_address : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
+ av_read : OUT STD_LOGIC;
+ av_readdata : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
+ clk : IN STD_LOGIC;
+ reset : IN STD_LOGIC;
+ uav_address : IN STD_LOGIC_VECTOR (13 DOWNTO 0);
+ uav_burstcount : IN STD_LOGIC_VECTOR (2 DOWNTO 0);
+ uav_byteenable : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
+ uav_debugaccess : IN STD_LOGIC;
+ uav_lock : IN STD_LOGIC;
+ uav_read : IN STD_LOGIC;
+ uav_readdata : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
+ uav_readdatavalid : OUT STD_LOGIC;
+ uav_waitrequest : OUT STD_LOGIC;
+ uav_write : IN STD_LOGIC;
+ uav_writedata : IN STD_LOGIC_VECTOR (31 DOWNTO 0)
+ );
+ END altera_merlin_slave_translator_0007;
+
+ ARCHITECTURE RTL OF altera_merlin_slave_translator_0007 IS
+
+ ATTRIBUTE synthesis_clearbox : natural;
+ ATTRIBUTE synthesis_clearbox OF RTL : ARCHITECTURE IS 1;
+ SIGNAL altera_merlin_slave_translator_0007_altera_merlin_slave_translator_rx_eth_packet_overflow_control_csr_translator_read_latency_shift_reg_0_143q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_slave_translator_0007_altera_merlin_slave_translator_rx_eth_packet_overflow_control_csr_translator_waitrequest_reset_override_136q : STD_LOGIC := '0';
+ SIGNAL wire_nO_w104w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_reset103w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL s_wire_gnd : STD_LOGIC;
+ SIGNAL s_wire_vcc : STD_LOGIC;
+ BEGIN
+
+ wire_w_lg_reset103w(0) <= NOT reset;
+ av_address <= ( uav_address(3 DOWNTO 2));
+ av_read <= uav_read;
+ s_wire_gnd <= '0';
+ s_wire_vcc <= '1';
+ uav_readdata <= ( av_readdata(31 DOWNTO 0));
+ uav_readdatavalid <= altera_merlin_slave_translator_0007_altera_merlin_slave_translator_rx_eth_packet_overflow_control_csr_translator_read_latency_shift_reg_0_143q;
+ uav_waitrequest <= altera_merlin_slave_translator_0007_altera_merlin_slave_translator_rx_eth_packet_overflow_control_csr_translator_waitrequest_reset_override_136q;
+ PROCESS (clk, reset)
+ BEGIN
+ IF (reset = '1') THEN
+ altera_merlin_slave_translator_0007_altera_merlin_slave_translator_rx_eth_packet_overflow_control_csr_translator_read_latency_shift_reg_0_143q <= '0';
+ ELSIF (clk = '1' AND clk'event) THEN
+ altera_merlin_slave_translator_0007_altera_merlin_slave_translator_rx_eth_packet_overflow_control_csr_translator_read_latency_shift_reg_0_143q <= (uav_read AND wire_nO_w104w(0));
+ END IF;
+ END PROCESS;
+ PROCESS (clk, reset)
+ BEGIN
+ IF (reset = '1') THEN
+ altera_merlin_slave_translator_0007_altera_merlin_slave_translator_rx_eth_packet_overflow_control_csr_translator_waitrequest_reset_override_136q <= '1';
+ ELSIF (clk = '1' AND clk'event) THEN
+ altera_merlin_slave_translator_0007_altera_merlin_slave_translator_rx_eth_packet_overflow_control_csr_translator_waitrequest_reset_override_136q <= s_wire_gnd;
+ END IF;
+ if (now = 0 ns) then
+ altera_merlin_slave_translator_0007_altera_merlin_slave_translator_rx_eth_packet_overflow_control_csr_translator_waitrequest_reset_override_136q <= '1' after 1 ps;
+ end if;
+ END PROCESS;
+ wire_nO_w104w(0) <= NOT altera_merlin_slave_translator_0007_altera_merlin_slave_translator_rx_eth_packet_overflow_control_csr_translator_waitrequest_reset_override_136q;
+
+ END RTL; --altera_merlin_slave_translator_0007
+--synopsys translate_on
+--VALID FILE
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_0001.vho b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_0001.vho
new file mode 100644
index 0000000000..694f8bc56b
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_0001.vho
@@ -0,0 +1,245 @@
+--IP Functional Simulation Model
+--VERSION_BEGIN 11.1SP2 cbx_mgl 2012:01:25:21:26:09:SJ cbx_simgen 2012:01:25:21:25:27:SJ VERSION_END
+
+
+-- Copyright (C) 1991-2011 Altera Corporation
+-- Your use of Altera Corporation's design tools, logic functions
+-- and other software and tools, and its AMPP partner logic
+-- functions, and any output files from any of the foregoing
+-- (including device programming or simulation files), and any
+-- associated documentation or information are expressly subject
+-- to the terms and conditions of the Altera Program License
+-- Subscription Agreement, Altera MegaCore Function License
+-- Agreement, or other applicable license agreement, including,
+-- without limitation, that your use is for the sole purpose of
+-- programming logic devices manufactured by Altera and sold by
+-- Altera or its authorized distributors. Please refer to the
+-- applicable agreement for further details.
+
+-- You may only use these simulation model output files for simulation
+-- purposes and expressly not for synthesis or any other purposes (in which
+-- event Altera disclaims all warranties of any kind).
+
+
+--synopsys translate_off
+
+ LIBRARY sgate;
+ USE sgate.sgate_pack.all;
+
+--synthesis_resources = lut 7 mux21 10 oper_add 2
+ LIBRARY ieee;
+ USE ieee.std_logic_1164.all;
+
+ ENTITY altera_merlin_traffic_limiter_0001 IS
+ PORT
+ (
+ clk : IN STD_LOGIC;
+ cmd_sink_channel : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
+ cmd_sink_data : IN STD_LOGIC_VECTOR (65 DOWNTO 0);
+ cmd_sink_endofpacket : IN STD_LOGIC;
+ cmd_sink_ready : OUT STD_LOGIC;
+ cmd_sink_startofpacket : IN STD_LOGIC;
+ cmd_sink_valid : IN STD_LOGIC;
+ cmd_src_channel : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
+ cmd_src_data : OUT STD_LOGIC_VECTOR (65 DOWNTO 0);
+ cmd_src_endofpacket : OUT STD_LOGIC;
+ cmd_src_ready : IN STD_LOGIC;
+ cmd_src_startofpacket : OUT STD_LOGIC;
+ cmd_src_valid : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
+ reset : IN STD_LOGIC;
+ rsp_sink_channel : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
+ rsp_sink_data : IN STD_LOGIC_VECTOR (65 DOWNTO 0);
+ rsp_sink_endofpacket : IN STD_LOGIC;
+ rsp_sink_ready : OUT STD_LOGIC;
+ rsp_sink_startofpacket : IN STD_LOGIC;
+ rsp_sink_valid : IN STD_LOGIC;
+ rsp_src_channel : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
+ rsp_src_data : OUT STD_LOGIC_VECTOR (65 DOWNTO 0);
+ rsp_src_endofpacket : OUT STD_LOGIC;
+ rsp_src_ready : IN STD_LOGIC;
+ rsp_src_startofpacket : OUT STD_LOGIC;
+ rsp_src_valid : OUT STD_LOGIC
+ );
+ END altera_merlin_traffic_limiter_0001;
+
+ ARCHITECTURE RTL OF altera_merlin_traffic_limiter_0001 IS
+
+ ATTRIBUTE synthesis_clearbox : natural;
+ ATTRIBUTE synthesis_clearbox OF RTL : ARCHITECTURE IS 1;
+ SIGNAL altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_pending_response_count_0_343q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_pending_response_count_1_342q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_pending_response_count_2_341q : STD_LOGIC := '0';
+ SIGNAL wire_ni_w_lg_w_lg_w413w415w423w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_ni_w_lg_w_lg_w413w415w416w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_ni_w_lg_w413w415w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_ni_w422w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_ni_w414w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_ni_w413w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_last_channel_0_337q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_last_channel_1_305q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_last_dest_id_0_304q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_has_pending_responses_293q : STD_LOGIC := '0';
+ SIGNAL wire_nO_w420w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_cmd_sink_ready_346m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_cmd_src_valid_0_353m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_cmd_src_valid_1_352m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_internal_valid_347m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_next_pending_response_count_314m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_next_pending_response_count_315m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_next_pending_response_count_316m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_next_pending_response_count_318m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_next_pending_response_count_319m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_next_pending_response_count_320m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_add0_313_a : STD_LOGIC_VECTOR (2 DOWNTO 0);
+ SIGNAL wire_altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_add0_313_b : STD_LOGIC_VECTOR (2 DOWNTO 0);
+ SIGNAL wire_gnd : STD_LOGIC;
+ SIGNAL wire_altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_add0_313_o : STD_LOGIC_VECTOR (2 DOWNTO 0);
+ SIGNAL wire_altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_add1_317_a : STD_LOGIC_VECTOR (3 DOWNTO 0);
+ SIGNAL wire_altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_add1_317_b : STD_LOGIC_VECTOR (3 DOWNTO 0);
+ SIGNAL wire_altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_add1_317_o : STD_LOGIC_VECTOR (3 DOWNTO 0);
+ SIGNAL wire_w_lg_w412w418w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_cmd_sink_data_range157w428w432w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_cmd_sink_valid430w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w424w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w417w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w412w418w419w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_reset427w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w470w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w412w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w421w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w429w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_cmd_sink_data_range157w428w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL s_wire_altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_always1_321_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_cmd_src_valid_348_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_cmd_src_valid_349_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_nonposted_cmd_accepted_310_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_response_accepted_312_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_save_dest_id_298_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_suppress_344_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_suppress_345_dataout : STD_LOGIC;
+ SIGNAL s_wire_vcc : STD_LOGIC;
+ SIGNAL wire_w_cmd_sink_data_range157w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ BEGIN
+
+ wire_gnd <= '0';
+ wire_w_lg_w412w418w(0) <= wire_w412w(0) AND wire_w417w(0);
+ wire_w_lg_w_lg_w_cmd_sink_data_range157w428w432w(0) <= wire_w_lg_w_cmd_sink_data_range157w428w(0) AND wire_altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_internal_valid_347m_dataout;
+ wire_w_lg_cmd_sink_valid430w(0) <= cmd_sink_valid AND wire_w429w(0);
+ wire_w424w(0) <= s_wire_altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_nonposted_cmd_accepted_310_dataout AND wire_ni_w_lg_w_lg_w413w415w423w(0);
+ wire_w417w(0) <= s_wire_altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_response_accepted_312_dataout AND wire_ni_w_lg_w_lg_w413w415w416w(0);
+ wire_w_lg_w_lg_w412w418w419w(0) <= NOT wire_w_lg_w412w418w(0);
+ wire_w_lg_reset427w(0) <= NOT reset;
+ wire_w470w(0) <= NOT s_wire_altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_always1_321_dataout;
+ wire_w412w(0) <= NOT s_wire_altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_nonposted_cmd_accepted_310_dataout;
+ wire_w421w(0) <= NOT s_wire_altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_response_accepted_312_dataout;
+ wire_w429w(0) <= NOT s_wire_altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_suppress_345_dataout;
+ wire_w_lg_w_cmd_sink_data_range157w428w(0) <= NOT wire_w_cmd_sink_data_range157w(0);
+ cmd_sink_ready <= wire_altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_cmd_sink_ready_346m_dataout;
+ cmd_src_channel <= ( cmd_sink_channel(1 DOWNTO 0));
+ cmd_src_data <= ( cmd_sink_data(65 DOWNTO 0));
+ cmd_src_endofpacket <= cmd_sink_endofpacket;
+ cmd_src_startofpacket <= cmd_sink_startofpacket;
+ cmd_src_valid <= ( wire_altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_cmd_src_valid_1_352m_dataout & wire_altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_cmd_src_valid_0_353m_dataout);
+ rsp_sink_ready <= rsp_src_ready;
+ rsp_src_channel <= ( rsp_sink_channel(1 DOWNTO 0));
+ rsp_src_data <= ( rsp_sink_data(65 DOWNTO 0));
+ rsp_src_endofpacket <= rsp_sink_endofpacket;
+ rsp_src_startofpacket <= rsp_sink_startofpacket;
+ rsp_src_valid <= rsp_sink_valid;
+ s_wire_altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_always1_321_dataout <= (s_wire_altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_nonposted_cmd_accepted_310_dataout AND s_wire_altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_response_accepted_312_dataout);
+ s_wire_altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_cmd_src_valid_348_dataout <= (cmd_sink_valid AND cmd_sink_channel(0));
+ s_wire_altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_cmd_src_valid_349_dataout <= (cmd_sink_valid AND cmd_sink_channel(1));
+ s_wire_altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_nonposted_cmd_accepted_310_dataout <= (wire_w_lg_w_lg_w_cmd_sink_data_range157w428w432w(0) AND (cmd_sink_endofpacket AND cmd_src_ready));
+ s_wire_altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_response_accepted_312_dataout <= (rsp_sink_endofpacket AND (rsp_sink_valid AND rsp_src_ready));
+ s_wire_altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_save_dest_id_298_dataout <= (wire_w_lg_w_cmd_sink_data_range157w428w(0) AND wire_w_lg_cmd_sink_valid430w(0));
+ s_wire_altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_suppress_344_dataout <= (wire_w_lg_w_cmd_sink_data_range157w428w(0) AND altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_has_pending_responses_293q);
+ s_wire_altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_suppress_345_dataout <= ((cmd_sink_data(64) XOR altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_last_dest_id_0_304q) AND s_wire_altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_suppress_344_dataout);
+ s_wire_vcc <= '1';
+ wire_w_cmd_sink_data_range157w(0) <= cmd_sink_data(52);
+ PROCESS (clk, reset)
+ BEGIN
+ IF (reset = '1') THEN
+ altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_pending_response_count_0_343q <= '0';
+ altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_pending_response_count_1_342q <= '0';
+ altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_pending_response_count_2_341q <= '0';
+ ELSIF (clk = '1' AND clk'event) THEN
+ IF (s_wire_altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_always1_321_dataout = '0') THEN
+ altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_pending_response_count_0_343q <= wire_altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_next_pending_response_count_320m_dataout;
+ altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_pending_response_count_1_342q <= wire_altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_next_pending_response_count_319m_dataout;
+ altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_pending_response_count_2_341q <= wire_altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_next_pending_response_count_318m_dataout;
+ END IF;
+ END IF;
+ END PROCESS;
+ wire_ni_w_lg_w_lg_w413w415w423w(0) <= wire_ni_w_lg_w413w415w(0) AND wire_ni_w422w(0);
+ wire_ni_w_lg_w_lg_w413w415w416w(0) <= wire_ni_w_lg_w413w415w(0) AND altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_pending_response_count_0_343q;
+ wire_ni_w_lg_w413w415w(0) <= wire_ni_w413w(0) AND wire_ni_w414w(0);
+ wire_ni_w422w(0) <= NOT altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_pending_response_count_0_343q;
+ wire_ni_w414w(0) <= NOT altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_pending_response_count_1_342q;
+ wire_ni_w413w(0) <= NOT altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_pending_response_count_2_341q;
+ PROCESS (clk, reset)
+ BEGIN
+ IF (reset = '1') THEN
+ altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_last_channel_0_337q <= '0';
+ altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_last_channel_1_305q <= '0';
+ altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_last_dest_id_0_304q <= '0';
+ ELSIF (clk = '1' AND clk'event) THEN
+ IF (s_wire_altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_save_dest_id_298_dataout = '1') THEN
+ altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_last_channel_0_337q <= cmd_sink_channel(0);
+ altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_last_channel_1_305q <= cmd_sink_channel(1);
+ altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_last_dest_id_0_304q <= cmd_sink_data(64);
+ END IF;
+ END IF;
+ END PROCESS;
+ PROCESS (clk, reset)
+ BEGIN
+ IF (reset = '1') THEN
+ altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_has_pending_responses_293q <= '0';
+ ELSIF (clk = '1' AND clk'event) THEN
+ altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_has_pending_responses_293q <= (wire_nO_w420w(0) OR (wire_w421w(0) AND wire_w424w(0)));
+ END IF;
+ END PROCESS;
+ wire_nO_w420w(0) <= altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_has_pending_responses_293q AND wire_w_lg_w_lg_w412w418w419w(0);
+ wire_altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_cmd_sink_ready_346m_dataout <= cmd_src_ready AND NOT(s_wire_altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_suppress_345_dataout);
+ wire_altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_cmd_src_valid_0_353m_dataout <= (altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_last_channel_0_337q AND s_wire_altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_cmd_src_valid_348_dataout) WHEN s_wire_altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_suppress_344_dataout = '1' ELSE s_wire_altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_cmd_src_valid_348_dataout;
+ wire_altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_cmd_src_valid_1_352m_dataout <= (altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_last_channel_1_305q AND s_wire_altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_cmd_src_valid_349_dataout) WHEN s_wire_altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_suppress_344_dataout = '1' ELSE s_wire_altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_cmd_src_valid_349_dataout;
+ wire_altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_internal_valid_347m_dataout <= cmd_sink_valid AND NOT(s_wire_altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_suppress_345_dataout);
+ wire_altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_next_pending_response_count_314m_dataout <= wire_altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_add0_313_o(2) WHEN s_wire_altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_nonposted_cmd_accepted_310_dataout = '1' ELSE altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_pending_response_count_2_341q;
+ wire_altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_next_pending_response_count_315m_dataout <= wire_altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_add0_313_o(1) WHEN s_wire_altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_nonposted_cmd_accepted_310_dataout = '1' ELSE altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_pending_response_count_1_342q;
+ wire_altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_next_pending_response_count_316m_dataout <= wire_altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_add0_313_o(0) WHEN s_wire_altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_nonposted_cmd_accepted_310_dataout = '1' ELSE altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_pending_response_count_0_343q;
+ wire_altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_next_pending_response_count_318m_dataout <= wire_altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_add1_317_o(3) WHEN s_wire_altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_response_accepted_312_dataout = '1' ELSE wire_altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_next_pending_response_count_314m_dataout;
+ wire_altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_next_pending_response_count_319m_dataout <= wire_altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_add1_317_o(2) WHEN s_wire_altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_response_accepted_312_dataout = '1' ELSE wire_altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_next_pending_response_count_315m_dataout;
+ wire_altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_next_pending_response_count_320m_dataout <= wire_altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_add1_317_o(1) WHEN s_wire_altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_response_accepted_312_dataout = '1' ELSE wire_altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_next_pending_response_count_316m_dataout;
+ wire_altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_add0_313_a <= ( altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_pending_response_count_2_341q & altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_pending_response_count_1_342q & altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_pending_response_count_0_343q);
+ wire_altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_add0_313_b <= ( "0" & "0" & "1");
+ altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_add0_313 : oper_add
+ GENERIC MAP (
+ sgate_representation => 0,
+ width_a => 3,
+ width_b => 3,
+ width_o => 3
+ )
+ PORT MAP (
+ a => wire_altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_add0_313_a,
+ b => wire_altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_add0_313_b,
+ cin => wire_gnd,
+ o => wire_altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_add0_313_o
+ );
+ wire_altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_add1_317_a <= ( altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_pending_response_count_2_341q & altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_pending_response_count_1_342q & altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_pending_response_count_0_343q & "1");
+ wire_altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_add1_317_b <= ( "1" & "1" & "0" & "1");
+ altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_add1_317 : oper_add
+ GENERIC MAP (
+ sgate_representation => 0,
+ width_a => 4,
+ width_b => 4,
+ width_o => 4
+ )
+ PORT MAP (
+ a => wire_altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_add1_317_a,
+ b => wire_altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_add1_317_b,
+ cin => wire_gnd,
+ o => wire_altera_merlin_traffic_limiter_0001_altera_merlin_traffic_limiter_limiter_add1_317_o
+ );
+
+ END RTL; --altera_merlin_traffic_limiter_0001
+--synopsys translate_on
+--VALID FILE
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_0002.vho b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_0002.vho
new file mode 100644
index 0000000000..9f9ee4eb8a
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_0002.vho
@@ -0,0 +1,282 @@
+--IP Functional Simulation Model
+--VERSION_BEGIN 11.1SP2 cbx_mgl 2012:01:25:21:26:09:SJ cbx_simgen 2012:01:25:21:25:27:SJ VERSION_END
+
+
+-- Copyright (C) 1991-2011 Altera Corporation
+-- Your use of Altera Corporation's design tools, logic functions
+-- and other software and tools, and its AMPP partner logic
+-- functions, and any output files from any of the foregoing
+-- (including device programming or simulation files), and any
+-- associated documentation or information are expressly subject
+-- to the terms and conditions of the Altera Program License
+-- Subscription Agreement, Altera MegaCore Function License
+-- Agreement, or other applicable license agreement, including,
+-- without limitation, that your use is for the sole purpose of
+-- programming logic devices manufactured by Altera and sold by
+-- Altera or its authorized distributors. Please refer to the
+-- applicable agreement for further details.
+
+-- You may only use these simulation model output files for simulation
+-- purposes and expressly not for synthesis or any other purposes (in which
+-- event Altera disclaims all warranties of any kind).
+
+
+--synopsys translate_off
+
+ LIBRARY sgate;
+ USE sgate.sgate_pack.all;
+
+--synthesis_resources = lut 14 mux21 14 oper_add 2
+ LIBRARY ieee;
+ USE ieee.std_logic_1164.all;
+
+ ENTITY altera_merlin_traffic_limiter_0002 IS
+ PORT
+ (
+ clk : IN STD_LOGIC;
+ cmd_sink_channel : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
+ cmd_sink_data : IN STD_LOGIC_VECTOR (68 DOWNTO 0);
+ cmd_sink_endofpacket : IN STD_LOGIC;
+ cmd_sink_ready : OUT STD_LOGIC;
+ cmd_sink_startofpacket : IN STD_LOGIC;
+ cmd_sink_valid : IN STD_LOGIC;
+ cmd_src_channel : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
+ cmd_src_data : OUT STD_LOGIC_VECTOR (68 DOWNTO 0);
+ cmd_src_endofpacket : OUT STD_LOGIC;
+ cmd_src_ready : IN STD_LOGIC;
+ cmd_src_startofpacket : OUT STD_LOGIC;
+ cmd_src_valid : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
+ reset : IN STD_LOGIC;
+ rsp_sink_channel : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
+ rsp_sink_data : IN STD_LOGIC_VECTOR (68 DOWNTO 0);
+ rsp_sink_endofpacket : IN STD_LOGIC;
+ rsp_sink_ready : OUT STD_LOGIC;
+ rsp_sink_startofpacket : IN STD_LOGIC;
+ rsp_sink_valid : IN STD_LOGIC;
+ rsp_src_channel : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
+ rsp_src_data : OUT STD_LOGIC_VECTOR (68 DOWNTO 0);
+ rsp_src_endofpacket : OUT STD_LOGIC;
+ rsp_src_ready : IN STD_LOGIC;
+ rsp_src_startofpacket : OUT STD_LOGIC;
+ rsp_src_valid : OUT STD_LOGIC
+ );
+ END altera_merlin_traffic_limiter_0002;
+
+ ARCHITECTURE RTL OF altera_merlin_traffic_limiter_0002 IS
+
+ ATTRIBUTE synthesis_clearbox : natural;
+ ATTRIBUTE synthesis_clearbox OF RTL : ARCHITECTURE IS 1;
+ SIGNAL altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_pending_response_count_0_405q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_pending_response_count_1_404q : STD_LOGIC := '0';
+ SIGNAL wire_ni_w_lg_w478w486w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_ni_w_lg_w478w479w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_ni_w485w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_ni_w478w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_has_pending_responses_370q : STD_LOGIC := '0';
+ SIGNAL wire_nl_w483w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_last_channel_0_401q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_last_channel_1_369q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_last_channel_2_368q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_last_channel_3_367q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_last_channel_4_366q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_last_channel_5_365q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_last_channel_6_364q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_last_channel_7_363q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_last_dest_id_0_362q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_last_dest_id_1_361q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_last_dest_id_2_360q : STD_LOGIC := '0';
+ SIGNAL wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_cmd_sink_ready_408m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_cmd_src_valid_0_433m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_cmd_src_valid_1_432m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_cmd_src_valid_2_431m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_cmd_src_valid_3_430m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_cmd_src_valid_4_429m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_cmd_src_valid_5_428m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_cmd_src_valid_6_427m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_cmd_src_valid_7_426m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_internal_valid_409m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_next_pending_response_count_381m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_next_pending_response_count_382m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_next_pending_response_count_384m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_next_pending_response_count_385m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_add0_380_a : STD_LOGIC_VECTOR (1 DOWNTO 0);
+ SIGNAL wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_add0_380_b : STD_LOGIC_VECTOR (1 DOWNTO 0);
+ SIGNAL wire_gnd : STD_LOGIC;
+ SIGNAL wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_add0_380_o : STD_LOGIC_VECTOR (1 DOWNTO 0);
+ SIGNAL wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_add1_383_a : STD_LOGIC_VECTOR (2 DOWNTO 0);
+ SIGNAL wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_add1_383_b : STD_LOGIC_VECTOR (2 DOWNTO 0);
+ SIGNAL wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_add1_383_o : STD_LOGIC_VECTOR (2 DOWNTO 0);
+ SIGNAL wire_w_lg_w477w481w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_cmd_sink_data_range154w472w490w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_cmd_sink_valid474w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w487w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w480w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w477w481w482w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_reset476w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w520w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w477w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w484w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w473w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_cmd_sink_data_range154w472w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL s_wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_always1_386_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_cmd_src_valid_410_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_cmd_src_valid_411_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_cmd_src_valid_412_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_cmd_src_valid_413_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_cmd_src_valid_414_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_cmd_src_valid_415_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_cmd_src_valid_416_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_cmd_src_valid_417_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_nonposted_cmd_accepted_377_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_response_accepted_379_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_save_dest_id_338_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_suppress_406_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_suppress_407_dataout : STD_LOGIC;
+ SIGNAL s_wire_vcc : STD_LOGIC;
+ SIGNAL wire_w_cmd_sink_data_range154w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ BEGIN
+
+ wire_gnd <= '0';
+ wire_w_lg_w477w481w(0) <= wire_w477w(0) AND wire_w480w(0);
+ wire_w_lg_w_lg_w_cmd_sink_data_range154w472w490w(0) <= wire_w_lg_w_cmd_sink_data_range154w472w(0) AND wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_internal_valid_409m_dataout;
+ wire_w_lg_cmd_sink_valid474w(0) <= cmd_sink_valid AND wire_w473w(0);
+ wire_w487w(0) <= s_wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_nonposted_cmd_accepted_377_dataout AND wire_ni_w_lg_w478w486w(0);
+ wire_w480w(0) <= s_wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_response_accepted_379_dataout AND wire_ni_w_lg_w478w479w(0);
+ wire_w_lg_w_lg_w477w481w482w(0) <= NOT wire_w_lg_w477w481w(0);
+ wire_w_lg_reset476w(0) <= NOT reset;
+ wire_w520w(0) <= NOT s_wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_always1_386_dataout;
+ wire_w477w(0) <= NOT s_wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_nonposted_cmd_accepted_377_dataout;
+ wire_w484w(0) <= NOT s_wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_response_accepted_379_dataout;
+ wire_w473w(0) <= NOT s_wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_suppress_407_dataout;
+ wire_w_lg_w_cmd_sink_data_range154w472w(0) <= NOT wire_w_cmd_sink_data_range154w(0);
+ cmd_sink_ready <= wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_cmd_sink_ready_408m_dataout;
+ cmd_src_channel <= ( cmd_sink_channel(7 DOWNTO 0));
+ cmd_src_data <= ( cmd_sink_data(68 DOWNTO 0));
+ cmd_src_endofpacket <= cmd_sink_endofpacket;
+ cmd_src_startofpacket <= cmd_sink_startofpacket;
+ cmd_src_valid <= ( wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_cmd_src_valid_7_426m_dataout & wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_cmd_src_valid_6_427m_dataout & wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_cmd_src_valid_5_428m_dataout & wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_cmd_src_valid_4_429m_dataout & wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_cmd_src_valid_3_430m_dataout & wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_cmd_src_valid_2_431m_dataout & wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_cmd_src_valid_1_432m_dataout & wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_cmd_src_valid_0_433m_dataout);
+ rsp_sink_ready <= rsp_src_ready;
+ rsp_src_channel <= ( rsp_sink_channel(7 DOWNTO 0));
+ rsp_src_data <= ( rsp_sink_data(68 DOWNTO 0));
+ rsp_src_endofpacket <= rsp_sink_endofpacket;
+ rsp_src_startofpacket <= rsp_sink_startofpacket;
+ rsp_src_valid <= rsp_sink_valid;
+ s_wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_always1_386_dataout <= (s_wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_nonposted_cmd_accepted_377_dataout AND s_wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_response_accepted_379_dataout);
+ s_wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_cmd_src_valid_410_dataout <= (cmd_sink_valid AND cmd_sink_channel(0));
+ s_wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_cmd_src_valid_411_dataout <= (cmd_sink_valid AND cmd_sink_channel(1));
+ s_wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_cmd_src_valid_412_dataout <= (cmd_sink_valid AND cmd_sink_channel(2));
+ s_wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_cmd_src_valid_413_dataout <= (cmd_sink_valid AND cmd_sink_channel(3));
+ s_wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_cmd_src_valid_414_dataout <= (cmd_sink_valid AND cmd_sink_channel(4));
+ s_wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_cmd_src_valid_415_dataout <= (cmd_sink_valid AND cmd_sink_channel(5));
+ s_wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_cmd_src_valid_416_dataout <= (cmd_sink_valid AND cmd_sink_channel(6));
+ s_wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_cmd_src_valid_417_dataout <= (cmd_sink_valid AND cmd_sink_channel(7));
+ s_wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_nonposted_cmd_accepted_377_dataout <= (wire_w_lg_w_lg_w_cmd_sink_data_range154w472w490w(0) AND (cmd_sink_endofpacket AND cmd_src_ready));
+ s_wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_response_accepted_379_dataout <= (rsp_sink_endofpacket AND (rsp_sink_valid AND rsp_src_ready));
+ s_wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_save_dest_id_338_dataout <= (wire_w_lg_w_cmd_sink_data_range154w472w(0) AND wire_w_lg_cmd_sink_valid474w(0));
+ s_wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_suppress_406_dataout <= (wire_w_lg_w_cmd_sink_data_range154w472w(0) AND altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_has_pending_responses_370q);
+ s_wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_suppress_407_dataout <= (s_wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_suppress_406_dataout AND (NOT (((NOT (cmd_sink_data(65) XOR altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_last_dest_id_0_362q)) AND (NOT (cmd_sink_data(66) XOR altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_last_dest_id_1_361q))) AND (NOT (cmd_sink_data(67) XOR altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_last_dest_id_2_360q)))));
+ s_wire_vcc <= '1';
+ wire_w_cmd_sink_data_range154w(0) <= cmd_sink_data(51);
+ PROCESS (clk, reset)
+ BEGIN
+ IF (reset = '1') THEN
+ altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_pending_response_count_0_405q <= '0';
+ altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_pending_response_count_1_404q <= '0';
+ ELSIF (clk = '1' AND clk'event) THEN
+ IF (s_wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_always1_386_dataout = '0') THEN
+ altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_pending_response_count_0_405q <= wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_next_pending_response_count_385m_dataout;
+ altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_pending_response_count_1_404q <= wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_next_pending_response_count_384m_dataout;
+ END IF;
+ END IF;
+ END PROCESS;
+ wire_ni_w_lg_w478w486w(0) <= wire_ni_w478w(0) AND wire_ni_w485w(0);
+ wire_ni_w_lg_w478w479w(0) <= wire_ni_w478w(0) AND altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_pending_response_count_0_405q;
+ wire_ni_w485w(0) <= NOT altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_pending_response_count_0_405q;
+ wire_ni_w478w(0) <= NOT altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_pending_response_count_1_404q;
+ PROCESS (clk, reset)
+ BEGIN
+ IF (reset = '1') THEN
+ altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_has_pending_responses_370q <= '0';
+ ELSIF (clk = '1' AND clk'event) THEN
+ altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_has_pending_responses_370q <= (wire_nl_w483w(0) OR (wire_w484w(0) AND wire_w487w(0)));
+ END IF;
+ END PROCESS;
+ wire_nl_w483w(0) <= altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_has_pending_responses_370q AND wire_w_lg_w_lg_w477w481w482w(0);
+ PROCESS (clk, reset)
+ BEGIN
+ IF (reset = '1') THEN
+ altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_last_channel_0_401q <= '0';
+ altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_last_channel_1_369q <= '0';
+ altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_last_channel_2_368q <= '0';
+ altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_last_channel_3_367q <= '0';
+ altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_last_channel_4_366q <= '0';
+ altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_last_channel_5_365q <= '0';
+ altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_last_channel_6_364q <= '0';
+ altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_last_channel_7_363q <= '0';
+ altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_last_dest_id_0_362q <= '0';
+ altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_last_dest_id_1_361q <= '0';
+ altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_last_dest_id_2_360q <= '0';
+ ELSIF (clk = '1' AND clk'event) THEN
+ IF (s_wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_save_dest_id_338_dataout = '1') THEN
+ altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_last_channel_0_401q <= cmd_sink_channel(0);
+ altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_last_channel_1_369q <= cmd_sink_channel(1);
+ altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_last_channel_2_368q <= cmd_sink_channel(2);
+ altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_last_channel_3_367q <= cmd_sink_channel(3);
+ altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_last_channel_4_366q <= cmd_sink_channel(4);
+ altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_last_channel_5_365q <= cmd_sink_channel(5);
+ altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_last_channel_6_364q <= cmd_sink_channel(6);
+ altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_last_channel_7_363q <= cmd_sink_channel(7);
+ altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_last_dest_id_0_362q <= cmd_sink_data(65);
+ altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_last_dest_id_1_361q <= cmd_sink_data(66);
+ altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_last_dest_id_2_360q <= cmd_sink_data(67);
+ END IF;
+ END IF;
+ END PROCESS;
+ wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_cmd_sink_ready_408m_dataout <= cmd_src_ready AND NOT(s_wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_suppress_407_dataout);
+ wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_cmd_src_valid_0_433m_dataout <= (altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_last_channel_0_401q AND s_wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_cmd_src_valid_410_dataout) WHEN s_wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_suppress_406_dataout = '1' ELSE s_wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_cmd_src_valid_410_dataout;
+ wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_cmd_src_valid_1_432m_dataout <= (altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_last_channel_1_369q AND s_wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_cmd_src_valid_411_dataout) WHEN s_wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_suppress_406_dataout = '1' ELSE s_wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_cmd_src_valid_411_dataout;
+ wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_cmd_src_valid_2_431m_dataout <= (altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_last_channel_2_368q AND s_wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_cmd_src_valid_412_dataout) WHEN s_wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_suppress_406_dataout = '1' ELSE s_wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_cmd_src_valid_412_dataout;
+ wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_cmd_src_valid_3_430m_dataout <= (altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_last_channel_3_367q AND s_wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_cmd_src_valid_413_dataout) WHEN s_wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_suppress_406_dataout = '1' ELSE s_wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_cmd_src_valid_413_dataout;
+ wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_cmd_src_valid_4_429m_dataout <= (altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_last_channel_4_366q AND s_wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_cmd_src_valid_414_dataout) WHEN s_wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_suppress_406_dataout = '1' ELSE s_wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_cmd_src_valid_414_dataout;
+ wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_cmd_src_valid_5_428m_dataout <= (altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_last_channel_5_365q AND s_wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_cmd_src_valid_415_dataout) WHEN s_wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_suppress_406_dataout = '1' ELSE s_wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_cmd_src_valid_415_dataout;
+ wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_cmd_src_valid_6_427m_dataout <= (altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_last_channel_6_364q AND s_wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_cmd_src_valid_416_dataout) WHEN s_wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_suppress_406_dataout = '1' ELSE s_wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_cmd_src_valid_416_dataout;
+ wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_cmd_src_valid_7_426m_dataout <= (altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_last_channel_7_363q AND s_wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_cmd_src_valid_417_dataout) WHEN s_wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_suppress_406_dataout = '1' ELSE s_wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_cmd_src_valid_417_dataout;
+ wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_internal_valid_409m_dataout <= cmd_sink_valid AND NOT(s_wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_suppress_407_dataout);
+ wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_next_pending_response_count_381m_dataout <= wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_add0_380_o(1) WHEN s_wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_nonposted_cmd_accepted_377_dataout = '1' ELSE altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_pending_response_count_1_404q;
+ wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_next_pending_response_count_382m_dataout <= wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_add0_380_o(0) WHEN s_wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_nonposted_cmd_accepted_377_dataout = '1' ELSE altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_pending_response_count_0_405q;
+ wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_next_pending_response_count_384m_dataout <= wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_add1_383_o(2) WHEN s_wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_response_accepted_379_dataout = '1' ELSE wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_next_pending_response_count_381m_dataout;
+ wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_next_pending_response_count_385m_dataout <= wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_add1_383_o(1) WHEN s_wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_response_accepted_379_dataout = '1' ELSE wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_next_pending_response_count_382m_dataout;
+ wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_add0_380_a <= ( altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_pending_response_count_1_404q & altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_pending_response_count_0_405q);
+ wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_add0_380_b <= ( "0" & "1");
+ altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_add0_380 : oper_add
+ GENERIC MAP (
+ sgate_representation => 0,
+ width_a => 2,
+ width_b => 2,
+ width_o => 2
+ )
+ PORT MAP (
+ a => wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_add0_380_a,
+ b => wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_add0_380_b,
+ cin => wire_gnd,
+ o => wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_add0_380_o
+ );
+ wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_add1_383_a <= ( altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_pending_response_count_1_404q & altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_pending_response_count_0_405q & "1");
+ wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_add1_383_b <= ( "1" & "0" & "1");
+ altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_add1_383 : oper_add
+ GENERIC MAP (
+ sgate_representation => 0,
+ width_a => 3,
+ width_b => 3,
+ width_o => 3
+ )
+ PORT MAP (
+ a => wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_add1_383_a,
+ b => wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_add1_383_b,
+ cin => wire_gnd,
+ o => wire_altera_merlin_traffic_limiter_0002_altera_merlin_traffic_limiter_limiter_001_add1_383_o
+ );
+
+ END RTL; --altera_merlin_traffic_limiter_0002
+--synopsys translate_on
+--VALID FILE
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_0003.vho b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_0003.vho
new file mode 100644
index 0000000000..f8b153d290
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_0003.vho
@@ -0,0 +1,275 @@
+--IP Functional Simulation Model
+--VERSION_BEGIN 11.1SP2 cbx_mgl 2012:01:25:21:26:09:SJ cbx_simgen 2012:01:25:21:25:27:SJ VERSION_END
+
+
+-- Copyright (C) 1991-2011 Altera Corporation
+-- Your use of Altera Corporation's design tools, logic functions
+-- and other software and tools, and its AMPP partner logic
+-- functions, and any output files from any of the foregoing
+-- (including device programming or simulation files), and any
+-- associated documentation or information are expressly subject
+-- to the terms and conditions of the Altera Program License
+-- Subscription Agreement, Altera MegaCore Function License
+-- Agreement, or other applicable license agreement, including,
+-- without limitation, that your use is for the sole purpose of
+-- programming logic devices manufactured by Altera and sold by
+-- Altera or its authorized distributors. Please refer to the
+-- applicable agreement for further details.
+
+-- You may only use these simulation model output files for simulation
+-- purposes and expressly not for synthesis or any other purposes (in which
+-- event Altera disclaims all warranties of any kind).
+
+
+--synopsys translate_off
+
+ LIBRARY sgate;
+ USE sgate.sgate_pack.all;
+
+--synthesis_resources = lut 13 mux21 13 oper_add 2
+ LIBRARY ieee;
+ USE ieee.std_logic_1164.all;
+
+ ENTITY altera_merlin_traffic_limiter_0003 IS
+ PORT
+ (
+ clk : IN STD_LOGIC;
+ cmd_sink_channel : IN STD_LOGIC_VECTOR (6 DOWNTO 0);
+ cmd_sink_data : IN STD_LOGIC_VECTOR (68 DOWNTO 0);
+ cmd_sink_endofpacket : IN STD_LOGIC;
+ cmd_sink_ready : OUT STD_LOGIC;
+ cmd_sink_startofpacket : IN STD_LOGIC;
+ cmd_sink_valid : IN STD_LOGIC;
+ cmd_src_channel : OUT STD_LOGIC_VECTOR (6 DOWNTO 0);
+ cmd_src_data : OUT STD_LOGIC_VECTOR (68 DOWNTO 0);
+ cmd_src_endofpacket : OUT STD_LOGIC;
+ cmd_src_ready : IN STD_LOGIC;
+ cmd_src_startofpacket : OUT STD_LOGIC;
+ cmd_src_valid : OUT STD_LOGIC_VECTOR (6 DOWNTO 0);
+ reset : IN STD_LOGIC;
+ rsp_sink_channel : IN STD_LOGIC_VECTOR (6 DOWNTO 0);
+ rsp_sink_data : IN STD_LOGIC_VECTOR (68 DOWNTO 0);
+ rsp_sink_endofpacket : IN STD_LOGIC;
+ rsp_sink_ready : OUT STD_LOGIC;
+ rsp_sink_startofpacket : IN STD_LOGIC;
+ rsp_sink_valid : IN STD_LOGIC;
+ rsp_src_channel : OUT STD_LOGIC_VECTOR (6 DOWNTO 0);
+ rsp_src_data : OUT STD_LOGIC_VECTOR (68 DOWNTO 0);
+ rsp_src_endofpacket : OUT STD_LOGIC;
+ rsp_src_ready : IN STD_LOGIC;
+ rsp_src_startofpacket : OUT STD_LOGIC;
+ rsp_src_valid : OUT STD_LOGIC
+ );
+ END altera_merlin_traffic_limiter_0003;
+
+ ARCHITECTURE RTL OF altera_merlin_traffic_limiter_0003 IS
+
+ ATTRIBUTE synthesis_clearbox : natural;
+ ATTRIBUTE synthesis_clearbox OF RTL : ARCHITECTURE IS 1;
+ SIGNAL altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_pending_response_count_0_397q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_pending_response_count_1_396q : STD_LOGIC := '0';
+ SIGNAL wire_ni_w_lg_w471w479w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_ni_w_lg_w471w472w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_ni_w478w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_ni_w471w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_has_pending_responses_362q : STD_LOGIC := '0';
+ SIGNAL wire_nl_w476w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_last_channel_0_393q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_last_channel_1_361q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_last_channel_2_360q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_last_channel_3_359q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_last_channel_4_358q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_last_channel_5_357q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_last_channel_6_356q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_last_dest_id_0_355q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_last_dest_id_1_354q : STD_LOGIC := '0';
+ SIGNAL altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_last_dest_id_2_353q : STD_LOGIC := '0';
+ SIGNAL wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_cmd_sink_ready_400m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_cmd_src_valid_0_422m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_cmd_src_valid_1_421m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_cmd_src_valid_2_420m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_cmd_src_valid_3_419m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_cmd_src_valid_4_418m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_cmd_src_valid_5_417m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_cmd_src_valid_6_416m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_internal_valid_401m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_next_pending_response_count_373m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_next_pending_response_count_374m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_next_pending_response_count_376m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_next_pending_response_count_377m_dataout : STD_LOGIC;
+ SIGNAL wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_add0_372_a : STD_LOGIC_VECTOR (1 DOWNTO 0);
+ SIGNAL wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_add0_372_b : STD_LOGIC_VECTOR (1 DOWNTO 0);
+ SIGNAL wire_gnd : STD_LOGIC;
+ SIGNAL wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_add0_372_o : STD_LOGIC_VECTOR (1 DOWNTO 0);
+ SIGNAL wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_add1_375_a : STD_LOGIC_VECTOR (2 DOWNTO 0);
+ SIGNAL wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_add1_375_b : STD_LOGIC_VECTOR (2 DOWNTO 0);
+ SIGNAL wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_add1_375_o : STD_LOGIC_VECTOR (2 DOWNTO 0);
+ SIGNAL wire_w_lg_w470w474w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w_cmd_sink_data_range154w465w483w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_cmd_sink_valid467w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w480w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w473w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_lg_w470w474w475w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_reset469w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w513w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w470w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w477w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w466w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_w_cmd_sink_data_range154w465w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL s_wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_always1_378_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_cmd_src_valid_402_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_cmd_src_valid_403_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_cmd_src_valid_404_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_cmd_src_valid_405_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_cmd_src_valid_406_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_cmd_src_valid_407_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_cmd_src_valid_408_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_nonposted_cmd_accepted_369_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_response_accepted_371_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_save_dest_id_333_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_suppress_398_dataout : STD_LOGIC;
+ SIGNAL s_wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_suppress_399_dataout : STD_LOGIC;
+ SIGNAL s_wire_vcc : STD_LOGIC;
+ SIGNAL wire_w_cmd_sink_data_range154w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ BEGIN
+
+ wire_gnd <= '0';
+ wire_w_lg_w470w474w(0) <= wire_w470w(0) AND wire_w473w(0);
+ wire_w_lg_w_lg_w_cmd_sink_data_range154w465w483w(0) <= wire_w_lg_w_cmd_sink_data_range154w465w(0) AND wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_internal_valid_401m_dataout;
+ wire_w_lg_cmd_sink_valid467w(0) <= cmd_sink_valid AND wire_w466w(0);
+ wire_w480w(0) <= s_wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_nonposted_cmd_accepted_369_dataout AND wire_ni_w_lg_w471w479w(0);
+ wire_w473w(0) <= s_wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_response_accepted_371_dataout AND wire_ni_w_lg_w471w472w(0);
+ wire_w_lg_w_lg_w470w474w475w(0) <= NOT wire_w_lg_w470w474w(0);
+ wire_w_lg_reset469w(0) <= NOT reset;
+ wire_w513w(0) <= NOT s_wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_always1_378_dataout;
+ wire_w470w(0) <= NOT s_wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_nonposted_cmd_accepted_369_dataout;
+ wire_w477w(0) <= NOT s_wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_response_accepted_371_dataout;
+ wire_w466w(0) <= NOT s_wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_suppress_399_dataout;
+ wire_w_lg_w_cmd_sink_data_range154w465w(0) <= NOT wire_w_cmd_sink_data_range154w(0);
+ cmd_sink_ready <= wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_cmd_sink_ready_400m_dataout;
+ cmd_src_channel <= ( cmd_sink_channel(6 DOWNTO 0));
+ cmd_src_data <= ( cmd_sink_data(68 DOWNTO 0));
+ cmd_src_endofpacket <= cmd_sink_endofpacket;
+ cmd_src_startofpacket <= cmd_sink_startofpacket;
+ cmd_src_valid <= ( wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_cmd_src_valid_6_416m_dataout & wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_cmd_src_valid_5_417m_dataout & wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_cmd_src_valid_4_418m_dataout & wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_cmd_src_valid_3_419m_dataout & wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_cmd_src_valid_2_420m_dataout & wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_cmd_src_valid_1_421m_dataout & wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_cmd_src_valid_0_422m_dataout);
+ rsp_sink_ready <= rsp_src_ready;
+ rsp_src_channel <= ( rsp_sink_channel(6 DOWNTO 0));
+ rsp_src_data <= ( rsp_sink_data(68 DOWNTO 0));
+ rsp_src_endofpacket <= rsp_sink_endofpacket;
+ rsp_src_startofpacket <= rsp_sink_startofpacket;
+ rsp_src_valid <= rsp_sink_valid;
+ s_wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_always1_378_dataout <= (s_wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_nonposted_cmd_accepted_369_dataout AND s_wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_response_accepted_371_dataout);
+ s_wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_cmd_src_valid_402_dataout <= (cmd_sink_valid AND cmd_sink_channel(0));
+ s_wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_cmd_src_valid_403_dataout <= (cmd_sink_valid AND cmd_sink_channel(1));
+ s_wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_cmd_src_valid_404_dataout <= (cmd_sink_valid AND cmd_sink_channel(2));
+ s_wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_cmd_src_valid_405_dataout <= (cmd_sink_valid AND cmd_sink_channel(3));
+ s_wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_cmd_src_valid_406_dataout <= (cmd_sink_valid AND cmd_sink_channel(4));
+ s_wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_cmd_src_valid_407_dataout <= (cmd_sink_valid AND cmd_sink_channel(5));
+ s_wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_cmd_src_valid_408_dataout <= (cmd_sink_valid AND cmd_sink_channel(6));
+ s_wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_nonposted_cmd_accepted_369_dataout <= (wire_w_lg_w_lg_w_cmd_sink_data_range154w465w483w(0) AND (cmd_sink_endofpacket AND cmd_src_ready));
+ s_wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_response_accepted_371_dataout <= (rsp_sink_endofpacket AND (rsp_sink_valid AND rsp_src_ready));
+ s_wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_save_dest_id_333_dataout <= (wire_w_lg_w_cmd_sink_data_range154w465w(0) AND wire_w_lg_cmd_sink_valid467w(0));
+ s_wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_suppress_398_dataout <= (wire_w_lg_w_cmd_sink_data_range154w465w(0) AND altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_has_pending_responses_362q);
+ s_wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_suppress_399_dataout <= (s_wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_suppress_398_dataout AND (NOT (((NOT (cmd_sink_data(65) XOR altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_last_dest_id_0_355q)) AND (NOT (cmd_sink_data(66) XOR altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_last_dest_id_1_354q))) AND (NOT (cmd_sink_data(67) XOR altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_last_dest_id_2_353q)))));
+ s_wire_vcc <= '1';
+ wire_w_cmd_sink_data_range154w(0) <= cmd_sink_data(51);
+ PROCESS (clk, reset)
+ BEGIN
+ IF (reset = '1') THEN
+ altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_pending_response_count_0_397q <= '0';
+ altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_pending_response_count_1_396q <= '0';
+ ELSIF (clk = '1' AND clk'event) THEN
+ IF (s_wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_always1_378_dataout = '0') THEN
+ altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_pending_response_count_0_397q <= wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_next_pending_response_count_377m_dataout;
+ altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_pending_response_count_1_396q <= wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_next_pending_response_count_376m_dataout;
+ END IF;
+ END IF;
+ END PROCESS;
+ wire_ni_w_lg_w471w479w(0) <= wire_ni_w471w(0) AND wire_ni_w478w(0);
+ wire_ni_w_lg_w471w472w(0) <= wire_ni_w471w(0) AND altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_pending_response_count_0_397q;
+ wire_ni_w478w(0) <= NOT altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_pending_response_count_0_397q;
+ wire_ni_w471w(0) <= NOT altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_pending_response_count_1_396q;
+ PROCESS (clk, reset)
+ BEGIN
+ IF (reset = '1') THEN
+ altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_has_pending_responses_362q <= '0';
+ ELSIF (clk = '1' AND clk'event) THEN
+ altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_has_pending_responses_362q <= (wire_nl_w476w(0) OR (wire_w477w(0) AND wire_w480w(0)));
+ END IF;
+ END PROCESS;
+ wire_nl_w476w(0) <= altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_has_pending_responses_362q AND wire_w_lg_w_lg_w470w474w475w(0);
+ PROCESS (clk, reset)
+ BEGIN
+ IF (reset = '1') THEN
+ altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_last_channel_0_393q <= '0';
+ altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_last_channel_1_361q <= '0';
+ altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_last_channel_2_360q <= '0';
+ altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_last_channel_3_359q <= '0';
+ altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_last_channel_4_358q <= '0';
+ altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_last_channel_5_357q <= '0';
+ altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_last_channel_6_356q <= '0';
+ altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_last_dest_id_0_355q <= '0';
+ altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_last_dest_id_1_354q <= '0';
+ altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_last_dest_id_2_353q <= '0';
+ ELSIF (clk = '1' AND clk'event) THEN
+ IF (s_wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_save_dest_id_333_dataout = '1') THEN
+ altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_last_channel_0_393q <= cmd_sink_channel(0);
+ altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_last_channel_1_361q <= cmd_sink_channel(1);
+ altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_last_channel_2_360q <= cmd_sink_channel(2);
+ altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_last_channel_3_359q <= cmd_sink_channel(3);
+ altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_last_channel_4_358q <= cmd_sink_channel(4);
+ altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_last_channel_5_357q <= cmd_sink_channel(5);
+ altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_last_channel_6_356q <= cmd_sink_channel(6);
+ altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_last_dest_id_0_355q <= cmd_sink_data(65);
+ altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_last_dest_id_1_354q <= cmd_sink_data(66);
+ altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_last_dest_id_2_353q <= cmd_sink_data(67);
+ END IF;
+ END IF;
+ END PROCESS;
+ wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_cmd_sink_ready_400m_dataout <= cmd_src_ready AND NOT(s_wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_suppress_399_dataout);
+ wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_cmd_src_valid_0_422m_dataout <= (altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_last_channel_0_393q AND s_wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_cmd_src_valid_402_dataout) WHEN s_wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_suppress_398_dataout = '1' ELSE s_wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_cmd_src_valid_402_dataout;
+ wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_cmd_src_valid_1_421m_dataout <= (altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_last_channel_1_361q AND s_wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_cmd_src_valid_403_dataout) WHEN s_wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_suppress_398_dataout = '1' ELSE s_wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_cmd_src_valid_403_dataout;
+ wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_cmd_src_valid_2_420m_dataout <= (altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_last_channel_2_360q AND s_wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_cmd_src_valid_404_dataout) WHEN s_wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_suppress_398_dataout = '1' ELSE s_wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_cmd_src_valid_404_dataout;
+ wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_cmd_src_valid_3_419m_dataout <= (altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_last_channel_3_359q AND s_wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_cmd_src_valid_405_dataout) WHEN s_wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_suppress_398_dataout = '1' ELSE s_wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_cmd_src_valid_405_dataout;
+ wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_cmd_src_valid_4_418m_dataout <= (altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_last_channel_4_358q AND s_wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_cmd_src_valid_406_dataout) WHEN s_wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_suppress_398_dataout = '1' ELSE s_wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_cmd_src_valid_406_dataout;
+ wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_cmd_src_valid_5_417m_dataout <= (altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_last_channel_5_357q AND s_wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_cmd_src_valid_407_dataout) WHEN s_wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_suppress_398_dataout = '1' ELSE s_wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_cmd_src_valid_407_dataout;
+ wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_cmd_src_valid_6_416m_dataout <= (altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_last_channel_6_356q AND s_wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_cmd_src_valid_408_dataout) WHEN s_wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_suppress_398_dataout = '1' ELSE s_wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_cmd_src_valid_408_dataout;
+ wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_internal_valid_401m_dataout <= cmd_sink_valid AND NOT(s_wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_suppress_399_dataout);
+ wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_next_pending_response_count_373m_dataout <= wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_add0_372_o(1) WHEN s_wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_nonposted_cmd_accepted_369_dataout = '1' ELSE altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_pending_response_count_1_396q;
+ wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_next_pending_response_count_374m_dataout <= wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_add0_372_o(0) WHEN s_wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_nonposted_cmd_accepted_369_dataout = '1' ELSE altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_pending_response_count_0_397q;
+ wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_next_pending_response_count_376m_dataout <= wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_add1_375_o(2) WHEN s_wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_response_accepted_371_dataout = '1' ELSE wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_next_pending_response_count_373m_dataout;
+ wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_next_pending_response_count_377m_dataout <= wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_add1_375_o(1) WHEN s_wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_response_accepted_371_dataout = '1' ELSE wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_next_pending_response_count_374m_dataout;
+ wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_add0_372_a <= ( altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_pending_response_count_1_396q & altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_pending_response_count_0_397q);
+ wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_add0_372_b <= ( "0" & "1");
+ altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_add0_372 : oper_add
+ GENERIC MAP (
+ sgate_representation => 0,
+ width_a => 2,
+ width_b => 2,
+ width_o => 2
+ )
+ PORT MAP (
+ a => wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_add0_372_a,
+ b => wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_add0_372_b,
+ cin => wire_gnd,
+ o => wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_add0_372_o
+ );
+ wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_add1_375_a <= ( altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_pending_response_count_1_396q & altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_pending_response_count_0_397q & "1");
+ wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_add1_375_b <= ( "1" & "0" & "1");
+ altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_add1_375 : oper_add
+ GENERIC MAP (
+ sgate_representation => 0,
+ width_a => 3,
+ width_b => 3,
+ width_o => 3
+ )
+ PORT MAP (
+ a => wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_add1_375_a,
+ b => wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_add1_375_b,
+ cin => wire_gnd,
+ o => wire_altera_merlin_traffic_limiter_0003_altera_merlin_traffic_limiter_limiter_002_add1_375_o
+ );
+
+ END RTL; --altera_merlin_traffic_limiter_0003
+--synopsys translate_on
+--VALID FILE
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_reset_controller/altera_reset_controller_0001.vho b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_reset_controller/altera_reset_controller_0001.vho
new file mode 100644
index 0000000000..cc4c4d8a10
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/altera_reset_controller/altera_reset_controller_0001.vho
@@ -0,0 +1,79 @@
+--IP Functional Simulation Model
+--VERSION_BEGIN 11.1SP2 cbx_mgl 2012:01:25:21:26:09:SJ cbx_simgen 2012:01:25:21:25:27:SJ VERSION_END
+
+
+-- Copyright (C) 1991-2011 Altera Corporation
+-- Your use of Altera Corporation's design tools, logic functions
+-- and other software and tools, and its AMPP partner logic
+-- functions, and any output files from any of the foregoing
+-- (including device programming or simulation files), and any
+-- associated documentation or information are expressly subject
+-- to the terms and conditions of the Altera Program License
+-- Subscription Agreement, Altera MegaCore Function License
+-- Agreement, or other applicable license agreement, including,
+-- without limitation, that your use is for the sole purpose of
+-- programming logic devices manufactured by Altera and sold by
+-- Altera or its authorized distributors. Please refer to the
+-- applicable agreement for further details.
+
+-- You may only use these simulation model output files for simulation
+-- purposes and expressly not for synthesis or any other purposes (in which
+-- event Altera disclaims all warranties of any kind).
+
+
+--synopsys translate_off
+
+--synthesis_resources = lut 3
+ LIBRARY ieee;
+ USE ieee.std_logic_1164.all;
+
+ ENTITY altera_reset_controller_0001 IS
+ PORT
+ (
+ clk : IN STD_LOGIC;
+ reset_in0 : IN STD_LOGIC;
+ reset_out : OUT STD_LOGIC
+ );
+ END altera_reset_controller_0001;
+
+ ARCHITECTURE RTL OF altera_reset_controller_0001 IS
+
+ ATTRIBUTE synthesis_clearbox : natural;
+ ATTRIBUTE synthesis_clearbox OF RTL : ARCHITECTURE IS 1;
+ SIGNAL altera_reset_controller_0001_altera_reset_controller_rst_controller_altera_reset_synchronizer_alt_rst_sync_uq1_altera_reset_synchronizer_int_chain_0_46q : STD_LOGIC := '0';
+ SIGNAL altera_reset_controller_0001_altera_reset_controller_rst_controller_altera_reset_synchronizer_alt_rst_sync_uq1_altera_reset_synchronizer_int_chain_1_45q : STD_LOGIC := '0';
+ SIGNAL altera_reset_controller_0001_altera_reset_controller_rst_controller_altera_reset_synchronizer_alt_rst_sync_uq1_altera_reset_synchronizer_int_chain_out_47q : STD_LOGIC := '0';
+ SIGNAL wire_w_lg_reset_in01w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL s_wire_gnd : STD_LOGIC;
+ SIGNAL s_wire_vcc : STD_LOGIC;
+ BEGIN
+
+ wire_w_lg_reset_in01w(0) <= NOT reset_in0;
+ reset_out <= altera_reset_controller_0001_altera_reset_controller_rst_controller_altera_reset_synchronizer_alt_rst_sync_uq1_altera_reset_synchronizer_int_chain_out_47q;
+ s_wire_gnd <= '0';
+ s_wire_vcc <= '1';
+ PROCESS (clk, reset_in0)
+ BEGIN
+ IF (reset_in0 = '1') THEN
+ altera_reset_controller_0001_altera_reset_controller_rst_controller_altera_reset_synchronizer_alt_rst_sync_uq1_altera_reset_synchronizer_int_chain_0_46q <= '1';
+ altera_reset_controller_0001_altera_reset_controller_rst_controller_altera_reset_synchronizer_alt_rst_sync_uq1_altera_reset_synchronizer_int_chain_1_45q <= '1';
+ altera_reset_controller_0001_altera_reset_controller_rst_controller_altera_reset_synchronizer_alt_rst_sync_uq1_altera_reset_synchronizer_int_chain_out_47q <= '1';
+ ELSIF (clk = '1' AND clk'event) THEN
+ altera_reset_controller_0001_altera_reset_controller_rst_controller_altera_reset_synchronizer_alt_rst_sync_uq1_altera_reset_synchronizer_int_chain_0_46q <= altera_reset_controller_0001_altera_reset_controller_rst_controller_altera_reset_synchronizer_alt_rst_sync_uq1_altera_reset_synchronizer_int_chain_1_45q;
+ altera_reset_controller_0001_altera_reset_controller_rst_controller_altera_reset_synchronizer_alt_rst_sync_uq1_altera_reset_synchronizer_int_chain_1_45q <= s_wire_gnd;
+ altera_reset_controller_0001_altera_reset_controller_rst_controller_altera_reset_synchronizer_alt_rst_sync_uq1_altera_reset_synchronizer_int_chain_out_47q <= altera_reset_controller_0001_altera_reset_controller_rst_controller_altera_reset_synchronizer_alt_rst_sync_uq1_altera_reset_synchronizer_int_chain_0_46q;
+ END IF;
+ if (now = 0 ns) then
+ altera_reset_controller_0001_altera_reset_controller_rst_controller_altera_reset_synchronizer_alt_rst_sync_uq1_altera_reset_synchronizer_int_chain_0_46q <= '1' after 1 ps;
+ end if;
+ if (now = 0 ns) then
+ altera_reset_controller_0001_altera_reset_controller_rst_controller_altera_reset_synchronizer_alt_rst_sync_uq1_altera_reset_synchronizer_int_chain_1_45q <= '1' after 1 ps;
+ end if;
+ if (now = 0 ns) then
+ altera_reset_controller_0001_altera_reset_controller_rst_controller_altera_reset_synchronizer_alt_rst_sync_uq1_altera_reset_synchronizer_int_chain_out_47q <= '1' after 1 ps;
+ end if;
+ END PROCESS;
+
+ END RTL; --altera_reset_controller_0001
+--synopsys translate_on
+--VALID FILE
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/error_adapter/error_adapter_0001.vho b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/error_adapter/error_adapter_0001.vho
new file mode 100644
index 0000000000..bd8b81d413
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/error_adapter/error_adapter_0001.vho
@@ -0,0 +1,68 @@
+--IP Functional Simulation Model
+--VERSION_BEGIN 11.1SP2 cbx_mgl 2012:01:25:21:26:09:SJ cbx_simgen 2012:01:25:21:25:27:SJ VERSION_END
+
+
+-- Copyright (C) 1991-2011 Altera Corporation
+-- Your use of Altera Corporation's design tools, logic functions
+-- and other software and tools, and its AMPP partner logic
+-- functions, and any output files from any of the foregoing
+-- (including device programming or simulation files), and any
+-- associated documentation or information are expressly subject
+-- to the terms and conditions of the Altera Program License
+-- Subscription Agreement, Altera MegaCore Function License
+-- Agreement, or other applicable license agreement, including,
+-- without limitation, that your use is for the sole purpose of
+-- programming logic devices manufactured by Altera and sold by
+-- Altera or its authorized distributors. Please refer to the
+-- applicable agreement for further details.
+
+-- You may only use these simulation model output files for simulation
+-- purposes and expressly not for synthesis or any other purposes (in which
+-- event Altera disclaims all warranties of any kind).
+
+
+--synopsys translate_off
+
+--synthesis_resources =
+ LIBRARY ieee;
+ USE ieee.std_logic_1164.all;
+
+ ENTITY error_adapter_0001 IS
+ PORT
+ (
+ clk : IN STD_LOGIC;
+ in_data : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
+ in_empty : IN STD_LOGIC_VECTOR (2 DOWNTO 0);
+ in_endofpacket : IN STD_LOGIC;
+ in_error : IN STD_LOGIC_VECTOR (0 DOWNTO 0);
+ in_ready : OUT STD_LOGIC;
+ in_startofpacket : IN STD_LOGIC;
+ in_valid : IN STD_LOGIC;
+ out_data : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
+ out_empty : OUT STD_LOGIC_VECTOR (2 DOWNTO 0);
+ out_endofpacket : OUT STD_LOGIC;
+ out_error : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
+ out_ready : IN STD_LOGIC;
+ out_startofpacket : OUT STD_LOGIC;
+ out_valid : OUT STD_LOGIC;
+ reset_n : IN STD_LOGIC
+ );
+ END error_adapter_0001;
+
+ ARCHITECTURE RTL OF error_adapter_0001 IS
+
+ ATTRIBUTE synthesis_clearbox : natural;
+ ATTRIBUTE synthesis_clearbox OF RTL : ARCHITECTURE IS 1;
+ BEGIN
+
+ in_ready <= out_ready;
+ out_data <= ( in_data(63 DOWNTO 0));
+ out_empty <= ( in_empty(2 DOWNTO 0));
+ out_endofpacket <= in_endofpacket;
+ out_error <= ( "0" & in_error(0));
+ out_startofpacket <= in_startofpacket;
+ out_valid <= in_valid;
+
+ END RTL; --error_adapter_0001
+--synopsys translate_on
+--VALID FILE
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/error_adapter/error_adapter_0002.vho b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/error_adapter/error_adapter_0002.vho
new file mode 100644
index 0000000000..83e3e6d8fa
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/error_adapter/error_adapter_0002.vho
@@ -0,0 +1,56 @@
+--IP Functional Simulation Model
+--VERSION_BEGIN 11.1SP2 cbx_mgl 2012:01:25:21:26:09:SJ cbx_simgen 2012:01:25:21:25:27:SJ VERSION_END
+
+
+-- Copyright (C) 1991-2011 Altera Corporation
+-- Your use of Altera Corporation's design tools, logic functions
+-- and other software and tools, and its AMPP partner logic
+-- functions, and any output files from any of the foregoing
+-- (including device programming or simulation files), and any
+-- associated documentation or information are expressly subject
+-- to the terms and conditions of the Altera Program License
+-- Subscription Agreement, Altera MegaCore Function License
+-- Agreement, or other applicable license agreement, including,
+-- without limitation, that your use is for the sole purpose of
+-- programming logic devices manufactured by Altera and sold by
+-- Altera or its authorized distributors. Please refer to the
+-- applicable agreement for further details.
+
+-- You may only use these simulation model output files for simulation
+-- purposes and expressly not for synthesis or any other purposes (in which
+-- event Altera disclaims all warranties of any kind).
+
+
+--synopsys translate_off
+
+--synthesis_resources =
+ LIBRARY ieee;
+ USE ieee.std_logic_1164.all;
+
+ ENTITY error_adapter_0002 IS
+ PORT
+ (
+ clk : IN STD_LOGIC;
+ in_data : IN STD_LOGIC_VECTOR (39 DOWNTO 0);
+ in_error : IN STD_LOGIC_VECTOR (5 DOWNTO 0);
+ in_valid : IN STD_LOGIC;
+ out_data : OUT STD_LOGIC_VECTOR (39 DOWNTO 0);
+ out_error : OUT STD_LOGIC_VECTOR (6 DOWNTO 0);
+ out_valid : OUT STD_LOGIC;
+ reset_n : IN STD_LOGIC
+ );
+ END error_adapter_0002;
+
+ ARCHITECTURE RTL OF error_adapter_0002 IS
+
+ ATTRIBUTE synthesis_clearbox : natural;
+ ATTRIBUTE synthesis_clearbox OF RTL : ARCHITECTURE IS 1;
+ BEGIN
+
+ out_data <= ( in_data(39 DOWNTO 0));
+ out_error <= ( "0" & in_error(0) & in_error(1) & in_error(2) & in_error(5 DOWNTO 3));
+ out_valid <= in_valid;
+
+ END RTL; --error_adapter_0002
+--synopsys translate_on
+--VALID FILE
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/error_adapter/error_adapter_0003.vho b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/error_adapter/error_adapter_0003.vho
new file mode 100644
index 0000000000..800057f264
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/error_adapter/error_adapter_0003.vho
@@ -0,0 +1,56 @@
+--IP Functional Simulation Model
+--VERSION_BEGIN 11.1SP2 cbx_mgl 2012:01:25:21:26:09:SJ cbx_simgen 2012:01:25:21:25:27:SJ VERSION_END
+
+
+-- Copyright (C) 1991-2011 Altera Corporation
+-- Your use of Altera Corporation's design tools, logic functions
+-- and other software and tools, and its AMPP partner logic
+-- functions, and any output files from any of the foregoing
+-- (including device programming or simulation files), and any
+-- associated documentation or information are expressly subject
+-- to the terms and conditions of the Altera Program License
+-- Subscription Agreement, Altera MegaCore Function License
+-- Agreement, or other applicable license agreement, including,
+-- without limitation, that your use is for the sole purpose of
+-- programming logic devices manufactured by Altera and sold by
+-- Altera or its authorized distributors. Please refer to the
+-- applicable agreement for further details.
+
+-- You may only use these simulation model output files for simulation
+-- purposes and expressly not for synthesis or any other purposes (in which
+-- event Altera disclaims all warranties of any kind).
+
+
+--synopsys translate_off
+
+--synthesis_resources =
+ LIBRARY ieee;
+ USE ieee.std_logic_1164.all;
+
+ ENTITY error_adapter_0003 IS
+ PORT
+ (
+ clk : IN STD_LOGIC;
+ in_data : IN STD_LOGIC_VECTOR (39 DOWNTO 0);
+ in_error : IN STD_LOGIC_VECTOR (4 DOWNTO 0);
+ in_valid : IN STD_LOGIC;
+ out_data : OUT STD_LOGIC_VECTOR (39 DOWNTO 0);
+ out_error : OUT STD_LOGIC_VECTOR (6 DOWNTO 0);
+ out_valid : OUT STD_LOGIC;
+ reset_n : IN STD_LOGIC
+ );
+ END error_adapter_0003;
+
+ ARCHITECTURE RTL OF error_adapter_0003 IS
+
+ ATTRIBUTE synthesis_clearbox : natural;
+ ATTRIBUTE synthesis_clearbox OF RTL : ARCHITECTURE IS 1;
+ BEGIN
+
+ out_data <= ( in_data(39 DOWNTO 0));
+ out_error <= ( in_error(0) & "0" & "0" & in_error(1) & in_error(4 DOWNTO 2));
+ out_valid <= in_valid;
+
+ END RTL; --error_adapter_0003
+--synopsys translate_on
+--VALID FILE
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/ip_stratixiv_mac_10g.vhd b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/ip_stratixiv_mac_10g.vhd
new file mode 100644
index 0000000000..e923c16e65
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/ip_stratixiv_mac_10g.vhd
@@ -0,0 +1,7920 @@
+-- ip_stratixiv_mac_10g.vhd
+
+-- This file was auto-generated from altera_eth_10g_mac_hw.tcl. If you edit it your changes
+-- will probably be lost.
+--
+-- Generated using ACDS version 11.1sp2 259 at 2014.10.02.11:39:51
+
+library IEEE;
+use IEEE.std_logic_1164.all;
+use IEEE.numeric_std.all;
+
+entity ip_stratixiv_mac_10g is
+ port (
+ csr_clk_clk : in std_logic := '0'; -- csr_clk.clk
+ csr_reset_reset_n : in std_logic := '0'; -- csr_reset.reset_n
+ csr_address : in std_logic_vector(12 downto 0) := (others => '0'); -- csr.address
+ csr_waitrequest : out std_logic; -- .waitrequest
+ csr_read : in std_logic := '0'; -- .read
+ csr_readdata : out std_logic_vector(31 downto 0); -- .readdata
+ csr_write : in std_logic := '0'; -- .write
+ csr_writedata : in std_logic_vector(31 downto 0) := (others => '0'); -- .writedata
+ tx_clk_clk : in std_logic := '0'; -- tx_clk.clk
+ tx_reset_reset_n : in std_logic := '0'; -- tx_reset.reset_n
+ avalon_st_tx_startofpacket : in std_logic := '0'; -- avalon_st_tx.startofpacket
+ avalon_st_tx_valid : in std_logic := '0'; -- .valid
+ avalon_st_tx_data : in std_logic_vector(63 downto 0) := (others => '0'); -- .data
+ avalon_st_tx_empty : in std_logic_vector(2 downto 0) := (others => '0'); -- .empty
+ avalon_st_tx_ready : out std_logic; -- .ready
+ avalon_st_tx_error : in std_logic_vector(0 downto 0) := (others => '0'); -- .error
+ avalon_st_tx_endofpacket : in std_logic := '0'; -- .endofpacket
+ avalon_st_pause_data : in std_logic_vector(1 downto 0) := (others => '0'); -- avalon_st_pause.data
+ xgmii_tx_data : out std_logic_vector(71 downto 0); -- xgmii_tx.data
+ avalon_st_txstatus_valid : out std_logic; -- avalon_st_txstatus.valid
+ avalon_st_txstatus_data : out std_logic_vector(39 downto 0); -- .data
+ avalon_st_txstatus_error : out std_logic_vector(6 downto 0); -- .error
+ rx_clk_clk : in std_logic := '0'; -- rx_clk.clk
+ rx_reset_reset_n : in std_logic := '0'; -- rx_reset.reset_n
+ xgmii_rx_data : in std_logic_vector(71 downto 0) := (others => '0'); -- xgmii_rx.data
+ avalon_st_rx_startofpacket : out std_logic; -- avalon_st_rx.startofpacket
+ avalon_st_rx_endofpacket : out std_logic; -- .endofpacket
+ avalon_st_rx_valid : out std_logic; -- .valid
+ avalon_st_rx_ready : in std_logic := '0'; -- .ready
+ avalon_st_rx_data : out std_logic_vector(63 downto 0); -- .data
+ avalon_st_rx_empty : out std_logic_vector(2 downto 0); -- .empty
+ avalon_st_rx_error : out std_logic_vector(5 downto 0); -- .error
+ avalon_st_rxstatus_valid : out std_logic; -- avalon_st_rxstatus.valid
+ avalon_st_rxstatus_data : out std_logic_vector(39 downto 0); -- .data
+ avalon_st_rxstatus_error : out std_logic_vector(6 downto 0); -- .error
+ link_fault_status_xgmii_rx_data : out std_logic_vector(1 downto 0) -- link_fault_status_xgmii_rx.data
+ );
+end entity ip_stratixiv_mac_10g;
+
+architecture rtl of ip_stratixiv_mac_10g is
+ component altera_merlin_master_translator_0001 is
+ port (
+ clk : in std_logic := 'X'; -- clk
+ reset : in std_logic := 'X'; -- reset
+ uav_address : out std_logic_vector(14 downto 0); -- address
+ uav_burstcount : out std_logic_vector(2 downto 0); -- burstcount
+ uav_read : out std_logic; -- read
+ uav_write : out std_logic; -- write
+ uav_waitrequest : in std_logic := 'X'; -- waitrequest
+ uav_readdatavalid : in std_logic := 'X'; -- readdatavalid
+ uav_byteenable : out std_logic_vector(3 downto 0); -- byteenable
+ uav_readdata : in std_logic_vector(31 downto 0) := (others => 'X'); -- readdata
+ uav_writedata : out std_logic_vector(31 downto 0); -- writedata
+ uav_lock : out std_logic; -- lock
+ uav_debugaccess : out std_logic; -- debugaccess
+ av_address : in std_logic_vector(12 downto 0) := (others => 'X'); -- address
+ av_waitrequest : out std_logic; -- waitrequest
+ av_read : in std_logic := 'X'; -- read
+ av_readdata : out std_logic_vector(31 downto 0); -- readdata
+ av_write : in std_logic := 'X'; -- write
+ av_writedata : in std_logic_vector(31 downto 0) := (others => 'X') -- writedata
+ );
+ end component altera_merlin_master_translator_0001;
+
+ component altera_avalon_mm_bridge_0001 is
+ port (
+ clk : in std_logic := 'X'; -- clk
+ reset : in std_logic := 'X'; -- reset
+ s0_waitrequest : out std_logic; -- waitrequest
+ s0_readdata : out std_logic_vector(31 downto 0); -- readdata
+ s0_readdatavalid : out std_logic; -- readdatavalid
+ s0_burstcount : in std_logic_vector(0 downto 0) := (others => 'X'); -- burstcount
+ s0_writedata : in std_logic_vector(31 downto 0) := (others => 'X'); -- writedata
+ s0_address : in std_logic_vector(13 downto 0) := (others => 'X'); -- address
+ s0_write : in std_logic := 'X'; -- write
+ s0_read : in std_logic := 'X'; -- read
+ s0_byteenable : in std_logic_vector(3 downto 0) := (others => 'X'); -- byteenable
+ s0_debugaccess : in std_logic := 'X'; -- debugaccess
+ m0_waitrequest : in std_logic := 'X'; -- waitrequest
+ m0_readdata : in std_logic_vector(31 downto 0) := (others => 'X'); -- readdata
+ m0_readdatavalid : in std_logic := 'X'; -- readdatavalid
+ m0_burstcount : out std_logic_vector(0 downto 0); -- burstcount
+ m0_writedata : out std_logic_vector(31 downto 0); -- writedata
+ m0_address : out std_logic_vector(13 downto 0); -- address
+ m0_write : out std_logic; -- write
+ m0_read : out std_logic; -- read
+ m0_byteenable : out std_logic_vector(3 downto 0); -- byteenable
+ m0_debugaccess : out std_logic -- debugaccess
+ );
+ end component altera_avalon_mm_bridge_0001;
+
+ component altera_eth_packet_underflow_control is
+ generic (
+ BITSPERSYMBOL : integer := 8;
+ SYMBOLSPERBEAT : integer := 8;
+ ERROR_WIDTH : integer := 1
+ );
+ port (
+ clk : in std_logic := 'X'; -- clk
+ reset : in std_logic := 'X'; -- reset
+ csr_readdata : out std_logic_vector(31 downto 0); -- readdata
+ csr_read : in std_logic := 'X'; -- read
+ csr_address : in std_logic := 'X'; -- address
+ data_sink_sop : in std_logic := 'X'; -- startofpacket
+ data_sink_valid : in std_logic := 'X'; -- valid
+ data_sink_data : in std_logic_vector(63 downto 0) := (others => 'X'); -- data
+ data_sink_empty : in std_logic_vector(2 downto 0) := (others => 'X'); -- empty
+ data_sink_ready : out std_logic; -- ready
+ data_sink_error : in std_logic_vector(0 downto 0) := (others => 'X'); -- error
+ data_sink_eop : in std_logic := 'X'; -- endofpacket
+ data_src_sop : out std_logic; -- startofpacket
+ data_src_eop : out std_logic; -- endofpacket
+ data_src_valid : out std_logic; -- valid
+ data_src_data : out std_logic_vector(63 downto 0); -- data
+ data_src_empty : out std_logic_vector(2 downto 0); -- empty
+ data_src_ready : in std_logic := 'X'; -- ready
+ data_src_error : out std_logic_vector(1 downto 0) -- error
+ );
+ end component altera_eth_packet_underflow_control;
+
+ component altera_eth_pad_inserter is
+ generic (
+ SYMBOLSPERBEAT : integer := 8;
+ ERROR_WIDTH : integer := 1
+ );
+ port (
+ clk : in std_logic := 'X'; -- clk
+ reset : in std_logic := 'X'; -- reset
+ csr_write : in std_logic := 'X'; -- write
+ csr_read : in std_logic := 'X'; -- read
+ csr_address : in std_logic_vector(0 downto 0) := (others => 'X'); -- address
+ csr_writedata : in std_logic_vector(31 downto 0) := (others => 'X'); -- writedata
+ csr_readdata : out std_logic_vector(31 downto 0); -- readdata
+ data_src_sop : out std_logic; -- startofpacket
+ data_src_eop : out std_logic; -- endofpacket
+ data_src_valid : out std_logic; -- valid
+ data_src_ready : in std_logic := 'X'; -- ready
+ data_src_data : out std_logic_vector(63 downto 0); -- data
+ data_src_empty : out std_logic_vector(2 downto 0); -- empty
+ data_src_error : out std_logic_vector(1 downto 0); -- error
+ data_sink_sop : in std_logic := 'X'; -- startofpacket
+ data_sink_eop : in std_logic := 'X'; -- endofpacket
+ data_sink_valid : in std_logic := 'X'; -- valid
+ data_sink_ready : out std_logic; -- ready
+ data_sink_data : in std_logic_vector(63 downto 0) := (others => 'X'); -- data
+ data_sink_empty : in std_logic_vector(2 downto 0) := (others => 'X'); -- empty
+ data_sink_error : in std_logic_vector(1 downto 0) := (others => 'X') -- error
+ );
+ end component altera_eth_pad_inserter;
+
+ component altera_eth_pause_beat_conversion is
+ port (
+ clk : in std_logic := 'X'; -- clk
+ reset : in std_logic := 'X'; -- reset
+ pause_quanta_sink_valid : in std_logic := 'X'; -- valid
+ pause_quanta_sink_data : in std_logic_vector(15 downto 0) := (others => 'X'); -- data
+ pause_beat_src_valid : out std_logic; -- valid
+ pause_beat_src_data : out std_logic_vector(31 downto 0) -- data
+ );
+ end component altera_eth_pause_beat_conversion;
+
+ component altera_eth_pause_ctrl_gen is
+ generic (
+ BITSPERSYMBOL : integer := 8;
+ SYMBOLSPERBEAT : integer := 8;
+ ERROR_WIDTH : integer := 1
+ );
+ port (
+ clk : in std_logic := 'X'; -- clk
+ reset : in std_logic := 'X'; -- reset
+ csr_address : in std_logic_vector(1 downto 0) := (others => 'X'); -- address
+ csr_read : in std_logic := 'X'; -- read
+ csr_readdata : out std_logic_vector(31 downto 0); -- readdata
+ csr_write : in std_logic := 'X'; -- write
+ csr_writedata : in std_logic_vector(31 downto 0) := (others => 'X'); -- writedata
+ pause_ctrl_sink_data : in std_logic_vector(1 downto 0) := (others => 'X'); -- data
+ pause_source_sop : out std_logic; -- startofpacket
+ pause_source_eop : out std_logic; -- endofpacket
+ pause_source_valid : out std_logic; -- valid
+ pause_source_data : out std_logic_vector(63 downto 0); -- data
+ pause_source_empty : out std_logic_vector(2 downto 0); -- empty
+ pause_source_error : out std_logic_vector(0 downto 0); -- error
+ pause_source_ready : in std_logic := 'X' -- ready
+ );
+ end component altera_eth_pause_ctrl_gen;
+
+ component error_adapter_0001 is
+ port (
+ clk : in std_logic := 'X'; -- clk
+ reset_n : in std_logic := 'X'; -- reset_n
+ in_ready : out std_logic; -- ready
+ in_valid : in std_logic := 'X'; -- valid
+ in_data : in std_logic_vector(63 downto 0) := (others => 'X'); -- data
+ in_error : in std_logic_vector(0 downto 0) := (others => 'X'); -- error
+ in_startofpacket : in std_logic := 'X'; -- startofpacket
+ in_endofpacket : in std_logic := 'X'; -- endofpacket
+ in_empty : in std_logic_vector(2 downto 0) := (others => 'X'); -- empty
+ out_ready : in std_logic := 'X'; -- ready
+ out_valid : out std_logic; -- valid
+ out_data : out std_logic_vector(63 downto 0); -- data
+ out_error : out std_logic_vector(1 downto 0); -- error
+ out_startofpacket : out std_logic; -- startofpacket
+ out_endofpacket : out std_logic; -- endofpacket
+ out_empty : out std_logic_vector(2 downto 0) -- empty
+ );
+ end component error_adapter_0001;
+
+ component multiplexer_0001 is
+ port (
+ clk : in std_logic := 'X'; -- clk
+ reset_n : in std_logic := 'X'; -- reset_n
+ in0_valid : in std_logic := 'X'; -- valid
+ in0_ready : out std_logic; -- ready
+ in0_data : in std_logic_vector(63 downto 0) := (others => 'X'); -- data
+ in0_error : in std_logic_vector(1 downto 0) := (others => 'X'); -- error
+ in0_startofpacket : in std_logic := 'X'; -- startofpacket
+ in0_endofpacket : in std_logic := 'X'; -- endofpacket
+ in0_empty : in std_logic_vector(2 downto 0) := (others => 'X'); -- empty
+ in1_valid : in std_logic := 'X'; -- valid
+ in1_ready : out std_logic; -- ready
+ in1_data : in std_logic_vector(63 downto 0) := (others => 'X'); -- data
+ in1_error : in std_logic_vector(1 downto 0) := (others => 'X'); -- error
+ in1_startofpacket : in std_logic := 'X'; -- startofpacket
+ in1_endofpacket : in std_logic := 'X'; -- endofpacket
+ in1_empty : in std_logic_vector(2 downto 0) := (others => 'X'); -- empty
+ out_channel : out std_logic; -- channel
+ out_valid : out std_logic; -- valid
+ out_ready : in std_logic := 'X'; -- ready
+ out_data : out std_logic_vector(63 downto 0); -- data
+ out_error : out std_logic_vector(1 downto 0); -- error
+ out_startofpacket : out std_logic; -- startofpacket
+ out_endofpacket : out std_logic; -- endofpacket
+ out_empty : out std_logic_vector(2 downto 0) -- empty
+ );
+ end component multiplexer_0001;
+
+ component altera_eth_address_inserter is
+ generic (
+ BITSPERSYMBOL : integer := 8;
+ SYMBOLSPERBEAT : integer := 8;
+ ERROR_WIDTH : integer := 1
+ );
+ port (
+ clk : in std_logic := 'X'; -- clk
+ reset : in std_logic := 'X'; -- reset
+ csr_write : in std_logic := 'X'; -- write
+ csr_read : in std_logic := 'X'; -- read
+ csr_address : in std_logic_vector(1 downto 0) := (others => 'X'); -- address
+ csr_writedata : in std_logic_vector(31 downto 0) := (others => 'X'); -- writedata
+ csr_readdata : out std_logic_vector(31 downto 0); -- readdata
+ data_sink_sop : in std_logic := 'X'; -- startofpacket
+ data_sink_eop : in std_logic := 'X'; -- endofpacket
+ data_sink_valid : in std_logic := 'X'; -- valid
+ data_sink_ready : out std_logic; -- ready
+ data_sink_data : in std_logic_vector(63 downto 0) := (others => 'X'); -- data
+ data_sink_empty : in std_logic_vector(2 downto 0) := (others => 'X'); -- empty
+ data_sink_error : in std_logic_vector(1 downto 0) := (others => 'X'); -- error
+ data_src_sop : out std_logic; -- startofpacket
+ data_src_eop : out std_logic; -- endofpacket
+ data_src_valid : out std_logic; -- valid
+ data_src_ready : in std_logic := 'X'; -- ready
+ data_src_data : out std_logic_vector(63 downto 0); -- data
+ data_src_empty : out std_logic_vector(2 downto 0); -- empty
+ data_src_error : out std_logic_vector(1 downto 0) -- error
+ );
+ end component altera_eth_address_inserter;
+
+ component altera_avalon_st_pipeline_stage_0001 is
+ port (
+ clk : in std_logic := 'X'; -- clk
+ reset : in std_logic := 'X'; -- reset
+ in_ready : out std_logic; -- ready
+ in_valid : in std_logic := 'X'; -- valid
+ in_startofpacket : in std_logic := 'X'; -- startofpacket
+ in_endofpacket : in std_logic := 'X'; -- endofpacket
+ in_empty : in std_logic_vector(2 downto 0) := (others => 'X'); -- empty
+ in_error : in std_logic_vector(2 downto 0) := (others => 'X'); -- error
+ in_data : in std_logic_vector(63 downto 0) := (others => 'X'); -- data
+ out_ready : in std_logic := 'X'; -- ready
+ out_valid : out std_logic; -- valid
+ out_startofpacket : out std_logic; -- startofpacket
+ out_endofpacket : out std_logic; -- endofpacket
+ out_empty : out std_logic_vector(2 downto 0); -- empty
+ out_error : out std_logic_vector(2 downto 0); -- error
+ out_data : out std_logic_vector(63 downto 0) -- data
+ );
+ end component altera_avalon_st_pipeline_stage_0001;
+
+ component altera_avalon_st_splitter_0001 is
+ port (
+ clk : in std_logic := 'X'; -- clk
+ in0_ready : out std_logic; -- ready
+ in0_valid : in std_logic := 'X'; -- valid
+ in0_startofpacket : in std_logic := 'X'; -- startofpacket
+ in0_endofpacket : in std_logic := 'X'; -- endofpacket
+ in0_empty : in std_logic_vector(2 downto 0) := (others => 'X'); -- empty
+ in0_error : in std_logic_vector(2 downto 0) := (others => 'X'); -- error
+ in0_data : in std_logic_vector(63 downto 0) := (others => 'X'); -- data
+ out0_ready : in std_logic := 'X'; -- ready
+ out0_valid : out std_logic; -- valid
+ out0_startofpacket : out std_logic; -- startofpacket
+ out0_endofpacket : out std_logic; -- endofpacket
+ out0_empty : out std_logic_vector(2 downto 0); -- empty
+ out0_error : out std_logic_vector(2 downto 0); -- error
+ out0_data : out std_logic_vector(63 downto 0); -- data
+ out1_ready : in std_logic := 'X'; -- ready
+ out1_valid : out std_logic; -- valid
+ out1_startofpacket : out std_logic; -- startofpacket
+ out1_endofpacket : out std_logic; -- endofpacket
+ out1_empty : out std_logic_vector(2 downto 0); -- empty
+ out1_error : out std_logic_vector(2 downto 0); -- error
+ out1_data : out std_logic_vector(63 downto 0) -- data
+ );
+ end component altera_avalon_st_splitter_0001;
+
+ component timing_adapter_0001 is
+ port (
+ clk : in std_logic := 'X'; -- clk
+ reset_n : in std_logic := 'X'; -- reset_n
+ in_ready : out std_logic; -- ready
+ in_valid : in std_logic := 'X'; -- valid
+ in_data : in std_logic_vector(63 downto 0) := (others => 'X'); -- data
+ in_error : in std_logic_vector(2 downto 0) := (others => 'X'); -- error
+ in_startofpacket : in std_logic := 'X'; -- startofpacket
+ in_endofpacket : in std_logic := 'X'; -- endofpacket
+ in_empty : in std_logic_vector(2 downto 0) := (others => 'X'); -- empty
+ out_valid : out std_logic; -- valid
+ out_data : out std_logic_vector(63 downto 0); -- data
+ out_error : out std_logic_vector(2 downto 0); -- error
+ out_startofpacket : out std_logic; -- startofpacket
+ out_endofpacket : out std_logic; -- endofpacket
+ out_empty : out std_logic_vector(2 downto 0) -- empty
+ );
+ end component timing_adapter_0001;
+
+ component error_adapter_0002 is
+ port (
+ clk : in std_logic := 'X'; -- clk
+ reset_n : in std_logic := 'X'; -- reset_n
+ in_valid : in std_logic := 'X'; -- valid
+ in_data : in std_logic_vector(39 downto 0) := (others => 'X'); -- data
+ in_error : in std_logic_vector(5 downto 0) := (others => 'X'); -- error
+ out_valid : out std_logic; -- valid
+ out_data : out std_logic_vector(39 downto 0); -- data
+ out_error : out std_logic_vector(6 downto 0) -- error
+ );
+ end component error_adapter_0002;
+
+ component timing_adapter_0002 is
+ port (
+ clk : in std_logic := 'X'; -- clk
+ reset_n : in std_logic := 'X'; -- reset_n
+ in_valid : in std_logic := 'X'; -- valid
+ in_data : in std_logic_vector(39 downto 0) := (others => 'X'); -- data
+ in_error : in std_logic_vector(6 downto 0) := (others => 'X'); -- error
+ out_valid : out std_logic; -- valid
+ out_data : out std_logic_vector(39 downto 0); -- data
+ out_error : out std_logic_vector(6 downto 0); -- error
+ out_ready : in std_logic := 'X' -- ready
+ );
+ end component timing_adapter_0002;
+
+ component timing_adapter_0003 is
+ port (
+ clk : in std_logic := 'X'; -- clk
+ reset_n : in std_logic := 'X'; -- reset_n
+ in_ready : out std_logic; -- ready
+ in_valid : in std_logic := 'X'; -- valid
+ in_data : in std_logic_vector(39 downto 0) := (others => 'X'); -- data
+ in_error : in std_logic_vector(6 downto 0) := (others => 'X'); -- error
+ out_valid : out std_logic; -- valid
+ out_data : out std_logic_vector(39 downto 0); -- data
+ out_error : out std_logic_vector(6 downto 0) -- error
+ );
+ end component timing_adapter_0003;
+
+ component altera_avalon_st_splitter_0002 is
+ port (
+ clk : in std_logic := 'X'; -- clk
+ in0_ready : out std_logic; -- ready
+ in0_valid : in std_logic := 'X'; -- valid
+ in0_error : in std_logic_vector(6 downto 0) := (others => 'X'); -- error
+ in0_data : in std_logic_vector(39 downto 0) := (others => 'X'); -- data
+ out0_ready : in std_logic := 'X'; -- ready
+ out0_valid : out std_logic; -- valid
+ out0_error : out std_logic_vector(6 downto 0); -- error
+ out0_data : out std_logic_vector(39 downto 0); -- data
+ out1_ready : in std_logic := 'X'; -- ready
+ out1_valid : out std_logic; -- valid
+ out1_error : out std_logic_vector(6 downto 0); -- error
+ out1_data : out std_logic_vector(39 downto 0) -- data
+ );
+ end component altera_avalon_st_splitter_0002;
+
+ component altera_eth_10gmem_statistics_collector is
+ generic (
+ ENABLE_PFC : integer := 0
+ );
+ port (
+ clk : in std_logic := 'X'; -- clk
+ reset : in std_logic := 'X'; -- reset
+ csr_read : in std_logic := 'X'; -- read
+ csr_address : in std_logic_vector(5 downto 0) := (others => 'X'); -- address
+ csr_readdata : out std_logic_vector(31 downto 0); -- readdata
+ csr_write : in std_logic := 'X'; -- write
+ csr_writedata : in std_logic_vector(31 downto 0) := (others => 'X'); -- writedata
+ stat_sink_valid : in std_logic := 'X'; -- valid
+ stat_sink_data : in std_logic_vector(39 downto 0) := (others => 'X'); -- data
+ stat_sink_error : in std_logic_vector(6 downto 0) := (others => 'X') -- error
+ );
+ end component altera_eth_10gmem_statistics_collector;
+
+ component altera_eth_packet_formatter is
+ generic (
+ ERROR_WIDTH : integer := 1
+ );
+ port (
+ clk : in std_logic := 'X'; -- clk
+ reset : in std_logic := 'X'; -- reset
+ data_sink_data : in std_logic_vector(63 downto 0) := (others => 'X'); -- data
+ data_sink_sop : in std_logic := 'X'; -- startofpacket
+ data_sink_eop : in std_logic := 'X'; -- endofpacket
+ data_sink_empty : in std_logic_vector(2 downto 0) := (others => 'X'); -- empty
+ data_sink_error : in std_logic_vector(2 downto 0) := (others => 'X'); -- error
+ data_sink_valid : in std_logic := 'X'; -- valid
+ data_sink_ready : out std_logic; -- ready
+ data_src_data : out std_logic_vector(71 downto 0); -- data
+ data_src_sop : out std_logic; -- startofpacket
+ data_src_eop : out std_logic; -- endofpacket
+ data_src_empty : out std_logic_vector(2 downto 0); -- empty
+ data_src_valid : out std_logic; -- valid
+ data_src_ready : in std_logic := 'X'; -- ready
+ data_sink_data_preamble : in std_logic_vector(63 downto 0) := (others => 'X'); -- data
+ data_sink_valid_preamble : in std_logic := 'X'; -- valid
+ data_sink_ready_preamble : out std_logic -- ready
+ );
+ end component altera_eth_packet_formatter;
+
+ component altera_eth_xgmii_termination is
+ port (
+ clk : in std_logic := 'X'; -- clk
+ reset : in std_logic := 'X'; -- reset
+ xgmii_src_data : out std_logic_vector(71 downto 0); -- data
+ data_sink_sop : in std_logic := 'X'; -- startofpacket
+ data_sink_eop : in std_logic := 'X'; -- endofpacket
+ data_sink_valid : in std_logic := 'X'; -- valid
+ data_sink_data : in std_logic_vector(71 downto 0) := (others => 'X'); -- data
+ data_sink_empty : in std_logic_vector(2 downto 0) := (others => 'X'); -- empty
+ data_sink_ready : out std_logic -- ready
+ );
+ end component altera_eth_xgmii_termination;
+
+ component altera_eth_link_fault_generation is
+ port (
+ clk : in std_logic := 'X'; -- clk
+ reset : in std_logic := 'X'; -- reset
+ mii_sink_data : in std_logic_vector(71 downto 0) := (others => 'X'); -- data
+ mii_src_data : out std_logic_vector(71 downto 0); -- data
+ link_fault_sink_data : in std_logic_vector(1 downto 0) := (others => 'X') -- data
+ );
+ end component altera_eth_link_fault_generation;
+
+ component timing_adapter_0004 is
+ port (
+ clk : in std_logic := 'X'; -- clk
+ reset_n : in std_logic := 'X'; -- reset_n
+ in_data : in std_logic_vector(71 downto 0) := (others => 'X'); -- data
+ out_data : out std_logic_vector(71 downto 0); -- data
+ out_ready : in std_logic := 'X'; -- ready
+ out_valid : out std_logic -- valid
+ );
+ end component timing_adapter_0004;
+
+ component altera_avalon_st_splitter_0003 is
+ port (
+ clk : in std_logic := 'X'; -- clk
+ in0_ready : out std_logic; -- ready
+ in0_valid : in std_logic := 'X'; -- valid
+ in0_data : in std_logic_vector(71 downto 0) := (others => 'X'); -- data
+ out0_ready : in std_logic := 'X'; -- ready
+ out0_valid : out std_logic; -- valid
+ out0_data : out std_logic_vector(71 downto 0); -- data
+ out1_ready : in std_logic := 'X'; -- ready
+ out1_valid : out std_logic; -- valid
+ out1_data : out std_logic_vector(71 downto 0) -- data
+ );
+ end component altera_avalon_st_splitter_0003;
+
+ component timing_adapter_0005 is
+ port (
+ clk : in std_logic := 'X'; -- clk
+ reset_n : in std_logic := 'X'; -- reset_n
+ in_ready : out std_logic; -- ready
+ in_valid : in std_logic := 'X'; -- valid
+ in_data : in std_logic_vector(71 downto 0) := (others => 'X'); -- data
+ out_data : out std_logic_vector(71 downto 0) -- data
+ );
+ end component timing_adapter_0005;
+
+ component altera_eth_link_fault_detection is
+ port (
+ clk : in std_logic := 'X'; -- clk
+ reset : in std_logic := 'X'; -- reset
+ mii_sink_data : in std_logic_vector(71 downto 0) := (others => 'X'); -- data
+ link_fault_src_data : out std_logic_vector(1 downto 0) -- data
+ );
+ end component altera_eth_link_fault_detection;
+
+ component altera_eth_lane_decoder is
+ port (
+ clk : in std_logic := 'X'; -- clk
+ reset : in std_logic := 'X'; -- reset
+ xgmii_sink_data : in std_logic_vector(71 downto 0) := (others => 'X'); -- data
+ rxdata_src_eop : out std_logic; -- endofpacket
+ rxdata_src_sop : out std_logic; -- startofpacket
+ rxdata_src_valid : out std_logic; -- valid
+ rxdata_src_data : out std_logic_vector(63 downto 0); -- data
+ rxdata_src_empty : out std_logic_vector(2 downto 0); -- empty
+ rxdata_src_error : out std_logic_vector(0 downto 0); -- error
+ csr_read : in std_logic := 'X'; -- read
+ csr_write : in std_logic := 'X'; -- write
+ csr_address : in std_logic := 'X'; -- address
+ csr_writedata : in std_logic_vector(31 downto 0) := (others => 'X'); -- writedata
+ csr_readdata : out std_logic_vector(31 downto 0); -- readdata
+ preamble_valid : out std_logic; -- valid
+ preamble_bytes : out std_logic_vector(63 downto 0) -- data
+ );
+ end component altera_eth_lane_decoder;
+
+ component timing_adapter_0006 is
+ port (
+ clk : in std_logic := 'X'; -- clk
+ reset_n : in std_logic := 'X'; -- reset_n
+ in_valid : in std_logic := 'X'; -- valid
+ in_data : in std_logic_vector(63 downto 0) := (others => 'X'); -- data
+ in_error : in std_logic := 'X'; -- error
+ in_startofpacket : in std_logic := 'X'; -- startofpacket
+ in_endofpacket : in std_logic := 'X'; -- endofpacket
+ in_empty : in std_logic_vector(2 downto 0) := (others => 'X'); -- empty
+ out_valid : out std_logic; -- valid
+ out_data : out std_logic_vector(63 downto 0); -- data
+ out_error : out std_logic; -- error
+ out_startofpacket : out std_logic; -- startofpacket
+ out_endofpacket : out std_logic; -- endofpacket
+ out_empty : out std_logic_vector(2 downto 0); -- empty
+ out_ready : in std_logic := 'X' -- ready
+ );
+ end component timing_adapter_0006;
+
+ component altera_avalon_st_splitter_0004 is
+ port (
+ clk : in std_logic := 'X'; -- clk
+ in0_ready : out std_logic; -- ready
+ in0_valid : in std_logic := 'X'; -- valid
+ in0_startofpacket : in std_logic := 'X'; -- startofpacket
+ in0_endofpacket : in std_logic := 'X'; -- endofpacket
+ in0_empty : in std_logic_vector(2 downto 0) := (others => 'X'); -- empty
+ in0_error : in std_logic := 'X'; -- error
+ in0_data : in std_logic_vector(63 downto 0) := (others => 'X'); -- data
+ out0_ready : in std_logic := 'X'; -- ready
+ out0_valid : out std_logic; -- valid
+ out0_startofpacket : out std_logic; -- startofpacket
+ out0_endofpacket : out std_logic; -- endofpacket
+ out0_empty : out std_logic_vector(2 downto 0); -- empty
+ out0_error : out std_logic; -- error
+ out0_data : out std_logic_vector(63 downto 0); -- data
+ out1_ready : in std_logic := 'X'; -- ready
+ out1_valid : out std_logic; -- valid
+ out1_startofpacket : out std_logic; -- startofpacket
+ out1_endofpacket : out std_logic; -- endofpacket
+ out1_empty : out std_logic_vector(2 downto 0); -- empty
+ out1_error : out std_logic; -- error
+ out1_data : out std_logic_vector(63 downto 0) -- data
+ );
+ end component altera_avalon_st_splitter_0004;
+
+ component timing_adapter_0007 is
+ port (
+ clk : in std_logic := 'X'; -- clk
+ reset_n : in std_logic := 'X'; -- reset_n
+ in_ready : out std_logic; -- ready
+ in_valid : in std_logic := 'X'; -- valid
+ in_data : in std_logic_vector(63 downto 0) := (others => 'X'); -- data
+ in_error : in std_logic := 'X'; -- error
+ in_startofpacket : in std_logic := 'X'; -- startofpacket
+ in_endofpacket : in std_logic := 'X'; -- endofpacket
+ in_empty : in std_logic_vector(2 downto 0) := (others => 'X'); -- empty
+ out_valid : out std_logic; -- valid
+ out_data : out std_logic_vector(63 downto 0); -- data
+ out_error : out std_logic; -- error
+ out_startofpacket : out std_logic; -- startofpacket
+ out_endofpacket : out std_logic; -- endofpacket
+ out_empty : out std_logic_vector(2 downto 0) -- empty
+ );
+ end component timing_adapter_0007;
+
+ component altera_eth_frame_status_merger is
+ port (
+ clk : in std_logic := 'X'; -- clk
+ reset : in std_logic := 'X'; -- reset
+ frame_decoder_data_sink_sop : in std_logic := 'X'; -- startofpacket
+ frame_decoder_data_sink_eop : in std_logic := 'X'; -- endofpacket
+ frame_decoder_data_sink_valid : in std_logic := 'X'; -- valid
+ frame_decoder_data_sink_data : in std_logic_vector(63 downto 0) := (others => 'X'); -- data
+ frame_decoder_data_sink_empty : in std_logic_vector(2 downto 0) := (others => 'X'); -- empty
+ frame_decoder_data_sink_error : in std_logic_vector(3 downto 0) := (others => 'X'); -- error
+ crc_checker_data_sink_sop : in std_logic := 'X'; -- startofpacket
+ crc_checker_data_sink_eop : in std_logic := 'X'; -- endofpacket
+ crc_checker_data_sink_valid : in std_logic := 'X'; -- valid
+ crc_checker_data_sink_data : in std_logic_vector(63 downto 0) := (others => 'X'); -- data
+ crc_checker_data_sink_empty : in std_logic_vector(2 downto 0) := (others => 'X'); -- empty
+ crc_checker_data_sink_error : in std_logic_vector(1 downto 0) := (others => 'X'); -- error
+ data_src_sop : out std_logic; -- startofpacket
+ data_src_eop : out std_logic; -- endofpacket
+ data_src_valid : out std_logic; -- valid
+ data_src_data : out std_logic_vector(63 downto 0); -- data
+ data_src_empty : out std_logic_vector(2 downto 0); -- empty
+ data_src_error : out std_logic_vector(4 downto 0); -- error
+ pauselen_sink_valid : in std_logic := 'X'; -- valid
+ pauselen_sink_data : in std_logic_vector(15 downto 0) := (others => 'X'); -- data
+ pauselen_src_valid : out std_logic; -- valid
+ pauselen_src_data : out std_logic_vector(15 downto 0); -- data
+ rxstatus_sink_valid : in std_logic := 'X'; -- valid
+ rxstatus_sink_data : in std_logic_vector(39 downto 0) := (others => 'X'); -- data
+ rxstatus_sink_error : in std_logic_vector(3 downto 0) := (others => 'X'); -- error
+ rxstatus_src_valid : out std_logic; -- valid
+ rxstatus_src_data : out std_logic_vector(39 downto 0); -- data
+ rxstatus_src_error : out std_logic_vector(4 downto 0); -- error
+ pfc_pause_quanta_sink_valid : in std_logic := 'X'; -- valid
+ pfc_pause_quanta_sink_data : in std_logic_vector(135 downto 0) := (others => 'X'); -- data
+ pfc_pause_quanta_src_valid : out std_logic; -- valid
+ pfc_pause_quanta_src_data : out std_logic_vector(135 downto 0) -- data
+ );
+ end component altera_eth_frame_status_merger;
+
+ component altera_eth_crc_pad_rem is
+ generic (
+ BITSPERSYMBOL : integer := 8;
+ SYMBOLSPERBEAT : integer := 8;
+ ERRORWIDTH : integer := 5
+ );
+ port (
+ clk : in std_logic := 'X'; -- clk
+ reset : in std_logic := 'X'; -- reset
+ csr_read : in std_logic := 'X'; -- read
+ csr_write : in std_logic := 'X'; -- write
+ csr_address : in std_logic_vector(1 downto 0) := (others => 'X'); -- address
+ csr_writedata : in std_logic_vector(31 downto 0) := (others => 'X'); -- writedata
+ csr_readdata : out std_logic_vector(31 downto 0); -- readdata
+ data_sink_sop : in std_logic := 'X'; -- startofpacket
+ data_sink_eop : in std_logic := 'X'; -- endofpacket
+ data_sink_valid : in std_logic := 'X'; -- valid
+ data_sink_data : in std_logic_vector(63 downto 0) := (others => 'X'); -- data
+ data_sink_empty : in std_logic_vector(2 downto 0) := (others => 'X'); -- empty
+ data_sink_error : in std_logic_vector(4 downto 0) := (others => 'X'); -- error
+ status_sink_valid : in std_logic := 'X'; -- valid
+ status_sink_data : in std_logic_vector(22 downto 0) := (others => 'X'); -- data
+ data_source_sop : out std_logic; -- startofpacket
+ data_source_eop : out std_logic; -- endofpacket
+ data_source_valid : out std_logic; -- valid
+ data_source_data : out std_logic_vector(63 downto 0); -- data
+ data_source_empty : out std_logic_vector(2 downto 0); -- empty
+ data_source_error : out std_logic_vector(4 downto 0) -- error
+ );
+ end component altera_eth_crc_pad_rem;
+
+ component altera_eth_packet_overflow_control is
+ generic (
+ BITSPERSYMBOL : integer := 8;
+ SYMBOLSPERBEAT : integer := 8;
+ ERROR_WIDTH : integer := 1
+ );
+ port (
+ clk : in std_logic := 'X'; -- clk
+ reset : in std_logic := 'X'; -- reset
+ data_sink_sop : in std_logic := 'X'; -- startofpacket
+ data_sink_eop : in std_logic := 'X'; -- endofpacket
+ data_sink_valid : in std_logic := 'X'; -- valid
+ data_sink_empty : in std_logic_vector(2 downto 0) := (others => 'X'); -- empty
+ data_sink_error : in std_logic_vector(4 downto 0) := (others => 'X'); -- error
+ data_sink_data : in std_logic_vector(63 downto 0) := (others => 'X'); -- data
+ data_src_sop : out std_logic; -- startofpacket
+ data_src_eop : out std_logic; -- endofpacket
+ data_src_valid : out std_logic; -- valid
+ data_src_ready : in std_logic := 'X'; -- ready
+ data_src_data : out std_logic_vector(63 downto 0); -- data
+ data_src_empty : out std_logic_vector(2 downto 0); -- empty
+ data_src_error : out std_logic_vector(5 downto 0); -- error
+ csr_address : in std_logic_vector(1 downto 0) := (others => 'X'); -- address
+ csr_read : in std_logic := 'X'; -- read
+ csr_readdata : out std_logic_vector(31 downto 0) -- readdata
+ );
+ end component altera_eth_packet_overflow_control;
+
+ component altera_avalon_st_delay_0001 is
+ port (
+ in0_valid : in std_logic := 'X'; -- valid
+ in0_data : in std_logic_vector(39 downto 0) := (others => 'X'); -- data
+ in0_error : in std_logic_vector(6 downto 0) := (others => 'X'); -- error
+ out0_valid : out std_logic; -- valid
+ out0_data : out std_logic_vector(39 downto 0); -- data
+ out0_error : out std_logic_vector(6 downto 0); -- error
+ clk : in std_logic := 'X'; -- clk
+ reset_n : in std_logic := 'X' -- reset_n
+ );
+ end component altera_avalon_st_delay_0001;
+
+ component error_adapter_0003 is
+ port (
+ clk : in std_logic := 'X'; -- clk
+ reset_n : in std_logic := 'X'; -- reset_n
+ in_valid : in std_logic := 'X'; -- valid
+ in_data : in std_logic_vector(39 downto 0) := (others => 'X'); -- data
+ in_error : in std_logic_vector(4 downto 0) := (others => 'X'); -- error
+ out_valid : out std_logic; -- valid
+ out_data : out std_logic_vector(39 downto 0); -- data
+ out_error : out std_logic_vector(6 downto 0) -- error
+ );
+ end component error_adapter_0003;
+
+ component altera_avalon_st_delay_0002 is
+ port (
+ in0_valid : in std_logic := 'X'; -- valid
+ in0_data : in std_logic_vector(39 downto 0) := (others => 'X'); -- data
+ in0_error : in std_logic_vector(6 downto 0) := (others => 'X'); -- error
+ out0_valid : out std_logic; -- valid
+ out0_data : out std_logic_vector(39 downto 0); -- data
+ out0_error : out std_logic_vector(6 downto 0); -- error
+ clk : in std_logic := 'X'; -- clk
+ reset_n : in std_logic := 'X' -- reset_n
+ );
+ end component altera_avalon_st_delay_0002;
+
+ component timing_adapter_0008 is
+ port (
+ clk : in std_logic := 'X'; -- clk
+ reset_n : in std_logic := 'X'; -- reset_n
+ in_data : in std_logic_vector(1 downto 0) := (others => 'X'); -- data
+ out_data : out std_logic_vector(1 downto 0); -- data
+ out_ready : in std_logic := 'X'; -- ready
+ out_valid : out std_logic -- valid
+ );
+ end component timing_adapter_0008;
+
+ component altera_avalon_st_splitter_0005 is
+ port (
+ clk : in std_logic := 'X'; -- clk
+ in0_ready : out std_logic; -- ready
+ in0_valid : in std_logic := 'X'; -- valid
+ in0_data : in std_logic_vector(1 downto 0) := (others => 'X'); -- data
+ out0_ready : in std_logic := 'X'; -- ready
+ out0_valid : out std_logic; -- valid
+ out0_data : out std_logic_vector(1 downto 0); -- data
+ out1_ready : in std_logic := 'X'; -- ready
+ out1_valid : out std_logic; -- valid
+ out1_data : out std_logic_vector(1 downto 0) -- data
+ );
+ end component altera_avalon_st_splitter_0005;
+
+ component timing_adapter_0009 is
+ port (
+ clk : in std_logic := 'X'; -- clk
+ reset_n : in std_logic := 'X'; -- reset_n
+ in_ready : out std_logic; -- ready
+ in_valid : in std_logic := 'X'; -- valid
+ in_data : in std_logic_vector(1 downto 0) := (others => 'X'); -- data
+ out_data : out std_logic_vector(1 downto 0) -- data
+ );
+ end component timing_adapter_0009;
+
+ component altera_avalon_dc_fifo_0001 is
+ port (
+ in_clk : in std_logic := 'X'; -- clk
+ in_reset_n : in std_logic := 'X'; -- reset_n
+ out_clk : in std_logic := 'X'; -- clk
+ out_reset_n : in std_logic := 'X'; -- reset_n
+ in_data : in std_logic_vector(1 downto 0) := (others => 'X'); -- data
+ in_valid : in std_logic := 'X'; -- valid
+ in_ready : out std_logic; -- ready
+ out_data : out std_logic_vector(1 downto 0); -- data
+ out_valid : out std_logic; -- valid
+ out_ready : in std_logic := 'X' -- ready
+ );
+ end component altera_avalon_dc_fifo_0001;
+
+ component timing_adapter_0010 is
+ port (
+ clk : in std_logic := 'X'; -- clk
+ reset_n : in std_logic := 'X'; -- reset_n
+ in_valid : in std_logic := 'X'; -- valid
+ in_data : in std_logic_vector(15 downto 0) := (others => 'X'); -- data
+ out_valid : out std_logic; -- valid
+ out_data : out std_logic_vector(15 downto 0); -- data
+ out_ready : in std_logic := 'X' -- ready
+ );
+ end component timing_adapter_0010;
+
+ component altera_avalon_dc_fifo_0002 is
+ port (
+ in_clk : in std_logic := 'X'; -- clk
+ in_reset_n : in std_logic := 'X'; -- reset_n
+ out_clk : in std_logic := 'X'; -- clk
+ out_reset_n : in std_logic := 'X'; -- reset_n
+ in_data : in std_logic_vector(15 downto 0) := (others => 'X'); -- data
+ in_valid : in std_logic := 'X'; -- valid
+ in_ready : out std_logic; -- ready
+ out_data : out std_logic_vector(15 downto 0); -- data
+ out_valid : out std_logic; -- valid
+ out_ready : in std_logic := 'X' -- ready
+ );
+ end component altera_avalon_dc_fifo_0002;
+
+ component timing_adapter_0011 is
+ port (
+ clk : in std_logic := 'X'; -- clk
+ reset_n : in std_logic := 'X'; -- reset_n
+ in_ready : out std_logic; -- ready
+ in_valid : in std_logic := 'X'; -- valid
+ in_data : in std_logic_vector(15 downto 0) := (others => 'X'); -- data
+ out_valid : out std_logic; -- valid
+ out_data : out std_logic_vector(15 downto 0) -- data
+ );
+ end component timing_adapter_0011;
+
+ component altera_merlin_master_translator_0002 is
+ port (
+ clk : in std_logic := 'X'; -- clk
+ reset : in std_logic := 'X'; -- reset
+ uav_address : out std_logic_vector(14 downto 0); -- address
+ uav_burstcount : out std_logic_vector(2 downto 0); -- burstcount
+ uav_read : out std_logic; -- read
+ uav_write : out std_logic; -- write
+ uav_waitrequest : in std_logic := 'X'; -- waitrequest
+ uav_readdatavalid : in std_logic := 'X'; -- readdatavalid
+ uav_byteenable : out std_logic_vector(3 downto 0); -- byteenable
+ uav_readdata : in std_logic_vector(31 downto 0) := (others => 'X'); -- readdata
+ uav_writedata : out std_logic_vector(31 downto 0); -- writedata
+ uav_lock : out std_logic; -- lock
+ uav_debugaccess : out std_logic; -- debugaccess
+ av_address : in std_logic_vector(14 downto 0) := (others => 'X'); -- address
+ av_waitrequest : out std_logic; -- waitrequest
+ av_burstcount : in std_logic_vector(2 downto 0) := (others => 'X'); -- burstcount
+ av_byteenable : in std_logic_vector(3 downto 0) := (others => 'X'); -- byteenable
+ av_read : in std_logic := 'X'; -- read
+ av_readdata : out std_logic_vector(31 downto 0); -- readdata
+ av_readdatavalid : out std_logic; -- readdatavalid
+ av_write : in std_logic := 'X'; -- write
+ av_writedata : in std_logic_vector(31 downto 0) := (others => 'X'); -- writedata
+ av_lock : in std_logic := 'X'; -- lock
+ av_debugaccess : in std_logic := 'X' -- debugaccess
+ );
+ end component altera_merlin_master_translator_0002;
+
+ component altera_merlin_slave_translator_0001 is
+ port (
+ clk : in std_logic := 'X'; -- clk
+ reset : in std_logic := 'X'; -- reset
+ uav_address : in std_logic_vector(14 downto 0) := (others => 'X'); -- address
+ uav_burstcount : in std_logic_vector(2 downto 0) := (others => 'X'); -- burstcount
+ uav_read : in std_logic := 'X'; -- read
+ uav_write : in std_logic := 'X'; -- write
+ uav_waitrequest : out std_logic; -- waitrequest
+ uav_readdatavalid : out std_logic; -- readdatavalid
+ uav_byteenable : in std_logic_vector(3 downto 0) := (others => 'X'); -- byteenable
+ uav_readdata : out std_logic_vector(31 downto 0); -- readdata
+ uav_writedata : in std_logic_vector(31 downto 0) := (others => 'X'); -- writedata
+ uav_lock : in std_logic := 'X'; -- lock
+ uav_debugaccess : in std_logic := 'X'; -- debugaccess
+ av_address : out std_logic_vector(13 downto 0); -- address
+ av_write : out std_logic; -- write
+ av_read : out std_logic; -- read
+ av_readdata : in std_logic_vector(31 downto 0) := (others => 'X'); -- readdata
+ av_writedata : out std_logic_vector(31 downto 0); -- writedata
+ av_burstcount : out std_logic; -- burstcount
+ av_byteenable : out std_logic_vector(3 downto 0); -- byteenable
+ av_readdatavalid : in std_logic := 'X'; -- readdatavalid
+ av_waitrequest : in std_logic := 'X'; -- waitrequest
+ av_debugaccess : out std_logic -- debugaccess
+ );
+ end component altera_merlin_slave_translator_0001;
+
+ component altera_merlin_master_translator_0003 is
+ port (
+ clk : in std_logic := 'X'; -- clk
+ reset : in std_logic := 'X'; -- reset
+ uav_address : out std_logic_vector(13 downto 0); -- address
+ uav_burstcount : out std_logic_vector(2 downto 0); -- burstcount
+ uav_read : out std_logic; -- read
+ uav_write : out std_logic; -- write
+ uav_waitrequest : in std_logic := 'X'; -- waitrequest
+ uav_readdatavalid : in std_logic := 'X'; -- readdatavalid
+ uav_byteenable : out std_logic_vector(3 downto 0); -- byteenable
+ uav_readdata : in std_logic_vector(31 downto 0) := (others => 'X'); -- readdata
+ uav_writedata : out std_logic_vector(31 downto 0); -- writedata
+ uav_lock : out std_logic; -- lock
+ uav_debugaccess : out std_logic; -- debugaccess
+ av_address : in std_logic_vector(13 downto 0) := (others => 'X'); -- address
+ av_waitrequest : out std_logic; -- waitrequest
+ av_burstcount : in std_logic := 'X'; -- burstcount
+ av_byteenable : in std_logic_vector(3 downto 0) := (others => 'X'); -- byteenable
+ av_read : in std_logic := 'X'; -- read
+ av_readdata : out std_logic_vector(31 downto 0); -- readdata
+ av_readdatavalid : out std_logic; -- readdatavalid
+ av_write : in std_logic := 'X'; -- write
+ av_writedata : in std_logic_vector(31 downto 0) := (others => 'X'); -- writedata
+ av_debugaccess : in std_logic := 'X' -- debugaccess
+ );
+ end component altera_merlin_master_translator_0003;
+
+ component altera_merlin_slave_translator_0002 is
+ port (
+ clk : in std_logic := 'X'; -- clk
+ reset : in std_logic := 'X'; -- reset
+ uav_address : in std_logic_vector(13 downto 0) := (others => 'X'); -- address
+ uav_burstcount : in std_logic_vector(2 downto 0) := (others => 'X'); -- burstcount
+ uav_read : in std_logic := 'X'; -- read
+ uav_write : in std_logic := 'X'; -- write
+ uav_waitrequest : out std_logic; -- waitrequest
+ uav_readdatavalid : out std_logic; -- readdatavalid
+ uav_byteenable : in std_logic_vector(3 downto 0) := (others => 'X'); -- byteenable
+ uav_readdata : out std_logic_vector(31 downto 0); -- readdata
+ uav_writedata : in std_logic_vector(31 downto 0) := (others => 'X'); -- writedata
+ uav_lock : in std_logic := 'X'; -- lock
+ uav_debugaccess : in std_logic := 'X'; -- debugaccess
+ av_address : out std_logic; -- address
+ av_write : out std_logic; -- write
+ av_read : out std_logic; -- read
+ av_readdata : in std_logic_vector(31 downto 0) := (others => 'X'); -- readdata
+ av_writedata : out std_logic_vector(31 downto 0) -- writedata
+ );
+ end component altera_merlin_slave_translator_0002;
+
+ component altera_merlin_slave_translator_0003 is
+ port (
+ clk : in std_logic := 'X'; -- clk
+ reset : in std_logic := 'X'; -- reset
+ uav_address : in std_logic_vector(13 downto 0) := (others => 'X'); -- address
+ uav_burstcount : in std_logic_vector(2 downto 0) := (others => 'X'); -- burstcount
+ uav_read : in std_logic := 'X'; -- read
+ uav_write : in std_logic := 'X'; -- write
+ uav_waitrequest : out std_logic; -- waitrequest
+ uav_readdatavalid : out std_logic; -- readdatavalid
+ uav_byteenable : in std_logic_vector(3 downto 0) := (others => 'X'); -- byteenable
+ uav_readdata : out std_logic_vector(31 downto 0); -- readdata
+ uav_writedata : in std_logic_vector(31 downto 0) := (others => 'X'); -- writedata
+ uav_lock : in std_logic := 'X'; -- lock
+ uav_debugaccess : in std_logic := 'X'; -- debugaccess
+ av_address : out std_logic_vector(1 downto 0); -- address
+ av_write : out std_logic; -- write
+ av_read : out std_logic; -- read
+ av_readdata : in std_logic_vector(31 downto 0) := (others => 'X'); -- readdata
+ av_writedata : out std_logic_vector(31 downto 0) -- writedata
+ );
+ end component altera_merlin_slave_translator_0003;
+
+ component altera_merlin_slave_translator_0004 is
+ port (
+ clk : in std_logic := 'X'; -- clk
+ reset : in std_logic := 'X'; -- reset
+ uav_address : in std_logic_vector(13 downto 0) := (others => 'X'); -- address
+ uav_burstcount : in std_logic_vector(2 downto 0) := (others => 'X'); -- burstcount
+ uav_read : in std_logic := 'X'; -- read
+ uav_write : in std_logic := 'X'; -- write
+ uav_waitrequest : out std_logic; -- waitrequest
+ uav_readdatavalid : out std_logic; -- readdatavalid
+ uav_byteenable : in std_logic_vector(3 downto 0) := (others => 'X'); -- byteenable
+ uav_readdata : out std_logic_vector(31 downto 0); -- readdata
+ uav_writedata : in std_logic_vector(31 downto 0) := (others => 'X'); -- writedata
+ uav_lock : in std_logic := 'X'; -- lock
+ uav_debugaccess : in std_logic := 'X'; -- debugaccess
+ av_address : out std_logic; -- address
+ av_read : out std_logic; -- read
+ av_readdata : in std_logic_vector(31 downto 0) := (others => 'X') -- readdata
+ );
+ end component altera_merlin_slave_translator_0004;
+
+ component altera_merlin_slave_translator_0005 is
+ port (
+ clk : in std_logic := 'X'; -- clk
+ reset : in std_logic := 'X'; -- reset
+ uav_address : in std_logic_vector(13 downto 0) := (others => 'X'); -- address
+ uav_burstcount : in std_logic_vector(2 downto 0) := (others => 'X'); -- burstcount
+ uav_read : in std_logic := 'X'; -- read
+ uav_write : in std_logic := 'X'; -- write
+ uav_waitrequest : out std_logic; -- waitrequest
+ uav_readdatavalid : out std_logic; -- readdatavalid
+ uav_byteenable : in std_logic_vector(3 downto 0) := (others => 'X'); -- byteenable
+ uav_readdata : out std_logic_vector(31 downto 0); -- readdata
+ uav_writedata : in std_logic_vector(31 downto 0) := (others => 'X'); -- writedata
+ uav_lock : in std_logic := 'X'; -- lock
+ uav_debugaccess : in std_logic := 'X'; -- debugaccess
+ av_address : out std_logic_vector(4 downto 0); -- address
+ av_write : out std_logic; -- write
+ av_read : out std_logic; -- read
+ av_readdata : in std_logic_vector(31 downto 0) := (others => 'X'); -- readdata
+ av_writedata : out std_logic_vector(31 downto 0) -- writedata
+ );
+ end component altera_merlin_slave_translator_0005;
+
+ component altera_merlin_slave_translator_0006 is
+ port (
+ clk : in std_logic := 'X'; -- clk
+ reset : in std_logic := 'X'; -- reset
+ uav_address : in std_logic_vector(13 downto 0) := (others => 'X'); -- address
+ uav_burstcount : in std_logic_vector(2 downto 0) := (others => 'X'); -- burstcount
+ uav_read : in std_logic := 'X'; -- read
+ uav_write : in std_logic := 'X'; -- write
+ uav_waitrequest : out std_logic; -- waitrequest
+ uav_readdatavalid : out std_logic; -- readdatavalid
+ uav_byteenable : in std_logic_vector(3 downto 0) := (others => 'X'); -- byteenable
+ uav_readdata : out std_logic_vector(31 downto 0); -- readdata
+ uav_writedata : in std_logic_vector(31 downto 0) := (others => 'X'); -- writedata
+ uav_lock : in std_logic := 'X'; -- lock
+ uav_debugaccess : in std_logic := 'X'; -- debugaccess
+ av_address : out std_logic_vector(5 downto 0); -- address
+ av_write : out std_logic; -- write
+ av_read : out std_logic; -- read
+ av_readdata : in std_logic_vector(31 downto 0) := (others => 'X'); -- readdata
+ av_writedata : out std_logic_vector(31 downto 0) -- writedata
+ );
+ end component altera_merlin_slave_translator_0006;
+
+ component altera_merlin_slave_translator_0007 is
+ port (
+ clk : in std_logic := 'X'; -- clk
+ reset : in std_logic := 'X'; -- reset
+ uav_address : in std_logic_vector(13 downto 0) := (others => 'X'); -- address
+ uav_burstcount : in std_logic_vector(2 downto 0) := (others => 'X'); -- burstcount
+ uav_read : in std_logic := 'X'; -- read
+ uav_write : in std_logic := 'X'; -- write
+ uav_waitrequest : out std_logic; -- waitrequest
+ uav_readdatavalid : out std_logic; -- readdatavalid
+ uav_byteenable : in std_logic_vector(3 downto 0) := (others => 'X'); -- byteenable
+ uav_readdata : out std_logic_vector(31 downto 0); -- readdata
+ uav_writedata : in std_logic_vector(31 downto 0) := (others => 'X'); -- writedata
+ uav_lock : in std_logic := 'X'; -- lock
+ uav_debugaccess : in std_logic := 'X'; -- debugaccess
+ av_address : out std_logic_vector(1 downto 0); -- address
+ av_read : out std_logic; -- read
+ av_readdata : in std_logic_vector(31 downto 0) := (others => 'X') -- readdata
+ );
+ end component altera_merlin_slave_translator_0007;
+
+ component altera_merlin_slave_agent_0001 is
+ port (
+ clk : in std_logic := 'X'; -- clk
+ reset : in std_logic := 'X'; -- reset
+ m0_address : out std_logic_vector(14 downto 0); -- address
+ m0_burstcount : out std_logic_vector(2 downto 0); -- burstcount
+ m0_byteenable : out std_logic_vector(3 downto 0); -- byteenable
+ m0_debugaccess : out std_logic; -- debugaccess
+ m0_lock : out std_logic; -- lock
+ m0_readdata : in std_logic_vector(31 downto 0) := (others => 'X'); -- readdata
+ m0_readdatavalid : in std_logic := 'X'; -- readdatavalid
+ m0_read : out std_logic; -- read
+ m0_waitrequest : in std_logic := 'X'; -- waitrequest
+ m0_writedata : out std_logic_vector(31 downto 0); -- writedata
+ m0_write : out std_logic; -- write
+ rp_endofpacket : out std_logic; -- endofpacket
+ rp_ready : in std_logic := 'X'; -- ready
+ rp_valid : out std_logic; -- valid
+ rp_data : out std_logic_vector(65 downto 0); -- data
+ rp_startofpacket : out std_logic; -- startofpacket
+ cp_ready : out std_logic; -- ready
+ cp_valid : in std_logic := 'X'; -- valid
+ cp_data : in std_logic_vector(65 downto 0) := (others => 'X'); -- data
+ cp_startofpacket : in std_logic := 'X'; -- startofpacket
+ cp_endofpacket : in std_logic := 'X'; -- endofpacket
+ cp_channel : in std_logic_vector(1 downto 0) := (others => 'X'); -- channel
+ rf_sink_ready : out std_logic; -- ready
+ rf_sink_valid : in std_logic := 'X'; -- valid
+ rf_sink_startofpacket : in std_logic := 'X'; -- startofpacket
+ rf_sink_endofpacket : in std_logic := 'X'; -- endofpacket
+ rf_sink_data : in std_logic_vector(66 downto 0) := (others => 'X'); -- data
+ rf_source_ready : in std_logic := 'X'; -- ready
+ rf_source_valid : out std_logic; -- valid
+ rf_source_startofpacket : out std_logic; -- startofpacket
+ rf_source_endofpacket : out std_logic; -- endofpacket
+ rf_source_data : out std_logic_vector(66 downto 0); -- data
+ rdata_fifo_sink_ready : out std_logic; -- ready
+ rdata_fifo_sink_valid : in std_logic := 'X'; -- valid
+ rdata_fifo_sink_data : in std_logic_vector(31 downto 0) := (others => 'X'); -- data
+ rdata_fifo_src_ready : in std_logic := 'X'; -- ready
+ rdata_fifo_src_valid : out std_logic; -- valid
+ rdata_fifo_src_data : out std_logic_vector(31 downto 0) -- data
+ );
+ end component altera_merlin_slave_agent_0001;
+
+ component altera_avalon_sc_fifo_0001 is
+ port (
+ clk : in std_logic := 'X'; -- clk
+ reset : in std_logic := 'X'; -- reset
+ in_data : in std_logic_vector(66 downto 0) := (others => 'X'); -- data
+ in_valid : in std_logic := 'X'; -- valid
+ in_ready : out std_logic; -- ready
+ in_startofpacket : in std_logic := 'X'; -- startofpacket
+ in_endofpacket : in std_logic := 'X'; -- endofpacket
+ out_data : out std_logic_vector(66 downto 0); -- data
+ out_valid : out std_logic; -- valid
+ out_ready : in std_logic := 'X'; -- ready
+ out_startofpacket : out std_logic; -- startofpacket
+ out_endofpacket : out std_logic -- endofpacket
+ );
+ end component altera_avalon_sc_fifo_0001;
+
+ component altera_avalon_sc_fifo_0002 is
+ port (
+ clk : in std_logic := 'X'; -- clk
+ reset : in std_logic := 'X'; -- reset
+ in_data : in std_logic_vector(31 downto 0) := (others => 'X'); -- data
+ in_valid : in std_logic := 'X'; -- valid
+ in_ready : out std_logic; -- ready
+ out_data : out std_logic_vector(31 downto 0); -- data
+ out_valid : out std_logic; -- valid
+ out_ready : in std_logic := 'X' -- ready
+ );
+ end component altera_avalon_sc_fifo_0002;
+
+ component altera_merlin_master_agent_0001 is
+ port (
+ clk : in std_logic := 'X'; -- clk
+ reset : in std_logic := 'X'; -- reset
+ av_address : in std_logic_vector(14 downto 0) := (others => 'X'); -- address
+ av_write : in std_logic := 'X'; -- write
+ av_read : in std_logic := 'X'; -- read
+ av_writedata : in std_logic_vector(31 downto 0) := (others => 'X'); -- writedata
+ av_readdata : out std_logic_vector(31 downto 0); -- readdata
+ av_waitrequest : out std_logic; -- waitrequest
+ av_readdatavalid : out std_logic; -- readdatavalid
+ av_byteenable : in std_logic_vector(3 downto 0) := (others => 'X'); -- byteenable
+ av_burstcount : in std_logic_vector(2 downto 0) := (others => 'X'); -- burstcount
+ av_debugaccess : in std_logic := 'X'; -- debugaccess
+ av_lock : in std_logic := 'X'; -- lock
+ cp_valid : out std_logic; -- valid
+ cp_data : out std_logic_vector(65 downto 0); -- data
+ cp_startofpacket : out std_logic; -- startofpacket
+ cp_endofpacket : out std_logic; -- endofpacket
+ cp_ready : in std_logic := 'X'; -- ready
+ rp_valid : in std_logic := 'X'; -- valid
+ rp_data : in std_logic_vector(65 downto 0) := (others => 'X'); -- data
+ rp_channel : in std_logic_vector(1 downto 0) := (others => 'X'); -- channel
+ rp_startofpacket : in std_logic := 'X'; -- startofpacket
+ rp_endofpacket : in std_logic := 'X'; -- endofpacket
+ rp_ready : out std_logic -- ready
+ );
+ end component altera_merlin_master_agent_0001;
+
+ component altera_merlin_slave_agent_0002 is
+ port (
+ clk : in std_logic := 'X'; -- clk
+ reset : in std_logic := 'X'; -- reset
+ m0_address : out std_logic_vector(14 downto 0); -- address
+ m0_burstcount : out std_logic_vector(2 downto 0); -- burstcount
+ m0_byteenable : out std_logic_vector(3 downto 0); -- byteenable
+ m0_debugaccess : out std_logic; -- debugaccess
+ m0_lock : out std_logic; -- lock
+ m0_readdata : in std_logic_vector(31 downto 0) := (others => 'X'); -- readdata
+ m0_readdatavalid : in std_logic := 'X'; -- readdatavalid
+ m0_read : out std_logic; -- read
+ m0_waitrequest : in std_logic := 'X'; -- waitrequest
+ m0_writedata : out std_logic_vector(31 downto 0); -- writedata
+ m0_write : out std_logic; -- write
+ rp_endofpacket : out std_logic; -- endofpacket
+ rp_ready : in std_logic := 'X'; -- ready
+ rp_valid : out std_logic; -- valid
+ rp_data : out std_logic_vector(65 downto 0); -- data
+ rp_startofpacket : out std_logic; -- startofpacket
+ cp_ready : out std_logic; -- ready
+ cp_valid : in std_logic := 'X'; -- valid
+ cp_data : in std_logic_vector(65 downto 0) := (others => 'X'); -- data
+ cp_startofpacket : in std_logic := 'X'; -- startofpacket
+ cp_endofpacket : in std_logic := 'X'; -- endofpacket
+ cp_channel : in std_logic_vector(1 downto 0) := (others => 'X'); -- channel
+ rf_sink_ready : out std_logic; -- ready
+ rf_sink_valid : in std_logic := 'X'; -- valid
+ rf_sink_startofpacket : in std_logic := 'X'; -- startofpacket
+ rf_sink_endofpacket : in std_logic := 'X'; -- endofpacket
+ rf_sink_data : in std_logic_vector(66 downto 0) := (others => 'X'); -- data
+ rf_source_ready : in std_logic := 'X'; -- ready
+ rf_source_valid : out std_logic; -- valid
+ rf_source_startofpacket : out std_logic; -- startofpacket
+ rf_source_endofpacket : out std_logic; -- endofpacket
+ rf_source_data : out std_logic_vector(66 downto 0); -- data
+ rdata_fifo_sink_ready : out std_logic; -- ready
+ rdata_fifo_sink_valid : in std_logic := 'X'; -- valid
+ rdata_fifo_sink_data : in std_logic_vector(31 downto 0) := (others => 'X'); -- data
+ rdata_fifo_src_ready : in std_logic := 'X'; -- ready
+ rdata_fifo_src_valid : out std_logic; -- valid
+ rdata_fifo_src_data : out std_logic_vector(31 downto 0) -- data
+ );
+ end component altera_merlin_slave_agent_0002;
+
+ component altera_merlin_slave_agent_0003 is
+ port (
+ clk : in std_logic := 'X'; -- clk
+ reset : in std_logic := 'X'; -- reset
+ m0_address : out std_logic_vector(13 downto 0); -- address
+ m0_burstcount : out std_logic_vector(2 downto 0); -- burstcount
+ m0_byteenable : out std_logic_vector(3 downto 0); -- byteenable
+ m0_debugaccess : out std_logic; -- debugaccess
+ m0_lock : out std_logic; -- lock
+ m0_readdata : in std_logic_vector(31 downto 0) := (others => 'X'); -- readdata
+ m0_readdatavalid : in std_logic := 'X'; -- readdatavalid
+ m0_read : out std_logic; -- read
+ m0_waitrequest : in std_logic := 'X'; -- waitrequest
+ m0_writedata : out std_logic_vector(31 downto 0); -- writedata
+ m0_write : out std_logic; -- write
+ rp_endofpacket : out std_logic; -- endofpacket
+ rp_ready : in std_logic := 'X'; -- ready
+ rp_valid : out std_logic; -- valid
+ rp_data : out std_logic_vector(68 downto 0); -- data
+ rp_startofpacket : out std_logic; -- startofpacket
+ cp_ready : out std_logic; -- ready
+ cp_valid : in std_logic := 'X'; -- valid
+ cp_data : in std_logic_vector(68 downto 0) := (others => 'X'); -- data
+ cp_startofpacket : in std_logic := 'X'; -- startofpacket
+ cp_endofpacket : in std_logic := 'X'; -- endofpacket
+ cp_channel : in std_logic_vector(7 downto 0) := (others => 'X'); -- channel
+ rf_sink_ready : out std_logic; -- ready
+ rf_sink_valid : in std_logic := 'X'; -- valid
+ rf_sink_startofpacket : in std_logic := 'X'; -- startofpacket
+ rf_sink_endofpacket : in std_logic := 'X'; -- endofpacket
+ rf_sink_data : in std_logic_vector(69 downto 0) := (others => 'X'); -- data
+ rf_source_ready : in std_logic := 'X'; -- ready
+ rf_source_valid : out std_logic; -- valid
+ rf_source_startofpacket : out std_logic; -- startofpacket
+ rf_source_endofpacket : out std_logic; -- endofpacket
+ rf_source_data : out std_logic_vector(69 downto 0); -- data
+ rdata_fifo_sink_ready : out std_logic; -- ready
+ rdata_fifo_sink_valid : in std_logic := 'X'; -- valid
+ rdata_fifo_sink_data : in std_logic_vector(31 downto 0) := (others => 'X'); -- data
+ rdata_fifo_src_ready : in std_logic := 'X'; -- ready
+ rdata_fifo_src_valid : out std_logic; -- valid
+ rdata_fifo_src_data : out std_logic_vector(31 downto 0) -- data
+ );
+ end component altera_merlin_slave_agent_0003;
+
+ component altera_avalon_sc_fifo_0003 is
+ port (
+ clk : in std_logic := 'X'; -- clk
+ reset : in std_logic := 'X'; -- reset
+ in_data : in std_logic_vector(69 downto 0) := (others => 'X'); -- data
+ in_valid : in std_logic := 'X'; -- valid
+ in_ready : out std_logic; -- ready
+ in_startofpacket : in std_logic := 'X'; -- startofpacket
+ in_endofpacket : in std_logic := 'X'; -- endofpacket
+ out_data : out std_logic_vector(69 downto 0); -- data
+ out_valid : out std_logic; -- valid
+ out_ready : in std_logic := 'X'; -- ready
+ out_startofpacket : out std_logic; -- startofpacket
+ out_endofpacket : out std_logic -- endofpacket
+ );
+ end component altera_avalon_sc_fifo_0003;
+
+ component altera_merlin_slave_agent_0004 is
+ port (
+ clk : in std_logic := 'X'; -- clk
+ reset : in std_logic := 'X'; -- reset
+ m0_address : out std_logic_vector(13 downto 0); -- address
+ m0_burstcount : out std_logic_vector(2 downto 0); -- burstcount
+ m0_byteenable : out std_logic_vector(3 downto 0); -- byteenable
+ m0_debugaccess : out std_logic; -- debugaccess
+ m0_lock : out std_logic; -- lock
+ m0_readdata : in std_logic_vector(31 downto 0) := (others => 'X'); -- readdata
+ m0_readdatavalid : in std_logic := 'X'; -- readdatavalid
+ m0_read : out std_logic; -- read
+ m0_waitrequest : in std_logic := 'X'; -- waitrequest
+ m0_writedata : out std_logic_vector(31 downto 0); -- writedata
+ m0_write : out std_logic; -- write
+ rp_endofpacket : out std_logic; -- endofpacket
+ rp_ready : in std_logic := 'X'; -- ready
+ rp_valid : out std_logic; -- valid
+ rp_data : out std_logic_vector(68 downto 0); -- data
+ rp_startofpacket : out std_logic; -- startofpacket
+ cp_ready : out std_logic; -- ready
+ cp_valid : in std_logic := 'X'; -- valid
+ cp_data : in std_logic_vector(68 downto 0) := (others => 'X'); -- data
+ cp_startofpacket : in std_logic := 'X'; -- startofpacket
+ cp_endofpacket : in std_logic := 'X'; -- endofpacket
+ cp_channel : in std_logic_vector(7 downto 0) := (others => 'X'); -- channel
+ rf_sink_ready : out std_logic; -- ready
+ rf_sink_valid : in std_logic := 'X'; -- valid
+ rf_sink_startofpacket : in std_logic := 'X'; -- startofpacket
+ rf_sink_endofpacket : in std_logic := 'X'; -- endofpacket
+ rf_sink_data : in std_logic_vector(69 downto 0) := (others => 'X'); -- data
+ rf_source_ready : in std_logic := 'X'; -- ready
+ rf_source_valid : out std_logic; -- valid
+ rf_source_startofpacket : out std_logic; -- startofpacket
+ rf_source_endofpacket : out std_logic; -- endofpacket
+ rf_source_data : out std_logic_vector(69 downto 0); -- data
+ rdata_fifo_sink_ready : out std_logic; -- ready
+ rdata_fifo_sink_valid : in std_logic := 'X'; -- valid
+ rdata_fifo_sink_data : in std_logic_vector(31 downto 0) := (others => 'X'); -- data
+ rdata_fifo_src_ready : in std_logic := 'X'; -- ready
+ rdata_fifo_src_valid : out std_logic; -- valid
+ rdata_fifo_src_data : out std_logic_vector(31 downto 0) -- data
+ );
+ end component altera_merlin_slave_agent_0004;
+
+ component altera_avalon_sc_fifo_0004 is
+ port (
+ clk : in std_logic := 'X'; -- clk
+ reset : in std_logic := 'X'; -- reset
+ in_data : in std_logic_vector(69 downto 0) := (others => 'X'); -- data
+ in_valid : in std_logic := 'X'; -- valid
+ in_ready : out std_logic; -- ready
+ in_startofpacket : in std_logic := 'X'; -- startofpacket
+ in_endofpacket : in std_logic := 'X'; -- endofpacket
+ out_data : out std_logic_vector(69 downto 0); -- data
+ out_valid : out std_logic; -- valid
+ out_ready : in std_logic := 'X'; -- ready
+ out_startofpacket : out std_logic; -- startofpacket
+ out_endofpacket : out std_logic -- endofpacket
+ );
+ end component altera_avalon_sc_fifo_0004;
+
+ component altera_merlin_master_agent_0002 is
+ port (
+ clk : in std_logic := 'X'; -- clk
+ reset : in std_logic := 'X'; -- reset
+ av_address : in std_logic_vector(13 downto 0) := (others => 'X'); -- address
+ av_write : in std_logic := 'X'; -- write
+ av_read : in std_logic := 'X'; -- read
+ av_writedata : in std_logic_vector(31 downto 0) := (others => 'X'); -- writedata
+ av_readdata : out std_logic_vector(31 downto 0); -- readdata
+ av_waitrequest : out std_logic; -- waitrequest
+ av_readdatavalid : out std_logic; -- readdatavalid
+ av_byteenable : in std_logic_vector(3 downto 0) := (others => 'X'); -- byteenable
+ av_burstcount : in std_logic_vector(2 downto 0) := (others => 'X'); -- burstcount
+ av_debugaccess : in std_logic := 'X'; -- debugaccess
+ av_lock : in std_logic := 'X'; -- lock
+ cp_valid : out std_logic; -- valid
+ cp_data : out std_logic_vector(68 downto 0); -- data
+ cp_startofpacket : out std_logic; -- startofpacket
+ cp_endofpacket : out std_logic; -- endofpacket
+ cp_ready : in std_logic := 'X'; -- ready
+ rp_valid : in std_logic := 'X'; -- valid
+ rp_data : in std_logic_vector(68 downto 0) := (others => 'X'); -- data
+ rp_channel : in std_logic_vector(7 downto 0) := (others => 'X'); -- channel
+ rp_startofpacket : in std_logic := 'X'; -- startofpacket
+ rp_endofpacket : in std_logic := 'X'; -- endofpacket
+ rp_ready : out std_logic -- ready
+ );
+ end component altera_merlin_master_agent_0002;
+
+ component altera_merlin_slave_agent_0005 is
+ port (
+ clk : in std_logic := 'X'; -- clk
+ reset : in std_logic := 'X'; -- reset
+ m0_address : out std_logic_vector(13 downto 0); -- address
+ m0_burstcount : out std_logic_vector(2 downto 0); -- burstcount
+ m0_byteenable : out std_logic_vector(3 downto 0); -- byteenable
+ m0_debugaccess : out std_logic; -- debugaccess
+ m0_lock : out std_logic; -- lock
+ m0_readdata : in std_logic_vector(31 downto 0) := (others => 'X'); -- readdata
+ m0_readdatavalid : in std_logic := 'X'; -- readdatavalid
+ m0_read : out std_logic; -- read
+ m0_waitrequest : in std_logic := 'X'; -- waitrequest
+ m0_writedata : out std_logic_vector(31 downto 0); -- writedata
+ m0_write : out std_logic; -- write
+ rp_endofpacket : out std_logic; -- endofpacket
+ rp_ready : in std_logic := 'X'; -- ready
+ rp_valid : out std_logic; -- valid
+ rp_data : out std_logic_vector(68 downto 0); -- data
+ rp_startofpacket : out std_logic; -- startofpacket
+ cp_ready : out std_logic; -- ready
+ cp_valid : in std_logic := 'X'; -- valid
+ cp_data : in std_logic_vector(68 downto 0) := (others => 'X'); -- data
+ cp_startofpacket : in std_logic := 'X'; -- startofpacket
+ cp_endofpacket : in std_logic := 'X'; -- endofpacket
+ cp_channel : in std_logic_vector(7 downto 0) := (others => 'X'); -- channel
+ rf_sink_ready : out std_logic; -- ready
+ rf_sink_valid : in std_logic := 'X'; -- valid
+ rf_sink_startofpacket : in std_logic := 'X'; -- startofpacket
+ rf_sink_endofpacket : in std_logic := 'X'; -- endofpacket
+ rf_sink_data : in std_logic_vector(69 downto 0) := (others => 'X'); -- data
+ rf_source_ready : in std_logic := 'X'; -- ready
+ rf_source_valid : out std_logic; -- valid
+ rf_source_startofpacket : out std_logic; -- startofpacket
+ rf_source_endofpacket : out std_logic; -- endofpacket
+ rf_source_data : out std_logic_vector(69 downto 0); -- data
+ rdata_fifo_sink_ready : out std_logic; -- ready
+ rdata_fifo_sink_valid : in std_logic := 'X'; -- valid
+ rdata_fifo_sink_data : in std_logic_vector(31 downto 0) := (others => 'X'); -- data
+ rdata_fifo_src_ready : in std_logic := 'X'; -- ready
+ rdata_fifo_src_valid : out std_logic; -- valid
+ rdata_fifo_src_data : out std_logic_vector(31 downto 0) -- data
+ );
+ end component altera_merlin_slave_agent_0005;
+
+ component altera_merlin_slave_agent_0006 is
+ port (
+ clk : in std_logic := 'X'; -- clk
+ reset : in std_logic := 'X'; -- reset
+ m0_address : out std_logic_vector(13 downto 0); -- address
+ m0_burstcount : out std_logic_vector(2 downto 0); -- burstcount
+ m0_byteenable : out std_logic_vector(3 downto 0); -- byteenable
+ m0_debugaccess : out std_logic; -- debugaccess
+ m0_lock : out std_logic; -- lock
+ m0_readdata : in std_logic_vector(31 downto 0) := (others => 'X'); -- readdata
+ m0_readdatavalid : in std_logic := 'X'; -- readdatavalid
+ m0_read : out std_logic; -- read
+ m0_waitrequest : in std_logic := 'X'; -- waitrequest
+ m0_writedata : out std_logic_vector(31 downto 0); -- writedata
+ m0_write : out std_logic; -- write
+ rp_endofpacket : out std_logic; -- endofpacket
+ rp_ready : in std_logic := 'X'; -- ready
+ rp_valid : out std_logic; -- valid
+ rp_data : out std_logic_vector(68 downto 0); -- data
+ rp_startofpacket : out std_logic; -- startofpacket
+ cp_ready : out std_logic; -- ready
+ cp_valid : in std_logic := 'X'; -- valid
+ cp_data : in std_logic_vector(68 downto 0) := (others => 'X'); -- data
+ cp_startofpacket : in std_logic := 'X'; -- startofpacket
+ cp_endofpacket : in std_logic := 'X'; -- endofpacket
+ cp_channel : in std_logic_vector(7 downto 0) := (others => 'X'); -- channel
+ rf_sink_ready : out std_logic; -- ready
+ rf_sink_valid : in std_logic := 'X'; -- valid
+ rf_sink_startofpacket : in std_logic := 'X'; -- startofpacket
+ rf_sink_endofpacket : in std_logic := 'X'; -- endofpacket
+ rf_sink_data : in std_logic_vector(69 downto 0) := (others => 'X'); -- data
+ rf_source_ready : in std_logic := 'X'; -- ready
+ rf_source_valid : out std_logic; -- valid
+ rf_source_startofpacket : out std_logic; -- startofpacket
+ rf_source_endofpacket : out std_logic; -- endofpacket
+ rf_source_data : out std_logic_vector(69 downto 0); -- data
+ rdata_fifo_sink_ready : out std_logic; -- ready
+ rdata_fifo_sink_valid : in std_logic := 'X'; -- valid
+ rdata_fifo_sink_data : in std_logic_vector(31 downto 0) := (others => 'X'); -- data
+ rdata_fifo_src_ready : in std_logic := 'X'; -- ready
+ rdata_fifo_src_valid : out std_logic; -- valid
+ rdata_fifo_src_data : out std_logic_vector(31 downto 0) -- data
+ );
+ end component altera_merlin_slave_agent_0006;
+
+ component altera_merlin_slave_agent_0007 is
+ port (
+ clk : in std_logic := 'X'; -- clk
+ reset : in std_logic := 'X'; -- reset
+ m0_address : out std_logic_vector(13 downto 0); -- address
+ m0_burstcount : out std_logic_vector(2 downto 0); -- burstcount
+ m0_byteenable : out std_logic_vector(3 downto 0); -- byteenable
+ m0_debugaccess : out std_logic; -- debugaccess
+ m0_lock : out std_logic; -- lock
+ m0_readdata : in std_logic_vector(31 downto 0) := (others => 'X'); -- readdata
+ m0_readdatavalid : in std_logic := 'X'; -- readdatavalid
+ m0_read : out std_logic; -- read
+ m0_waitrequest : in std_logic := 'X'; -- waitrequest
+ m0_writedata : out std_logic_vector(31 downto 0); -- writedata
+ m0_write : out std_logic; -- write
+ rp_endofpacket : out std_logic; -- endofpacket
+ rp_ready : in std_logic := 'X'; -- ready
+ rp_valid : out std_logic; -- valid
+ rp_data : out std_logic_vector(68 downto 0); -- data
+ rp_startofpacket : out std_logic; -- startofpacket
+ cp_ready : out std_logic; -- ready
+ cp_valid : in std_logic := 'X'; -- valid
+ cp_data : in std_logic_vector(68 downto 0) := (others => 'X'); -- data
+ cp_startofpacket : in std_logic := 'X'; -- startofpacket
+ cp_endofpacket : in std_logic := 'X'; -- endofpacket
+ cp_channel : in std_logic_vector(7 downto 0) := (others => 'X'); -- channel
+ rf_sink_ready : out std_logic; -- ready
+ rf_sink_valid : in std_logic := 'X'; -- valid
+ rf_sink_startofpacket : in std_logic := 'X'; -- startofpacket
+ rf_sink_endofpacket : in std_logic := 'X'; -- endofpacket
+ rf_sink_data : in std_logic_vector(69 downto 0) := (others => 'X'); -- data
+ rf_source_ready : in std_logic := 'X'; -- ready
+ rf_source_valid : out std_logic; -- valid
+ rf_source_startofpacket : out std_logic; -- startofpacket
+ rf_source_endofpacket : out std_logic; -- endofpacket
+ rf_source_data : out std_logic_vector(69 downto 0); -- data
+ rdata_fifo_sink_ready : out std_logic; -- ready
+ rdata_fifo_sink_valid : in std_logic := 'X'; -- valid
+ rdata_fifo_sink_data : in std_logic_vector(31 downto 0) := (others => 'X'); -- data
+ rdata_fifo_src_ready : in std_logic := 'X'; -- ready
+ rdata_fifo_src_valid : out std_logic; -- valid
+ rdata_fifo_src_data : out std_logic_vector(31 downto 0) -- data
+ );
+ end component altera_merlin_slave_agent_0007;
+
+ component altera_merlin_slave_agent_0008 is
+ port (
+ clk : in std_logic := 'X'; -- clk
+ reset : in std_logic := 'X'; -- reset
+ m0_address : out std_logic_vector(13 downto 0); -- address
+ m0_burstcount : out std_logic_vector(2 downto 0); -- burstcount
+ m0_byteenable : out std_logic_vector(3 downto 0); -- byteenable
+ m0_debugaccess : out std_logic; -- debugaccess
+ m0_lock : out std_logic; -- lock
+ m0_readdata : in std_logic_vector(31 downto 0) := (others => 'X'); -- readdata
+ m0_readdatavalid : in std_logic := 'X'; -- readdatavalid
+ m0_read : out std_logic; -- read
+ m0_waitrequest : in std_logic := 'X'; -- waitrequest
+ m0_writedata : out std_logic_vector(31 downto 0); -- writedata
+ m0_write : out std_logic; -- write
+ rp_endofpacket : out std_logic; -- endofpacket
+ rp_ready : in std_logic := 'X'; -- ready
+ rp_valid : out std_logic; -- valid
+ rp_data : out std_logic_vector(68 downto 0); -- data
+ rp_startofpacket : out std_logic; -- startofpacket
+ cp_ready : out std_logic; -- ready
+ cp_valid : in std_logic := 'X'; -- valid
+ cp_data : in std_logic_vector(68 downto 0) := (others => 'X'); -- data
+ cp_startofpacket : in std_logic := 'X'; -- startofpacket
+ cp_endofpacket : in std_logic := 'X'; -- endofpacket
+ cp_channel : in std_logic_vector(7 downto 0) := (others => 'X'); -- channel
+ rf_sink_ready : out std_logic; -- ready
+ rf_sink_valid : in std_logic := 'X'; -- valid
+ rf_sink_startofpacket : in std_logic := 'X'; -- startofpacket
+ rf_sink_endofpacket : in std_logic := 'X'; -- endofpacket
+ rf_sink_data : in std_logic_vector(69 downto 0) := (others => 'X'); -- data
+ rf_source_ready : in std_logic := 'X'; -- ready
+ rf_source_valid : out std_logic; -- valid
+ rf_source_startofpacket : out std_logic; -- startofpacket
+ rf_source_endofpacket : out std_logic; -- endofpacket
+ rf_source_data : out std_logic_vector(69 downto 0); -- data
+ rdata_fifo_sink_ready : out std_logic; -- ready
+ rdata_fifo_sink_valid : in std_logic := 'X'; -- valid
+ rdata_fifo_sink_data : in std_logic_vector(31 downto 0) := (others => 'X'); -- data
+ rdata_fifo_src_ready : in std_logic := 'X'; -- ready
+ rdata_fifo_src_valid : out std_logic; -- valid
+ rdata_fifo_src_data : out std_logic_vector(31 downto 0) -- data
+ );
+ end component altera_merlin_slave_agent_0008;
+
+ component altera_merlin_slave_agent_0009 is
+ port (
+ clk : in std_logic := 'X'; -- clk
+ reset : in std_logic := 'X'; -- reset
+ m0_address : out std_logic_vector(13 downto 0); -- address
+ m0_burstcount : out std_logic_vector(2 downto 0); -- burstcount
+ m0_byteenable : out std_logic_vector(3 downto 0); -- byteenable
+ m0_debugaccess : out std_logic; -- debugaccess
+ m0_lock : out std_logic; -- lock
+ m0_readdata : in std_logic_vector(31 downto 0) := (others => 'X'); -- readdata
+ m0_readdatavalid : in std_logic := 'X'; -- readdatavalid
+ m0_read : out std_logic; -- read
+ m0_waitrequest : in std_logic := 'X'; -- waitrequest
+ m0_writedata : out std_logic_vector(31 downto 0); -- writedata
+ m0_write : out std_logic; -- write
+ rp_endofpacket : out std_logic; -- endofpacket
+ rp_ready : in std_logic := 'X'; -- ready
+ rp_valid : out std_logic; -- valid
+ rp_data : out std_logic_vector(68 downto 0); -- data
+ rp_startofpacket : out std_logic; -- startofpacket
+ cp_ready : out std_logic; -- ready
+ cp_valid : in std_logic := 'X'; -- valid
+ cp_data : in std_logic_vector(68 downto 0) := (others => 'X'); -- data
+ cp_startofpacket : in std_logic := 'X'; -- startofpacket
+ cp_endofpacket : in std_logic := 'X'; -- endofpacket
+ cp_channel : in std_logic_vector(7 downto 0) := (others => 'X'); -- channel
+ rf_sink_ready : out std_logic; -- ready
+ rf_sink_valid : in std_logic := 'X'; -- valid
+ rf_sink_startofpacket : in std_logic := 'X'; -- startofpacket
+ rf_sink_endofpacket : in std_logic := 'X'; -- endofpacket
+ rf_sink_data : in std_logic_vector(69 downto 0) := (others => 'X'); -- data
+ rf_source_ready : in std_logic := 'X'; -- ready
+ rf_source_valid : out std_logic; -- valid
+ rf_source_startofpacket : out std_logic; -- startofpacket
+ rf_source_endofpacket : out std_logic; -- endofpacket
+ rf_source_data : out std_logic_vector(69 downto 0); -- data
+ rdata_fifo_sink_ready : out std_logic; -- ready
+ rdata_fifo_sink_valid : in std_logic := 'X'; -- valid
+ rdata_fifo_sink_data : in std_logic_vector(31 downto 0) := (others => 'X'); -- data
+ rdata_fifo_src_ready : in std_logic := 'X'; -- ready
+ rdata_fifo_src_valid : out std_logic; -- valid
+ rdata_fifo_src_data : out std_logic_vector(31 downto 0) -- data
+ );
+ end component altera_merlin_slave_agent_0009;
+
+ component altera_merlin_slave_agent_0010 is
+ port (
+ clk : in std_logic := 'X'; -- clk
+ reset : in std_logic := 'X'; -- reset
+ m0_address : out std_logic_vector(13 downto 0); -- address
+ m0_burstcount : out std_logic_vector(2 downto 0); -- burstcount
+ m0_byteenable : out std_logic_vector(3 downto 0); -- byteenable
+ m0_debugaccess : out std_logic; -- debugaccess
+ m0_lock : out std_logic; -- lock
+ m0_readdata : in std_logic_vector(31 downto 0) := (others => 'X'); -- readdata
+ m0_readdatavalid : in std_logic := 'X'; -- readdatavalid
+ m0_read : out std_logic; -- read
+ m0_waitrequest : in std_logic := 'X'; -- waitrequest
+ m0_writedata : out std_logic_vector(31 downto 0); -- writedata
+ m0_write : out std_logic; -- write
+ rp_endofpacket : out std_logic; -- endofpacket
+ rp_ready : in std_logic := 'X'; -- ready
+ rp_valid : out std_logic; -- valid
+ rp_data : out std_logic_vector(68 downto 0); -- data
+ rp_startofpacket : out std_logic; -- startofpacket
+ cp_ready : out std_logic; -- ready
+ cp_valid : in std_logic := 'X'; -- valid
+ cp_data : in std_logic_vector(68 downto 0) := (others => 'X'); -- data
+ cp_startofpacket : in std_logic := 'X'; -- startofpacket
+ cp_endofpacket : in std_logic := 'X'; -- endofpacket
+ cp_channel : in std_logic_vector(7 downto 0) := (others => 'X'); -- channel
+ rf_sink_ready : out std_logic; -- ready
+ rf_sink_valid : in std_logic := 'X'; -- valid
+ rf_sink_startofpacket : in std_logic := 'X'; -- startofpacket
+ rf_sink_endofpacket : in std_logic := 'X'; -- endofpacket
+ rf_sink_data : in std_logic_vector(69 downto 0) := (others => 'X'); -- data
+ rf_source_ready : in std_logic := 'X'; -- ready
+ rf_source_valid : out std_logic; -- valid
+ rf_source_startofpacket : out std_logic; -- startofpacket
+ rf_source_endofpacket : out std_logic; -- endofpacket
+ rf_source_data : out std_logic_vector(69 downto 0); -- data
+ rdata_fifo_sink_ready : out std_logic; -- ready
+ rdata_fifo_sink_valid : in std_logic := 'X'; -- valid
+ rdata_fifo_sink_data : in std_logic_vector(31 downto 0) := (others => 'X'); -- data
+ rdata_fifo_src_ready : in std_logic := 'X'; -- ready
+ rdata_fifo_src_valid : out std_logic; -- valid
+ rdata_fifo_src_data : out std_logic_vector(31 downto 0) -- data
+ );
+ end component altera_merlin_slave_agent_0010;
+
+ component altera_merlin_slave_agent_0011 is
+ port (
+ clk : in std_logic := 'X'; -- clk
+ reset : in std_logic := 'X'; -- reset
+ m0_address : out std_logic_vector(13 downto 0); -- address
+ m0_burstcount : out std_logic_vector(2 downto 0); -- burstcount
+ m0_byteenable : out std_logic_vector(3 downto 0); -- byteenable
+ m0_debugaccess : out std_logic; -- debugaccess
+ m0_lock : out std_logic; -- lock
+ m0_readdata : in std_logic_vector(31 downto 0) := (others => 'X'); -- readdata
+ m0_readdatavalid : in std_logic := 'X'; -- readdatavalid
+ m0_read : out std_logic; -- read
+ m0_waitrequest : in std_logic := 'X'; -- waitrequest
+ m0_writedata : out std_logic_vector(31 downto 0); -- writedata
+ m0_write : out std_logic; -- write
+ rp_endofpacket : out std_logic; -- endofpacket
+ rp_ready : in std_logic := 'X'; -- ready
+ rp_valid : out std_logic; -- valid
+ rp_data : out std_logic_vector(68 downto 0); -- data
+ rp_startofpacket : out std_logic; -- startofpacket
+ cp_ready : out std_logic; -- ready
+ cp_valid : in std_logic := 'X'; -- valid
+ cp_data : in std_logic_vector(68 downto 0) := (others => 'X'); -- data
+ cp_startofpacket : in std_logic := 'X'; -- startofpacket
+ cp_endofpacket : in std_logic := 'X'; -- endofpacket
+ cp_channel : in std_logic_vector(6 downto 0) := (others => 'X'); -- channel
+ rf_sink_ready : out std_logic; -- ready
+ rf_sink_valid : in std_logic := 'X'; -- valid
+ rf_sink_startofpacket : in std_logic := 'X'; -- startofpacket
+ rf_sink_endofpacket : in std_logic := 'X'; -- endofpacket
+ rf_sink_data : in std_logic_vector(69 downto 0) := (others => 'X'); -- data
+ rf_source_ready : in std_logic := 'X'; -- ready
+ rf_source_valid : out std_logic; -- valid
+ rf_source_startofpacket : out std_logic; -- startofpacket
+ rf_source_endofpacket : out std_logic; -- endofpacket
+ rf_source_data : out std_logic_vector(69 downto 0); -- data
+ rdata_fifo_sink_ready : out std_logic; -- ready
+ rdata_fifo_sink_valid : in std_logic := 'X'; -- valid
+ rdata_fifo_sink_data : in std_logic_vector(31 downto 0) := (others => 'X'); -- data
+ rdata_fifo_src_ready : in std_logic := 'X'; -- ready
+ rdata_fifo_src_valid : out std_logic; -- valid
+ rdata_fifo_src_data : out std_logic_vector(31 downto 0) -- data
+ );
+ end component altera_merlin_slave_agent_0011;
+
+ component altera_merlin_slave_agent_0012 is
+ port (
+ clk : in std_logic := 'X'; -- clk
+ reset : in std_logic := 'X'; -- reset
+ m0_address : out std_logic_vector(13 downto 0); -- address
+ m0_burstcount : out std_logic_vector(2 downto 0); -- burstcount
+ m0_byteenable : out std_logic_vector(3 downto 0); -- byteenable
+ m0_debugaccess : out std_logic; -- debugaccess
+ m0_lock : out std_logic; -- lock
+ m0_readdata : in std_logic_vector(31 downto 0) := (others => 'X'); -- readdata
+ m0_readdatavalid : in std_logic := 'X'; -- readdatavalid
+ m0_read : out std_logic; -- read
+ m0_waitrequest : in std_logic := 'X'; -- waitrequest
+ m0_writedata : out std_logic_vector(31 downto 0); -- writedata
+ m0_write : out std_logic; -- write
+ rp_endofpacket : out std_logic; -- endofpacket
+ rp_ready : in std_logic := 'X'; -- ready
+ rp_valid : out std_logic; -- valid
+ rp_data : out std_logic_vector(68 downto 0); -- data
+ rp_startofpacket : out std_logic; -- startofpacket
+ cp_ready : out std_logic; -- ready
+ cp_valid : in std_logic := 'X'; -- valid
+ cp_data : in std_logic_vector(68 downto 0) := (others => 'X'); -- data
+ cp_startofpacket : in std_logic := 'X'; -- startofpacket
+ cp_endofpacket : in std_logic := 'X'; -- endofpacket
+ cp_channel : in std_logic_vector(6 downto 0) := (others => 'X'); -- channel
+ rf_sink_ready : out std_logic; -- ready
+ rf_sink_valid : in std_logic := 'X'; -- valid
+ rf_sink_startofpacket : in std_logic := 'X'; -- startofpacket
+ rf_sink_endofpacket : in std_logic := 'X'; -- endofpacket
+ rf_sink_data : in std_logic_vector(69 downto 0) := (others => 'X'); -- data
+ rf_source_ready : in std_logic := 'X'; -- ready
+ rf_source_valid : out std_logic; -- valid
+ rf_source_startofpacket : out std_logic; -- startofpacket
+ rf_source_endofpacket : out std_logic; -- endofpacket
+ rf_source_data : out std_logic_vector(69 downto 0); -- data
+ rdata_fifo_sink_ready : out std_logic; -- ready
+ rdata_fifo_sink_valid : in std_logic := 'X'; -- valid
+ rdata_fifo_sink_data : in std_logic_vector(31 downto 0) := (others => 'X'); -- data
+ rdata_fifo_src_ready : in std_logic := 'X'; -- ready
+ rdata_fifo_src_valid : out std_logic; -- valid
+ rdata_fifo_src_data : out std_logic_vector(31 downto 0) -- data
+ );
+ end component altera_merlin_slave_agent_0012;
+
+ component altera_merlin_slave_agent_0013 is
+ port (
+ clk : in std_logic := 'X'; -- clk
+ reset : in std_logic := 'X'; -- reset
+ m0_address : out std_logic_vector(13 downto 0); -- address
+ m0_burstcount : out std_logic_vector(2 downto 0); -- burstcount
+ m0_byteenable : out std_logic_vector(3 downto 0); -- byteenable
+ m0_debugaccess : out std_logic; -- debugaccess
+ m0_lock : out std_logic; -- lock
+ m0_readdata : in std_logic_vector(31 downto 0) := (others => 'X'); -- readdata
+ m0_readdatavalid : in std_logic := 'X'; -- readdatavalid
+ m0_read : out std_logic; -- read
+ m0_waitrequest : in std_logic := 'X'; -- waitrequest
+ m0_writedata : out std_logic_vector(31 downto 0); -- writedata
+ m0_write : out std_logic; -- write
+ rp_endofpacket : out std_logic; -- endofpacket
+ rp_ready : in std_logic := 'X'; -- ready
+ rp_valid : out std_logic; -- valid
+ rp_data : out std_logic_vector(68 downto 0); -- data
+ rp_startofpacket : out std_logic; -- startofpacket
+ cp_ready : out std_logic; -- ready
+ cp_valid : in std_logic := 'X'; -- valid
+ cp_data : in std_logic_vector(68 downto 0) := (others => 'X'); -- data
+ cp_startofpacket : in std_logic := 'X'; -- startofpacket
+ cp_endofpacket : in std_logic := 'X'; -- endofpacket
+ cp_channel : in std_logic_vector(6 downto 0) := (others => 'X'); -- channel
+ rf_sink_ready : out std_logic; -- ready
+ rf_sink_valid : in std_logic := 'X'; -- valid
+ rf_sink_startofpacket : in std_logic := 'X'; -- startofpacket
+ rf_sink_endofpacket : in std_logic := 'X'; -- endofpacket
+ rf_sink_data : in std_logic_vector(69 downto 0) := (others => 'X'); -- data
+ rf_source_ready : in std_logic := 'X'; -- ready
+ rf_source_valid : out std_logic; -- valid
+ rf_source_startofpacket : out std_logic; -- startofpacket
+ rf_source_endofpacket : out std_logic; -- endofpacket
+ rf_source_data : out std_logic_vector(69 downto 0); -- data
+ rdata_fifo_sink_ready : out std_logic; -- ready
+ rdata_fifo_sink_valid : in std_logic := 'X'; -- valid
+ rdata_fifo_sink_data : in std_logic_vector(31 downto 0) := (others => 'X'); -- data
+ rdata_fifo_src_ready : in std_logic := 'X'; -- ready
+ rdata_fifo_src_valid : out std_logic; -- valid
+ rdata_fifo_src_data : out std_logic_vector(31 downto 0) -- data
+ );
+ end component altera_merlin_slave_agent_0013;
+
+ component altera_merlin_slave_agent_0014 is
+ port (
+ clk : in std_logic := 'X'; -- clk
+ reset : in std_logic := 'X'; -- reset
+ m0_address : out std_logic_vector(13 downto 0); -- address
+ m0_burstcount : out std_logic_vector(2 downto 0); -- burstcount
+ m0_byteenable : out std_logic_vector(3 downto 0); -- byteenable
+ m0_debugaccess : out std_logic; -- debugaccess
+ m0_lock : out std_logic; -- lock
+ m0_readdata : in std_logic_vector(31 downto 0) := (others => 'X'); -- readdata
+ m0_readdatavalid : in std_logic := 'X'; -- readdatavalid
+ m0_read : out std_logic; -- read
+ m0_waitrequest : in std_logic := 'X'; -- waitrequest
+ m0_writedata : out std_logic_vector(31 downto 0); -- writedata
+ m0_write : out std_logic; -- write
+ rp_endofpacket : out std_logic; -- endofpacket
+ rp_ready : in std_logic := 'X'; -- ready
+ rp_valid : out std_logic; -- valid
+ rp_data : out std_logic_vector(68 downto 0); -- data
+ rp_startofpacket : out std_logic; -- startofpacket
+ cp_ready : out std_logic; -- ready
+ cp_valid : in std_logic := 'X'; -- valid
+ cp_data : in std_logic_vector(68 downto 0) := (others => 'X'); -- data
+ cp_startofpacket : in std_logic := 'X'; -- startofpacket
+ cp_endofpacket : in std_logic := 'X'; -- endofpacket
+ cp_channel : in std_logic_vector(6 downto 0) := (others => 'X'); -- channel
+ rf_sink_ready : out std_logic; -- ready
+ rf_sink_valid : in std_logic := 'X'; -- valid
+ rf_sink_startofpacket : in std_logic := 'X'; -- startofpacket
+ rf_sink_endofpacket : in std_logic := 'X'; -- endofpacket
+ rf_sink_data : in std_logic_vector(69 downto 0) := (others => 'X'); -- data
+ rf_source_ready : in std_logic := 'X'; -- ready
+ rf_source_valid : out std_logic; -- valid
+ rf_source_startofpacket : out std_logic; -- startofpacket
+ rf_source_endofpacket : out std_logic; -- endofpacket
+ rf_source_data : out std_logic_vector(69 downto 0); -- data
+ rdata_fifo_sink_ready : out std_logic; -- ready
+ rdata_fifo_sink_valid : in std_logic := 'X'; -- valid
+ rdata_fifo_sink_data : in std_logic_vector(31 downto 0) := (others => 'X'); -- data
+ rdata_fifo_src_ready : in std_logic := 'X'; -- ready
+ rdata_fifo_src_valid : out std_logic; -- valid
+ rdata_fifo_src_data : out std_logic_vector(31 downto 0) -- data
+ );
+ end component altera_merlin_slave_agent_0014;
+
+ component altera_merlin_slave_agent_0015 is
+ port (
+ clk : in std_logic := 'X'; -- clk
+ reset : in std_logic := 'X'; -- reset
+ m0_address : out std_logic_vector(13 downto 0); -- address
+ m0_burstcount : out std_logic_vector(2 downto 0); -- burstcount
+ m0_byteenable : out std_logic_vector(3 downto 0); -- byteenable
+ m0_debugaccess : out std_logic; -- debugaccess
+ m0_lock : out std_logic; -- lock
+ m0_readdata : in std_logic_vector(31 downto 0) := (others => 'X'); -- readdata
+ m0_readdatavalid : in std_logic := 'X'; -- readdatavalid
+ m0_read : out std_logic; -- read
+ m0_waitrequest : in std_logic := 'X'; -- waitrequest
+ m0_writedata : out std_logic_vector(31 downto 0); -- writedata
+ m0_write : out std_logic; -- write
+ rp_endofpacket : out std_logic; -- endofpacket
+ rp_ready : in std_logic := 'X'; -- ready
+ rp_valid : out std_logic; -- valid
+ rp_data : out std_logic_vector(68 downto 0); -- data
+ rp_startofpacket : out std_logic; -- startofpacket
+ cp_ready : out std_logic; -- ready
+ cp_valid : in std_logic := 'X'; -- valid
+ cp_data : in std_logic_vector(68 downto 0) := (others => 'X'); -- data
+ cp_startofpacket : in std_logic := 'X'; -- startofpacket
+ cp_endofpacket : in std_logic := 'X'; -- endofpacket
+ cp_channel : in std_logic_vector(6 downto 0) := (others => 'X'); -- channel
+ rf_sink_ready : out std_logic; -- ready
+ rf_sink_valid : in std_logic := 'X'; -- valid
+ rf_sink_startofpacket : in std_logic := 'X'; -- startofpacket
+ rf_sink_endofpacket : in std_logic := 'X'; -- endofpacket
+ rf_sink_data : in std_logic_vector(69 downto 0) := (others => 'X'); -- data
+ rf_source_ready : in std_logic := 'X'; -- ready
+ rf_source_valid : out std_logic; -- valid
+ rf_source_startofpacket : out std_logic; -- startofpacket
+ rf_source_endofpacket : out std_logic; -- endofpacket
+ rf_source_data : out std_logic_vector(69 downto 0); -- data
+ rdata_fifo_sink_ready : out std_logic; -- ready
+ rdata_fifo_sink_valid : in std_logic := 'X'; -- valid
+ rdata_fifo_sink_data : in std_logic_vector(31 downto 0) := (others => 'X'); -- data
+ rdata_fifo_src_ready : in std_logic := 'X'; -- ready
+ rdata_fifo_src_valid : out std_logic; -- valid
+ rdata_fifo_src_data : out std_logic_vector(31 downto 0) -- data
+ );
+ end component altera_merlin_slave_agent_0015;
+
+ component altera_merlin_slave_agent_0016 is
+ port (
+ clk : in std_logic := 'X'; -- clk
+ reset : in std_logic := 'X'; -- reset
+ m0_address : out std_logic_vector(13 downto 0); -- address
+ m0_burstcount : out std_logic_vector(2 downto 0); -- burstcount
+ m0_byteenable : out std_logic_vector(3 downto 0); -- byteenable
+ m0_debugaccess : out std_logic; -- debugaccess
+ m0_lock : out std_logic; -- lock
+ m0_readdata : in std_logic_vector(31 downto 0) := (others => 'X'); -- readdata
+ m0_readdatavalid : in std_logic := 'X'; -- readdatavalid
+ m0_read : out std_logic; -- read
+ m0_waitrequest : in std_logic := 'X'; -- waitrequest
+ m0_writedata : out std_logic_vector(31 downto 0); -- writedata
+ m0_write : out std_logic; -- write
+ rp_endofpacket : out std_logic; -- endofpacket
+ rp_ready : in std_logic := 'X'; -- ready
+ rp_valid : out std_logic; -- valid
+ rp_data : out std_logic_vector(68 downto 0); -- data
+ rp_startofpacket : out std_logic; -- startofpacket
+ cp_ready : out std_logic; -- ready
+ cp_valid : in std_logic := 'X'; -- valid
+ cp_data : in std_logic_vector(68 downto 0) := (others => 'X'); -- data
+ cp_startofpacket : in std_logic := 'X'; -- startofpacket
+ cp_endofpacket : in std_logic := 'X'; -- endofpacket
+ cp_channel : in std_logic_vector(6 downto 0) := (others => 'X'); -- channel
+ rf_sink_ready : out std_logic; -- ready
+ rf_sink_valid : in std_logic := 'X'; -- valid
+ rf_sink_startofpacket : in std_logic := 'X'; -- startofpacket
+ rf_sink_endofpacket : in std_logic := 'X'; -- endofpacket
+ rf_sink_data : in std_logic_vector(69 downto 0) := (others => 'X'); -- data
+ rf_source_ready : in std_logic := 'X'; -- ready
+ rf_source_valid : out std_logic; -- valid
+ rf_source_startofpacket : out std_logic; -- startofpacket
+ rf_source_endofpacket : out std_logic; -- endofpacket
+ rf_source_data : out std_logic_vector(69 downto 0); -- data
+ rdata_fifo_sink_ready : out std_logic; -- ready
+ rdata_fifo_sink_valid : in std_logic := 'X'; -- valid
+ rdata_fifo_sink_data : in std_logic_vector(31 downto 0) := (others => 'X'); -- data
+ rdata_fifo_src_ready : in std_logic := 'X'; -- ready
+ rdata_fifo_src_valid : out std_logic; -- valid
+ rdata_fifo_src_data : out std_logic_vector(31 downto 0) -- data
+ );
+ end component altera_merlin_slave_agent_0016;
+
+ component altera_merlin_master_agent_0003 is
+ port (
+ clk : in std_logic := 'X'; -- clk
+ reset : in std_logic := 'X'; -- reset
+ av_address : in std_logic_vector(13 downto 0) := (others => 'X'); -- address
+ av_write : in std_logic := 'X'; -- write
+ av_read : in std_logic := 'X'; -- read
+ av_writedata : in std_logic_vector(31 downto 0) := (others => 'X'); -- writedata
+ av_readdata : out std_logic_vector(31 downto 0); -- readdata
+ av_waitrequest : out std_logic; -- waitrequest
+ av_readdatavalid : out std_logic; -- readdatavalid
+ av_byteenable : in std_logic_vector(3 downto 0) := (others => 'X'); -- byteenable
+ av_burstcount : in std_logic_vector(2 downto 0) := (others => 'X'); -- burstcount
+ av_debugaccess : in std_logic := 'X'; -- debugaccess
+ av_lock : in std_logic := 'X'; -- lock
+ cp_valid : out std_logic; -- valid
+ cp_data : out std_logic_vector(68 downto 0); -- data
+ cp_startofpacket : out std_logic; -- startofpacket
+ cp_endofpacket : out std_logic; -- endofpacket
+ cp_ready : in std_logic := 'X'; -- ready
+ rp_valid : in std_logic := 'X'; -- valid
+ rp_data : in std_logic_vector(68 downto 0) := (others => 'X'); -- data
+ rp_channel : in std_logic_vector(6 downto 0) := (others => 'X'); -- channel
+ rp_startofpacket : in std_logic := 'X'; -- startofpacket
+ rp_endofpacket : in std_logic := 'X'; -- endofpacket
+ rp_ready : out std_logic -- ready
+ );
+ end component altera_merlin_master_agent_0003;
+
+ component altera_merlin_slave_agent_0017 is
+ port (
+ clk : in std_logic := 'X'; -- clk
+ reset : in std_logic := 'X'; -- reset
+ m0_address : out std_logic_vector(13 downto 0); -- address
+ m0_burstcount : out std_logic_vector(2 downto 0); -- burstcount
+ m0_byteenable : out std_logic_vector(3 downto 0); -- byteenable
+ m0_debugaccess : out std_logic; -- debugaccess
+ m0_lock : out std_logic; -- lock
+ m0_readdata : in std_logic_vector(31 downto 0) := (others => 'X'); -- readdata
+ m0_readdatavalid : in std_logic := 'X'; -- readdatavalid
+ m0_read : out std_logic; -- read
+ m0_waitrequest : in std_logic := 'X'; -- waitrequest
+ m0_writedata : out std_logic_vector(31 downto 0); -- writedata
+ m0_write : out std_logic; -- write
+ rp_endofpacket : out std_logic; -- endofpacket
+ rp_ready : in std_logic := 'X'; -- ready
+ rp_valid : out std_logic; -- valid
+ rp_data : out std_logic_vector(68 downto 0); -- data
+ rp_startofpacket : out std_logic; -- startofpacket
+ cp_ready : out std_logic; -- ready
+ cp_valid : in std_logic := 'X'; -- valid
+ cp_data : in std_logic_vector(68 downto 0) := (others => 'X'); -- data
+ cp_startofpacket : in std_logic := 'X'; -- startofpacket
+ cp_endofpacket : in std_logic := 'X'; -- endofpacket
+ cp_channel : in std_logic_vector(6 downto 0) := (others => 'X'); -- channel
+ rf_sink_ready : out std_logic; -- ready
+ rf_sink_valid : in std_logic := 'X'; -- valid
+ rf_sink_startofpacket : in std_logic := 'X'; -- startofpacket
+ rf_sink_endofpacket : in std_logic := 'X'; -- endofpacket
+ rf_sink_data : in std_logic_vector(69 downto 0) := (others => 'X'); -- data
+ rf_source_ready : in std_logic := 'X'; -- ready
+ rf_source_valid : out std_logic; -- valid
+ rf_source_startofpacket : out std_logic; -- startofpacket
+ rf_source_endofpacket : out std_logic; -- endofpacket
+ rf_source_data : out std_logic_vector(69 downto 0); -- data
+ rdata_fifo_sink_ready : out std_logic; -- ready
+ rdata_fifo_sink_valid : in std_logic := 'X'; -- valid
+ rdata_fifo_sink_data : in std_logic_vector(31 downto 0) := (others => 'X'); -- data
+ rdata_fifo_src_ready : in std_logic := 'X'; -- ready
+ rdata_fifo_src_valid : out std_logic; -- valid
+ rdata_fifo_src_data : out std_logic_vector(31 downto 0) -- data
+ );
+ end component altera_merlin_slave_agent_0017;
+
+ component altera_merlin_router_0001 is
+ port (
+ sink_ready : out std_logic; -- ready
+ sink_valid : in std_logic := 'X'; -- valid
+ sink_data : in std_logic_vector(65 downto 0) := (others => 'X'); -- data
+ sink_startofpacket : in std_logic := 'X'; -- startofpacket
+ sink_endofpacket : in std_logic := 'X'; -- endofpacket
+ clk : in std_logic := 'X'; -- clk
+ reset : in std_logic := 'X'; -- reset
+ src_ready : in std_logic := 'X'; -- ready
+ src_valid : out std_logic; -- valid
+ src_data : out std_logic_vector(65 downto 0); -- data
+ src_channel : out std_logic_vector(1 downto 0); -- channel
+ src_startofpacket : out std_logic; -- startofpacket
+ src_endofpacket : out std_logic -- endofpacket
+ );
+ end component altera_merlin_router_0001;
+
+ component altera_merlin_router_0002 is
+ port (
+ sink_ready : out std_logic; -- ready
+ sink_valid : in std_logic := 'X'; -- valid
+ sink_data : in std_logic_vector(65 downto 0) := (others => 'X'); -- data
+ sink_startofpacket : in std_logic := 'X'; -- startofpacket
+ sink_endofpacket : in std_logic := 'X'; -- endofpacket
+ clk : in std_logic := 'X'; -- clk
+ reset : in std_logic := 'X'; -- reset
+ src_ready : in std_logic := 'X'; -- ready
+ src_valid : out std_logic; -- valid
+ src_data : out std_logic_vector(65 downto 0); -- data
+ src_channel : out std_logic_vector(1 downto 0); -- channel
+ src_startofpacket : out std_logic; -- startofpacket
+ src_endofpacket : out std_logic -- endofpacket
+ );
+ end component altera_merlin_router_0002;
+
+ component altera_merlin_router_0003 is
+ port (
+ sink_ready : out std_logic; -- ready
+ sink_valid : in std_logic := 'X'; -- valid
+ sink_data : in std_logic_vector(68 downto 0) := (others => 'X'); -- data
+ sink_startofpacket : in std_logic := 'X'; -- startofpacket
+ sink_endofpacket : in std_logic := 'X'; -- endofpacket
+ clk : in std_logic := 'X'; -- clk
+ reset : in std_logic := 'X'; -- reset
+ src_ready : in std_logic := 'X'; -- ready
+ src_valid : out std_logic; -- valid
+ src_data : out std_logic_vector(68 downto 0); -- data
+ src_channel : out std_logic_vector(7 downto 0); -- channel
+ src_startofpacket : out std_logic; -- startofpacket
+ src_endofpacket : out std_logic -- endofpacket
+ );
+ end component altera_merlin_router_0003;
+
+ component altera_merlin_router_0004 is
+ port (
+ sink_ready : out std_logic; -- ready
+ sink_valid : in std_logic := 'X'; -- valid
+ sink_data : in std_logic_vector(68 downto 0) := (others => 'X'); -- data
+ sink_startofpacket : in std_logic := 'X'; -- startofpacket
+ sink_endofpacket : in std_logic := 'X'; -- endofpacket
+ clk : in std_logic := 'X'; -- clk
+ reset : in std_logic := 'X'; -- reset
+ src_ready : in std_logic := 'X'; -- ready
+ src_valid : out std_logic; -- valid
+ src_data : out std_logic_vector(68 downto 0); -- data
+ src_channel : out std_logic_vector(7 downto 0); -- channel
+ src_startofpacket : out std_logic; -- startofpacket
+ src_endofpacket : out std_logic -- endofpacket
+ );
+ end component altera_merlin_router_0004;
+
+ component altera_merlin_router_0005 is
+ port (
+ sink_ready : out std_logic; -- ready
+ sink_valid : in std_logic := 'X'; -- valid
+ sink_data : in std_logic_vector(68 downto 0) := (others => 'X'); -- data
+ sink_startofpacket : in std_logic := 'X'; -- startofpacket
+ sink_endofpacket : in std_logic := 'X'; -- endofpacket
+ clk : in std_logic := 'X'; -- clk
+ reset : in std_logic := 'X'; -- reset
+ src_ready : in std_logic := 'X'; -- ready
+ src_valid : out std_logic; -- valid
+ src_data : out std_logic_vector(68 downto 0); -- data
+ src_channel : out std_logic_vector(6 downto 0); -- channel
+ src_startofpacket : out std_logic; -- startofpacket
+ src_endofpacket : out std_logic -- endofpacket
+ );
+ end component altera_merlin_router_0005;
+
+ component altera_merlin_router_0006 is
+ port (
+ sink_ready : out std_logic; -- ready
+ sink_valid : in std_logic := 'X'; -- valid
+ sink_data : in std_logic_vector(68 downto 0) := (others => 'X'); -- data
+ sink_startofpacket : in std_logic := 'X'; -- startofpacket
+ sink_endofpacket : in std_logic := 'X'; -- endofpacket
+ clk : in std_logic := 'X'; -- clk
+ reset : in std_logic := 'X'; -- reset
+ src_ready : in std_logic := 'X'; -- ready
+ src_valid : out std_logic; -- valid
+ src_data : out std_logic_vector(68 downto 0); -- data
+ src_channel : out std_logic_vector(6 downto 0); -- channel
+ src_startofpacket : out std_logic; -- startofpacket
+ src_endofpacket : out std_logic -- endofpacket
+ );
+ end component altera_merlin_router_0006;
+
+ component altera_merlin_traffic_limiter_0001 is
+ port (
+ clk : in std_logic := 'X'; -- clk
+ reset : in std_logic := 'X'; -- reset
+ cmd_sink_ready : out std_logic; -- ready
+ cmd_sink_valid : in std_logic := 'X'; -- valid
+ cmd_sink_data : in std_logic_vector(65 downto 0) := (others => 'X'); -- data
+ cmd_sink_channel : in std_logic_vector(1 downto 0) := (others => 'X'); -- channel
+ cmd_sink_startofpacket : in std_logic := 'X'; -- startofpacket
+ cmd_sink_endofpacket : in std_logic := 'X'; -- endofpacket
+ cmd_src_ready : in std_logic := 'X'; -- ready
+ cmd_src_data : out std_logic_vector(65 downto 0); -- data
+ cmd_src_channel : out std_logic_vector(1 downto 0); -- channel
+ cmd_src_startofpacket : out std_logic; -- startofpacket
+ cmd_src_endofpacket : out std_logic; -- endofpacket
+ rsp_sink_ready : out std_logic; -- ready
+ rsp_sink_valid : in std_logic := 'X'; -- valid
+ rsp_sink_channel : in std_logic_vector(1 downto 0) := (others => 'X'); -- channel
+ rsp_sink_data : in std_logic_vector(65 downto 0) := (others => 'X'); -- data
+ rsp_sink_startofpacket : in std_logic := 'X'; -- startofpacket
+ rsp_sink_endofpacket : in std_logic := 'X'; -- endofpacket
+ rsp_src_ready : in std_logic := 'X'; -- ready
+ rsp_src_valid : out std_logic; -- valid
+ rsp_src_data : out std_logic_vector(65 downto 0); -- data
+ rsp_src_channel : out std_logic_vector(1 downto 0); -- channel
+ rsp_src_startofpacket : out std_logic; -- startofpacket
+ rsp_src_endofpacket : out std_logic; -- endofpacket
+ cmd_src_valid : out std_logic_vector(1 downto 0) -- data
+ );
+ end component altera_merlin_traffic_limiter_0001;
+
+ component altera_merlin_traffic_limiter_0002 is
+ port (
+ clk : in std_logic := 'X'; -- clk
+ reset : in std_logic := 'X'; -- reset
+ cmd_sink_ready : out std_logic; -- ready
+ cmd_sink_valid : in std_logic := 'X'; -- valid
+ cmd_sink_data : in std_logic_vector(68 downto 0) := (others => 'X'); -- data
+ cmd_sink_channel : in std_logic_vector(7 downto 0) := (others => 'X'); -- channel
+ cmd_sink_startofpacket : in std_logic := 'X'; -- startofpacket
+ cmd_sink_endofpacket : in std_logic := 'X'; -- endofpacket
+ cmd_src_ready : in std_logic := 'X'; -- ready
+ cmd_src_data : out std_logic_vector(68 downto 0); -- data
+ cmd_src_channel : out std_logic_vector(7 downto 0); -- channel
+ cmd_src_startofpacket : out std_logic; -- startofpacket
+ cmd_src_endofpacket : out std_logic; -- endofpacket
+ rsp_sink_ready : out std_logic; -- ready
+ rsp_sink_valid : in std_logic := 'X'; -- valid
+ rsp_sink_channel : in std_logic_vector(7 downto 0) := (others => 'X'); -- channel
+ rsp_sink_data : in std_logic_vector(68 downto 0) := (others => 'X'); -- data
+ rsp_sink_startofpacket : in std_logic := 'X'; -- startofpacket
+ rsp_sink_endofpacket : in std_logic := 'X'; -- endofpacket
+ rsp_src_ready : in std_logic := 'X'; -- ready
+ rsp_src_valid : out std_logic; -- valid
+ rsp_src_data : out std_logic_vector(68 downto 0); -- data
+ rsp_src_channel : out std_logic_vector(7 downto 0); -- channel
+ rsp_src_startofpacket : out std_logic; -- startofpacket
+ rsp_src_endofpacket : out std_logic; -- endofpacket
+ cmd_src_valid : out std_logic_vector(7 downto 0) -- data
+ );
+ end component altera_merlin_traffic_limiter_0002;
+
+ component altera_merlin_traffic_limiter_0003 is
+ port (
+ clk : in std_logic := 'X'; -- clk
+ reset : in std_logic := 'X'; -- reset
+ cmd_sink_ready : out std_logic; -- ready
+ cmd_sink_valid : in std_logic := 'X'; -- valid
+ cmd_sink_data : in std_logic_vector(68 downto 0) := (others => 'X'); -- data
+ cmd_sink_channel : in std_logic_vector(6 downto 0) := (others => 'X'); -- channel
+ cmd_sink_startofpacket : in std_logic := 'X'; -- startofpacket
+ cmd_sink_endofpacket : in std_logic := 'X'; -- endofpacket
+ cmd_src_ready : in std_logic := 'X'; -- ready
+ cmd_src_data : out std_logic_vector(68 downto 0); -- data
+ cmd_src_channel : out std_logic_vector(6 downto 0); -- channel
+ cmd_src_startofpacket : out std_logic; -- startofpacket
+ cmd_src_endofpacket : out std_logic; -- endofpacket
+ rsp_sink_ready : out std_logic; -- ready
+ rsp_sink_valid : in std_logic := 'X'; -- valid
+ rsp_sink_channel : in std_logic_vector(6 downto 0) := (others => 'X'); -- channel
+ rsp_sink_data : in std_logic_vector(68 downto 0) := (others => 'X'); -- data
+ rsp_sink_startofpacket : in std_logic := 'X'; -- startofpacket
+ rsp_sink_endofpacket : in std_logic := 'X'; -- endofpacket
+ rsp_src_ready : in std_logic := 'X'; -- ready
+ rsp_src_valid : out std_logic; -- valid
+ rsp_src_data : out std_logic_vector(68 downto 0); -- data
+ rsp_src_channel : out std_logic_vector(6 downto 0); -- channel
+ rsp_src_startofpacket : out std_logic; -- startofpacket
+ rsp_src_endofpacket : out std_logic; -- endofpacket
+ cmd_src_valid : out std_logic_vector(6 downto 0) -- data
+ );
+ end component altera_merlin_traffic_limiter_0003;
+
+ component altera_reset_controller_0001 is
+ port (
+ reset_in0 : in std_logic := 'X'; -- reset
+ clk : in std_logic := 'X'; -- clk
+ reset_out : out std_logic -- reset
+ );
+ end component altera_reset_controller_0001;
+
+ component altera_merlin_demultiplexer_0001 is
+ port (
+ clk : in std_logic := 'X'; -- clk
+ reset : in std_logic := 'X'; -- reset
+ sink_ready : out std_logic; -- ready
+ sink_channel : in std_logic_vector(1 downto 0) := (others => 'X'); -- channel
+ sink_data : in std_logic_vector(65 downto 0) := (others => 'X'); -- data
+ sink_startofpacket : in std_logic := 'X'; -- startofpacket
+ sink_endofpacket : in std_logic := 'X'; -- endofpacket
+ sink_valid : in std_logic_vector(1 downto 0) := (others => 'X'); -- data
+ src0_ready : in std_logic := 'X'; -- ready
+ src0_valid : out std_logic; -- valid
+ src0_data : out std_logic_vector(65 downto 0); -- data
+ src0_channel : out std_logic_vector(1 downto 0); -- channel
+ src0_startofpacket : out std_logic; -- startofpacket
+ src0_endofpacket : out std_logic; -- endofpacket
+ src1_ready : in std_logic := 'X'; -- ready
+ src1_valid : out std_logic; -- valid
+ src1_data : out std_logic_vector(65 downto 0); -- data
+ src1_channel : out std_logic_vector(1 downto 0); -- channel
+ src1_startofpacket : out std_logic; -- startofpacket
+ src1_endofpacket : out std_logic -- endofpacket
+ );
+ end component altera_merlin_demultiplexer_0001;
+
+ component altera_merlin_demultiplexer_0002 is
+ port (
+ clk : in std_logic := 'X'; -- clk
+ reset : in std_logic := 'X'; -- reset
+ sink_ready : out std_logic; -- ready
+ sink_channel : in std_logic_vector(1 downto 0) := (others => 'X'); -- channel
+ sink_data : in std_logic_vector(65 downto 0) := (others => 'X'); -- data
+ sink_startofpacket : in std_logic := 'X'; -- startofpacket
+ sink_endofpacket : in std_logic := 'X'; -- endofpacket
+ sink_valid : in std_logic_vector(0 downto 0) := (others => 'X'); -- valid
+ src0_ready : in std_logic := 'X'; -- ready
+ src0_valid : out std_logic; -- valid
+ src0_data : out std_logic_vector(65 downto 0); -- data
+ src0_channel : out std_logic_vector(1 downto 0); -- channel
+ src0_startofpacket : out std_logic; -- startofpacket
+ src0_endofpacket : out std_logic -- endofpacket
+ );
+ end component altera_merlin_demultiplexer_0002;
+
+ component altera_merlin_multiplexer_0001 is
+ port (
+ clk : in std_logic := 'X'; -- clk
+ reset : in std_logic := 'X'; -- reset
+ src_ready : in std_logic := 'X'; -- ready
+ src_valid : out std_logic; -- valid
+ src_data : out std_logic_vector(65 downto 0); -- data
+ src_channel : out std_logic_vector(1 downto 0); -- channel
+ src_startofpacket : out std_logic; -- startofpacket
+ src_endofpacket : out std_logic; -- endofpacket
+ sink0_ready : out std_logic; -- ready
+ sink0_valid : in std_logic := 'X'; -- valid
+ sink0_channel : in std_logic_vector(1 downto 0) := (others => 'X'); -- channel
+ sink0_data : in std_logic_vector(65 downto 0) := (others => 'X'); -- data
+ sink0_startofpacket : in std_logic := 'X'; -- startofpacket
+ sink0_endofpacket : in std_logic := 'X'; -- endofpacket
+ sink1_ready : out std_logic; -- ready
+ sink1_valid : in std_logic := 'X'; -- valid
+ sink1_channel : in std_logic_vector(1 downto 0) := (others => 'X'); -- channel
+ sink1_data : in std_logic_vector(65 downto 0) := (others => 'X'); -- data
+ sink1_startofpacket : in std_logic := 'X'; -- startofpacket
+ sink1_endofpacket : in std_logic := 'X' -- endofpacket
+ );
+ end component altera_merlin_multiplexer_0001;
+
+ component altera_merlin_demultiplexer_0003 is
+ port (
+ clk : in std_logic := 'X'; -- clk
+ reset : in std_logic := 'X'; -- reset
+ sink_ready : out std_logic; -- ready
+ sink_channel : in std_logic_vector(7 downto 0) := (others => 'X'); -- channel
+ sink_data : in std_logic_vector(68 downto 0) := (others => 'X'); -- data
+ sink_startofpacket : in std_logic := 'X'; -- startofpacket
+ sink_endofpacket : in std_logic := 'X'; -- endofpacket
+ sink_valid : in std_logic_vector(7 downto 0) := (others => 'X'); -- data
+ src0_ready : in std_logic := 'X'; -- ready
+ src0_valid : out std_logic; -- valid
+ src0_data : out std_logic_vector(68 downto 0); -- data
+ src0_channel : out std_logic_vector(7 downto 0); -- channel
+ src0_startofpacket : out std_logic; -- startofpacket
+ src0_endofpacket : out std_logic; -- endofpacket
+ src1_ready : in std_logic := 'X'; -- ready
+ src1_valid : out std_logic; -- valid
+ src1_data : out std_logic_vector(68 downto 0); -- data
+ src1_channel : out std_logic_vector(7 downto 0); -- channel
+ src1_startofpacket : out std_logic; -- startofpacket
+ src1_endofpacket : out std_logic; -- endofpacket
+ src2_ready : in std_logic := 'X'; -- ready
+ src2_valid : out std_logic; -- valid
+ src2_data : out std_logic_vector(68 downto 0); -- data
+ src2_channel : out std_logic_vector(7 downto 0); -- channel
+ src2_startofpacket : out std_logic; -- startofpacket
+ src2_endofpacket : out std_logic; -- endofpacket
+ src3_ready : in std_logic := 'X'; -- ready
+ src3_valid : out std_logic; -- valid
+ src3_data : out std_logic_vector(68 downto 0); -- data
+ src3_channel : out std_logic_vector(7 downto 0); -- channel
+ src3_startofpacket : out std_logic; -- startofpacket
+ src3_endofpacket : out std_logic; -- endofpacket
+ src4_ready : in std_logic := 'X'; -- ready
+ src4_valid : out std_logic; -- valid
+ src4_data : out std_logic_vector(68 downto 0); -- data
+ src4_channel : out std_logic_vector(7 downto 0); -- channel
+ src4_startofpacket : out std_logic; -- startofpacket
+ src4_endofpacket : out std_logic; -- endofpacket
+ src5_ready : in std_logic := 'X'; -- ready
+ src5_valid : out std_logic; -- valid
+ src5_data : out std_logic_vector(68 downto 0); -- data
+ src5_channel : out std_logic_vector(7 downto 0); -- channel
+ src5_startofpacket : out std_logic; -- startofpacket
+ src5_endofpacket : out std_logic; -- endofpacket
+ src6_ready : in std_logic := 'X'; -- ready
+ src6_valid : out std_logic; -- valid
+ src6_data : out std_logic_vector(68 downto 0); -- data
+ src6_channel : out std_logic_vector(7 downto 0); -- channel
+ src6_startofpacket : out std_logic; -- startofpacket
+ src6_endofpacket : out std_logic; -- endofpacket
+ src7_ready : in std_logic := 'X'; -- ready
+ src7_valid : out std_logic; -- valid
+ src7_data : out std_logic_vector(68 downto 0); -- data
+ src7_channel : out std_logic_vector(7 downto 0); -- channel
+ src7_startofpacket : out std_logic; -- startofpacket
+ src7_endofpacket : out std_logic -- endofpacket
+ );
+ end component altera_merlin_demultiplexer_0003;
+
+ component altera_merlin_demultiplexer_0004 is
+ port (
+ clk : in std_logic := 'X'; -- clk
+ reset : in std_logic := 'X'; -- reset
+ sink_ready : out std_logic; -- ready
+ sink_channel : in std_logic_vector(7 downto 0) := (others => 'X'); -- channel
+ sink_data : in std_logic_vector(68 downto 0) := (others => 'X'); -- data
+ sink_startofpacket : in std_logic := 'X'; -- startofpacket
+ sink_endofpacket : in std_logic := 'X'; -- endofpacket
+ sink_valid : in std_logic_vector(0 downto 0) := (others => 'X'); -- valid
+ src0_ready : in std_logic := 'X'; -- ready
+ src0_valid : out std_logic; -- valid
+ src0_data : out std_logic_vector(68 downto 0); -- data
+ src0_channel : out std_logic_vector(7 downto 0); -- channel
+ src0_startofpacket : out std_logic; -- startofpacket
+ src0_endofpacket : out std_logic -- endofpacket
+ );
+ end component altera_merlin_demultiplexer_0004;
+
+ component altera_merlin_multiplexer_0002 is
+ port (
+ clk : in std_logic := 'X'; -- clk
+ reset : in std_logic := 'X'; -- reset
+ src_ready : in std_logic := 'X'; -- ready
+ src_valid : out std_logic; -- valid
+ src_data : out std_logic_vector(68 downto 0); -- data
+ src_channel : out std_logic_vector(7 downto 0); -- channel
+ src_startofpacket : out std_logic; -- startofpacket
+ src_endofpacket : out std_logic; -- endofpacket
+ sink0_ready : out std_logic; -- ready
+ sink0_valid : in std_logic := 'X'; -- valid
+ sink0_channel : in std_logic_vector(7 downto 0) := (others => 'X'); -- channel
+ sink0_data : in std_logic_vector(68 downto 0) := (others => 'X'); -- data
+ sink0_startofpacket : in std_logic := 'X'; -- startofpacket
+ sink0_endofpacket : in std_logic := 'X'; -- endofpacket
+ sink1_ready : out std_logic; -- ready
+ sink1_valid : in std_logic := 'X'; -- valid
+ sink1_channel : in std_logic_vector(7 downto 0) := (others => 'X'); -- channel
+ sink1_data : in std_logic_vector(68 downto 0) := (others => 'X'); -- data
+ sink1_startofpacket : in std_logic := 'X'; -- startofpacket
+ sink1_endofpacket : in std_logic := 'X'; -- endofpacket
+ sink2_ready : out std_logic; -- ready
+ sink2_valid : in std_logic := 'X'; -- valid
+ sink2_channel : in std_logic_vector(7 downto 0) := (others => 'X'); -- channel
+ sink2_data : in std_logic_vector(68 downto 0) := (others => 'X'); -- data
+ sink2_startofpacket : in std_logic := 'X'; -- startofpacket
+ sink2_endofpacket : in std_logic := 'X'; -- endofpacket
+ sink3_ready : out std_logic; -- ready
+ sink3_valid : in std_logic := 'X'; -- valid
+ sink3_channel : in std_logic_vector(7 downto 0) := (others => 'X'); -- channel
+ sink3_data : in std_logic_vector(68 downto 0) := (others => 'X'); -- data
+ sink3_startofpacket : in std_logic := 'X'; -- startofpacket
+ sink3_endofpacket : in std_logic := 'X'; -- endofpacket
+ sink4_ready : out std_logic; -- ready
+ sink4_valid : in std_logic := 'X'; -- valid
+ sink4_channel : in std_logic_vector(7 downto 0) := (others => 'X'); -- channel
+ sink4_data : in std_logic_vector(68 downto 0) := (others => 'X'); -- data
+ sink4_startofpacket : in std_logic := 'X'; -- startofpacket
+ sink4_endofpacket : in std_logic := 'X'; -- endofpacket
+ sink5_ready : out std_logic; -- ready
+ sink5_valid : in std_logic := 'X'; -- valid
+ sink5_channel : in std_logic_vector(7 downto 0) := (others => 'X'); -- channel
+ sink5_data : in std_logic_vector(68 downto 0) := (others => 'X'); -- data
+ sink5_startofpacket : in std_logic := 'X'; -- startofpacket
+ sink5_endofpacket : in std_logic := 'X'; -- endofpacket
+ sink6_ready : out std_logic; -- ready
+ sink6_valid : in std_logic := 'X'; -- valid
+ sink6_channel : in std_logic_vector(7 downto 0) := (others => 'X'); -- channel
+ sink6_data : in std_logic_vector(68 downto 0) := (others => 'X'); -- data
+ sink6_startofpacket : in std_logic := 'X'; -- startofpacket
+ sink6_endofpacket : in std_logic := 'X'; -- endofpacket
+ sink7_ready : out std_logic; -- ready
+ sink7_valid : in std_logic := 'X'; -- valid
+ sink7_channel : in std_logic_vector(7 downto 0) := (others => 'X'); -- channel
+ sink7_data : in std_logic_vector(68 downto 0) := (others => 'X'); -- data
+ sink7_startofpacket : in std_logic := 'X'; -- startofpacket
+ sink7_endofpacket : in std_logic := 'X' -- endofpacket
+ );
+ end component altera_merlin_multiplexer_0002;
+
+ component altera_merlin_demultiplexer_0005 is
+ port (
+ clk : in std_logic := 'X'; -- clk
+ reset : in std_logic := 'X'; -- reset
+ sink_ready : out std_logic; -- ready
+ sink_channel : in std_logic_vector(6 downto 0) := (others => 'X'); -- channel
+ sink_data : in std_logic_vector(68 downto 0) := (others => 'X'); -- data
+ sink_startofpacket : in std_logic := 'X'; -- startofpacket
+ sink_endofpacket : in std_logic := 'X'; -- endofpacket
+ sink_valid : in std_logic_vector(6 downto 0) := (others => 'X'); -- data
+ src0_ready : in std_logic := 'X'; -- ready
+ src0_valid : out std_logic; -- valid
+ src0_data : out std_logic_vector(68 downto 0); -- data
+ src0_channel : out std_logic_vector(6 downto 0); -- channel
+ src0_startofpacket : out std_logic; -- startofpacket
+ src0_endofpacket : out std_logic; -- endofpacket
+ src1_ready : in std_logic := 'X'; -- ready
+ src1_valid : out std_logic; -- valid
+ src1_data : out std_logic_vector(68 downto 0); -- data
+ src1_channel : out std_logic_vector(6 downto 0); -- channel
+ src1_startofpacket : out std_logic; -- startofpacket
+ src1_endofpacket : out std_logic; -- endofpacket
+ src2_ready : in std_logic := 'X'; -- ready
+ src2_valid : out std_logic; -- valid
+ src2_data : out std_logic_vector(68 downto 0); -- data
+ src2_channel : out std_logic_vector(6 downto 0); -- channel
+ src2_startofpacket : out std_logic; -- startofpacket
+ src2_endofpacket : out std_logic; -- endofpacket
+ src3_ready : in std_logic := 'X'; -- ready
+ src3_valid : out std_logic; -- valid
+ src3_data : out std_logic_vector(68 downto 0); -- data
+ src3_channel : out std_logic_vector(6 downto 0); -- channel
+ src3_startofpacket : out std_logic; -- startofpacket
+ src3_endofpacket : out std_logic; -- endofpacket
+ src4_ready : in std_logic := 'X'; -- ready
+ src4_valid : out std_logic; -- valid
+ src4_data : out std_logic_vector(68 downto 0); -- data
+ src4_channel : out std_logic_vector(6 downto 0); -- channel
+ src4_startofpacket : out std_logic; -- startofpacket
+ src4_endofpacket : out std_logic; -- endofpacket
+ src5_ready : in std_logic := 'X'; -- ready
+ src5_valid : out std_logic; -- valid
+ src5_data : out std_logic_vector(68 downto 0); -- data
+ src5_channel : out std_logic_vector(6 downto 0); -- channel
+ src5_startofpacket : out std_logic; -- startofpacket
+ src5_endofpacket : out std_logic; -- endofpacket
+ src6_ready : in std_logic := 'X'; -- ready
+ src6_valid : out std_logic; -- valid
+ src6_data : out std_logic_vector(68 downto 0); -- data
+ src6_channel : out std_logic_vector(6 downto 0); -- channel
+ src6_startofpacket : out std_logic; -- startofpacket
+ src6_endofpacket : out std_logic -- endofpacket
+ );
+ end component altera_merlin_demultiplexer_0005;
+
+ component altera_merlin_demultiplexer_0006 is
+ port (
+ clk : in std_logic := 'X'; -- clk
+ reset : in std_logic := 'X'; -- reset
+ sink_ready : out std_logic; -- ready
+ sink_channel : in std_logic_vector(6 downto 0) := (others => 'X'); -- channel
+ sink_data : in std_logic_vector(68 downto 0) := (others => 'X'); -- data
+ sink_startofpacket : in std_logic := 'X'; -- startofpacket
+ sink_endofpacket : in std_logic := 'X'; -- endofpacket
+ sink_valid : in std_logic_vector(0 downto 0) := (others => 'X'); -- valid
+ src0_ready : in std_logic := 'X'; -- ready
+ src0_valid : out std_logic; -- valid
+ src0_data : out std_logic_vector(68 downto 0); -- data
+ src0_channel : out std_logic_vector(6 downto 0); -- channel
+ src0_startofpacket : out std_logic; -- startofpacket
+ src0_endofpacket : out std_logic -- endofpacket
+ );
+ end component altera_merlin_demultiplexer_0006;
+
+ component altera_merlin_multiplexer_0003 is
+ port (
+ clk : in std_logic := 'X'; -- clk
+ reset : in std_logic := 'X'; -- reset
+ src_ready : in std_logic := 'X'; -- ready
+ src_valid : out std_logic; -- valid
+ src_data : out std_logic_vector(68 downto 0); -- data
+ src_channel : out std_logic_vector(6 downto 0); -- channel
+ src_startofpacket : out std_logic; -- startofpacket
+ src_endofpacket : out std_logic; -- endofpacket
+ sink0_ready : out std_logic; -- ready
+ sink0_valid : in std_logic := 'X'; -- valid
+ sink0_channel : in std_logic_vector(6 downto 0) := (others => 'X'); -- channel
+ sink0_data : in std_logic_vector(68 downto 0) := (others => 'X'); -- data
+ sink0_startofpacket : in std_logic := 'X'; -- startofpacket
+ sink0_endofpacket : in std_logic := 'X'; -- endofpacket
+ sink1_ready : out std_logic; -- ready
+ sink1_valid : in std_logic := 'X'; -- valid
+ sink1_channel : in std_logic_vector(6 downto 0) := (others => 'X'); -- channel
+ sink1_data : in std_logic_vector(68 downto 0) := (others => 'X'); -- data
+ sink1_startofpacket : in std_logic := 'X'; -- startofpacket
+ sink1_endofpacket : in std_logic := 'X'; -- endofpacket
+ sink2_ready : out std_logic; -- ready
+ sink2_valid : in std_logic := 'X'; -- valid
+ sink2_channel : in std_logic_vector(6 downto 0) := (others => 'X'); -- channel
+ sink2_data : in std_logic_vector(68 downto 0) := (others => 'X'); -- data
+ sink2_startofpacket : in std_logic := 'X'; -- startofpacket
+ sink2_endofpacket : in std_logic := 'X'; -- endofpacket
+ sink3_ready : out std_logic; -- ready
+ sink3_valid : in std_logic := 'X'; -- valid
+ sink3_channel : in std_logic_vector(6 downto 0) := (others => 'X'); -- channel
+ sink3_data : in std_logic_vector(68 downto 0) := (others => 'X'); -- data
+ sink3_startofpacket : in std_logic := 'X'; -- startofpacket
+ sink3_endofpacket : in std_logic := 'X'; -- endofpacket
+ sink4_ready : out std_logic; -- ready
+ sink4_valid : in std_logic := 'X'; -- valid
+ sink4_channel : in std_logic_vector(6 downto 0) := (others => 'X'); -- channel
+ sink4_data : in std_logic_vector(68 downto 0) := (others => 'X'); -- data
+ sink4_startofpacket : in std_logic := 'X'; -- startofpacket
+ sink4_endofpacket : in std_logic := 'X'; -- endofpacket
+ sink5_ready : out std_logic; -- ready
+ sink5_valid : in std_logic := 'X'; -- valid
+ sink5_channel : in std_logic_vector(6 downto 0) := (others => 'X'); -- channel
+ sink5_data : in std_logic_vector(68 downto 0) := (others => 'X'); -- data
+ sink5_startofpacket : in std_logic := 'X'; -- startofpacket
+ sink5_endofpacket : in std_logic := 'X'; -- endofpacket
+ sink6_ready : out std_logic; -- ready
+ sink6_valid : in std_logic := 'X'; -- valid
+ sink6_channel : in std_logic_vector(6 downto 0) := (others => 'X'); -- channel
+ sink6_data : in std_logic_vector(68 downto 0) := (others => 'X'); -- data
+ sink6_startofpacket : in std_logic := 'X'; -- startofpacket
+ sink6_endofpacket : in std_logic := 'X' -- endofpacket
+ );
+ end component altera_merlin_multiplexer_0003;
+
+ component altera_avalon_st_handshake_clock_crosser_0001 is
+ port (
+ in_clk : in std_logic := 'X'; -- clk
+ in_reset : in std_logic := 'X'; -- reset
+ out_clk : in std_logic := 'X'; -- clk
+ out_reset : in std_logic := 'X'; -- reset
+ in_ready : out std_logic; -- ready
+ in_valid : in std_logic := 'X'; -- valid
+ in_startofpacket : in std_logic := 'X'; -- startofpacket
+ in_endofpacket : in std_logic := 'X'; -- endofpacket
+ in_channel : in std_logic_vector(1 downto 0) := (others => 'X'); -- channel
+ in_data : in std_logic_vector(65 downto 0) := (others => 'X'); -- data
+ out_ready : in std_logic := 'X'; -- ready
+ out_valid : out std_logic; -- valid
+ out_startofpacket : out std_logic; -- startofpacket
+ out_endofpacket : out std_logic; -- endofpacket
+ out_channel : out std_logic_vector(1 downto 0); -- channel
+ out_data : out std_logic_vector(65 downto 0) -- data
+ );
+ end component altera_avalon_st_handshake_clock_crosser_0001;
+
+ component ip_stratixiv_mac_10g_tx_eth_pkt_backpressure_control is
+ generic (
+ BITSPERSYMBOL : integer := 8;
+ SYMBOLSPERBEAT : integer := 8;
+ ERROR_WIDTH : integer := 1;
+ USE_READY : integer := 1
+ );
+ port (
+ clk : in std_logic := 'X'; -- clk
+ reset : in std_logic := 'X'; -- reset
+ csr_write : in std_logic := 'X'; -- write
+ csr_read : in std_logic := 'X'; -- read
+ csr_address : in std_logic_vector(0 downto 0) := (others => 'X'); -- address
+ csr_writedata : in std_logic_vector(31 downto 0) := (others => 'X'); -- writedata
+ csr_readdata : out std_logic_vector(31 downto 0); -- readdata
+ data_src_sop : out std_logic; -- startofpacket
+ data_src_eop : out std_logic; -- endofpacket
+ data_src_valid : out std_logic; -- valid
+ data_src_ready : in std_logic := 'X'; -- ready
+ data_src_data : out std_logic_vector(63 downto 0); -- data
+ data_src_empty : out std_logic_vector(2 downto 0); -- empty
+ data_src_error : out std_logic_vector(1 downto 0); -- error
+ data_sink_sop : in std_logic := 'X'; -- startofpacket
+ data_sink_eop : in std_logic := 'X'; -- endofpacket
+ data_sink_valid : in std_logic := 'X'; -- valid
+ data_sink_ready : out std_logic; -- ready
+ data_sink_data : in std_logic_vector(63 downto 0) := (others => 'X'); -- data
+ data_sink_empty : in std_logic_vector(2 downto 0) := (others => 'X'); -- empty
+ data_sink_error : in std_logic_vector(1 downto 0) := (others => 'X'); -- error
+ pausebeats_sink_valid : in std_logic := 'X'; -- valid
+ pausebeats_sink_data : in std_logic_vector(31 downto 0) := (others => 'X') -- data
+ );
+ end component ip_stratixiv_mac_10g_tx_eth_pkt_backpressure_control;
+
+ component ip_stratixiv_mac_10g_rx_eth_pkt_backpressure_control is
+ generic (
+ BITSPERSYMBOL : integer := 8;
+ SYMBOLSPERBEAT : integer := 8;
+ ERROR_WIDTH : integer := 1;
+ USE_READY : integer := 1
+ );
+ port (
+ clk : in std_logic := 'X'; -- clk
+ reset : in std_logic := 'X'; -- reset
+ csr_write : in std_logic := 'X'; -- write
+ csr_read : in std_logic := 'X'; -- read
+ csr_address : in std_logic_vector(0 downto 0) := (others => 'X'); -- address
+ csr_writedata : in std_logic_vector(31 downto 0) := (others => 'X'); -- writedata
+ csr_readdata : out std_logic_vector(31 downto 0); -- readdata
+ data_src_sop : out std_logic; -- startofpacket
+ data_src_eop : out std_logic; -- endofpacket
+ data_src_valid : out std_logic; -- valid
+ data_src_data : out std_logic_vector(63 downto 0); -- data
+ data_src_empty : out std_logic_vector(2 downto 0); -- empty
+ data_src_error : out std_logic_vector(0 downto 0); -- error
+ data_sink_sop : in std_logic := 'X'; -- startofpacket
+ data_sink_eop : in std_logic := 'X'; -- endofpacket
+ data_sink_valid : in std_logic := 'X'; -- valid
+ data_sink_data : in std_logic_vector(63 downto 0) := (others => 'X'); -- data
+ data_sink_empty : in std_logic_vector(2 downto 0) := (others => 'X'); -- empty
+ data_sink_error : in std_logic_vector(0 downto 0) := (others => 'X'); -- error
+ data_src_ready : in std_logic := 'X'; -- ready
+ data_sink_ready : out std_logic; -- ready
+ pausebeats_sink_valid : in std_logic := 'X'; -- valid
+ pausebeats_sink_data : in std_logic_vector(31 downto 0) := (others => 'X') -- data
+ );
+ end component ip_stratixiv_mac_10g_rx_eth_pkt_backpressure_control;
+
+ component ip_stratixiv_mac_10g_tx_eth_frame_decoder is
+ generic (
+ BITSPERSYMBOL : integer := 8;
+ SYMBOLSPERBEAT : integer := 8;
+ ERROR_WIDTH : integer := 2;
+ ENABLE_SUPP_ADDR : integer := 1;
+ ENABLE_PFC : integer := 0;
+ PFC_PRIORITY_NUM : integer := 8
+ );
+ port (
+ clk : in std_logic := 'X'; -- clk
+ reset : in std_logic := 'X'; -- reset
+ csr_readdata : out std_logic_vector(31 downto 0); -- readdata
+ csr_write : in std_logic := 'X'; -- write
+ csr_read : in std_logic := 'X'; -- read
+ csr_address : in std_logic_vector(4 downto 0) := (others => 'X'); -- address
+ csr_writedata : in std_logic_vector(31 downto 0) := (others => 'X'); -- writedata
+ data_sink_sop : in std_logic := 'X'; -- startofpacket
+ data_sink_eop : in std_logic := 'X'; -- endofpacket
+ data_sink_valid : in std_logic := 'X'; -- valid
+ data_sink_data : in std_logic_vector(63 downto 0) := (others => 'X'); -- data
+ data_sink_empty : in std_logic_vector(2 downto 0) := (others => 'X'); -- empty
+ data_sink_error : in std_logic_vector(2 downto 0) := (others => 'X'); -- error
+ rxstatus_src_valid : out std_logic; -- valid
+ rxstatus_src_data : out std_logic_vector(39 downto 0); -- data
+ rxstatus_src_error : out std_logic_vector(5 downto 0); -- error
+ data_sink_ready : out std_logic; -- ready
+ data_src_sop : out std_logic; -- startofpacket
+ data_src_eop : out std_logic; -- endofpacket
+ data_src_valid : out std_logic; -- valid
+ data_src_ready : in std_logic := 'X'; -- ready
+ data_src_data : out std_logic_vector(63 downto 0); -- data
+ data_src_empty : out std_logic_vector(2 downto 0); -- empty
+ data_src_error : out std_logic_vector(5 downto 0); -- error
+ pauselen_src_valid : out std_logic; -- valid
+ pauselen_src_data : out std_logic_vector(15 downto 0); -- data
+ pfc_pause_quanta_src_valid : out std_logic; -- valid
+ pfc_pause_quanta_src_data : out std_logic_vector(135 downto 0); -- data
+ pfc_status_src_valid : out std_logic; -- valid
+ pfc_status_src_data : out std_logic_vector(15 downto 0); -- data
+ pktinfo_src_valid : out std_logic; -- valid
+ pktinfo_src_data : out std_logic_vector(22 downto 0) -- data
+ );
+ end component ip_stratixiv_mac_10g_tx_eth_frame_decoder;
+
+ component ip_stratixiv_mac_10g_rx_eth_frame_decoder is
+ generic (
+ BITSPERSYMBOL : integer := 8;
+ SYMBOLSPERBEAT : integer := 8;
+ ERROR_WIDTH : integer := 2;
+ ENABLE_SUPP_ADDR : integer := 1;
+ ENABLE_PFC : integer := 0;
+ PFC_PRIORITY_NUM : integer := 8
+ );
+ port (
+ clk : in std_logic := 'X'; -- clk
+ reset : in std_logic := 'X'; -- reset
+ csr_readdata : out std_logic_vector(31 downto 0); -- readdata
+ csr_write : in std_logic := 'X'; -- write
+ csr_read : in std_logic := 'X'; -- read
+ csr_address : in std_logic_vector(4 downto 0) := (others => 'X'); -- address
+ csr_writedata : in std_logic_vector(31 downto 0) := (others => 'X'); -- writedata
+ data_sink_sop : in std_logic := 'X'; -- startofpacket
+ data_sink_eop : in std_logic := 'X'; -- endofpacket
+ data_sink_valid : in std_logic := 'X'; -- valid
+ data_sink_data : in std_logic_vector(63 downto 0) := (others => 'X'); -- data
+ data_sink_empty : in std_logic_vector(2 downto 0) := (others => 'X'); -- empty
+ data_sink_error : in std_logic_vector(0 downto 0) := (others => 'X'); -- error
+ data_src_sop : out std_logic; -- startofpacket
+ data_src_eop : out std_logic; -- endofpacket
+ data_src_valid : out std_logic; -- valid
+ data_src_data : out std_logic_vector(63 downto 0); -- data
+ data_src_empty : out std_logic_vector(2 downto 0); -- empty
+ data_src_error : out std_logic_vector(3 downto 0); -- error
+ pauselen_src_valid : out std_logic; -- valid
+ pauselen_src_data : out std_logic_vector(15 downto 0); -- data
+ rxstatus_src_valid : out std_logic; -- valid
+ rxstatus_src_data : out std_logic_vector(39 downto 0); -- data
+ rxstatus_src_error : out std_logic_vector(3 downto 0); -- error
+ pktinfo_src_valid : out std_logic; -- valid
+ pktinfo_src_data : out std_logic_vector(22 downto 0); -- data
+ data_sink_ready : out std_logic; -- ready
+ data_src_ready : in std_logic := 'X'; -- ready
+ pfc_pause_quanta_src_valid : out std_logic; -- valid
+ pfc_pause_quanta_src_data : out std_logic_vector(135 downto 0); -- data
+ pfc_status_src_valid : out std_logic; -- valid
+ pfc_status_src_data : out std_logic_vector(15 downto 0) -- data
+ );
+ end component ip_stratixiv_mac_10g_rx_eth_frame_decoder;
+
+ component ip_stratixiv_mac_10g_tx_eth_crc_inserter is
+ generic (
+ BITSPERSYMBOL : integer := 8;
+ SYMBOLSPERBEAT : integer := 8;
+ ERROR_WIDTH : integer := 2;
+ MODE_CHECKER_0_INSERTER_1 : integer := 1
+ );
+ port (
+ clk : in std_logic := 'X'; -- clk
+ reset : in std_logic := 'X'; -- reset
+ csr_write : in std_logic := 'X'; -- write
+ csr_read : in std_logic := 'X'; -- read
+ csr_address : in std_logic := 'X'; -- address
+ csr_writedata : in std_logic_vector(31 downto 0) := (others => 'X'); -- writedata
+ csr_readdata : out std_logic_vector(31 downto 0); -- readdata
+ data_sink_sop : in std_logic := 'X'; -- startofpacket
+ data_sink_eop : in std_logic := 'X'; -- endofpacket
+ data_sink_valid : in std_logic := 'X'; -- valid
+ data_sink_ready : out std_logic; -- ready
+ data_sink_data : in std_logic_vector(63 downto 0) := (others => 'X'); -- data
+ data_sink_empty : in std_logic_vector(2 downto 0) := (others => 'X'); -- empty
+ data_sink_error : in std_logic_vector(1 downto 0) := (others => 'X'); -- error
+ data_src_sop : out std_logic; -- startofpacket
+ data_src_eop : out std_logic; -- endofpacket
+ data_src_valid : out std_logic; -- valid
+ data_src_ready : in std_logic := 'X'; -- ready
+ data_src_data : out std_logic_vector(63 downto 0); -- data
+ data_src_empty : out std_logic_vector(2 downto 0); -- empty
+ data_src_error : out std_logic_vector(2 downto 0) -- error
+ );
+ end component ip_stratixiv_mac_10g_tx_eth_crc_inserter;
+
+ component ip_stratixiv_mac_10g_rx_eth_crc_checker is
+ generic (
+ BITSPERSYMBOL : integer := 8;
+ SYMBOLSPERBEAT : integer := 8;
+ ERROR_WIDTH : integer := 2;
+ MODE_CHECKER_0_INSERTER_1 : integer := 1
+ );
+ port (
+ clk : in std_logic := 'X'; -- clk
+ reset : in std_logic := 'X'; -- reset
+ csr_write : in std_logic := 'X'; -- write
+ csr_read : in std_logic := 'X'; -- read
+ csr_address : in std_logic := 'X'; -- address
+ csr_writedata : in std_logic_vector(31 downto 0) := (others => 'X'); -- writedata
+ csr_readdata : out std_logic_vector(31 downto 0); -- readdata
+ data_sink_sop : in std_logic := 'X'; -- startofpacket
+ data_sink_eop : in std_logic := 'X'; -- endofpacket
+ data_sink_valid : in std_logic := 'X'; -- valid
+ data_sink_data : in std_logic_vector(63 downto 0) := (others => 'X'); -- data
+ data_sink_empty : in std_logic_vector(2 downto 0) := (others => 'X'); -- empty
+ data_sink_error : in std_logic_vector(0 downto 0) := (others => 'X'); -- error
+ data_src_sop : out std_logic; -- startofpacket
+ data_src_eop : out std_logic; -- endofpacket
+ data_src_valid : out std_logic; -- valid
+ data_src_data : out std_logic_vector(63 downto 0); -- data
+ data_src_empty : out std_logic_vector(2 downto 0); -- empty
+ data_src_error : out std_logic_vector(1 downto 0); -- error
+ data_sink_ready : out std_logic; -- ready
+ data_src_ready : in std_logic := 'X' -- ready
+ );
+ end component ip_stratixiv_mac_10g_rx_eth_crc_checker;
+
+ signal tx_eth_packet_underflow_control_avalon_streaming_source_endofpacket : std_logic; -- tx_eth_packet_underflow_control:data_src_eop -> tx_eth_pad_inserter:data_sink_eop
+ signal tx_eth_packet_underflow_control_avalon_streaming_source_valid : std_logic; -- tx_eth_packet_underflow_control:data_src_valid -> tx_eth_pad_inserter:data_sink_valid
+ signal tx_eth_packet_underflow_control_avalon_streaming_source_startofpacket : std_logic; -- tx_eth_packet_underflow_control:data_src_sop -> tx_eth_pad_inserter:data_sink_sop
+ signal tx_eth_packet_underflow_control_avalon_streaming_source_error : std_logic_vector(1 downto 0); -- tx_eth_packet_underflow_control:data_src_error -> tx_eth_pad_inserter:data_sink_error
+ signal tx_eth_packet_underflow_control_avalon_streaming_source_empty : std_logic_vector(2 downto 0); -- tx_eth_packet_underflow_control:data_src_empty -> tx_eth_pad_inserter:data_sink_empty
+ signal tx_eth_packet_underflow_control_avalon_streaming_source_data : std_logic_vector(63 downto 0); -- tx_eth_packet_underflow_control:data_src_data -> tx_eth_pad_inserter:data_sink_data
+ signal tx_eth_packet_underflow_control_avalon_streaming_source_ready : std_logic; -- tx_eth_pad_inserter:data_sink_ready -> tx_eth_packet_underflow_control:data_src_ready
+ signal tx_eth_pause_beat_conversion_pause_beat_src_valid : std_logic; -- tx_eth_pause_beat_conversion:pause_beat_src_valid -> tx_eth_pkt_backpressure_control:pausebeats_sink_valid
+ signal tx_eth_pause_beat_conversion_pause_beat_src_data : std_logic_vector(31 downto 0); -- tx_eth_pause_beat_conversion:pause_beat_src_data -> tx_eth_pkt_backpressure_control:pausebeats_sink_data
+ signal tx_eth_pad_inserter_avalon_st_source_data_endofpacket : std_logic; -- tx_eth_pad_inserter:data_src_eop -> tx_eth_pkt_backpressure_control:data_sink_eop
+ signal tx_eth_pad_inserter_avalon_st_source_data_valid : std_logic; -- tx_eth_pad_inserter:data_src_valid -> tx_eth_pkt_backpressure_control:data_sink_valid
+ signal tx_eth_pad_inserter_avalon_st_source_data_startofpacket : std_logic; -- tx_eth_pad_inserter:data_src_sop -> tx_eth_pkt_backpressure_control:data_sink_sop
+ signal tx_eth_pad_inserter_avalon_st_source_data_error : std_logic_vector(1 downto 0); -- tx_eth_pad_inserter:data_src_error -> tx_eth_pkt_backpressure_control:data_sink_error
+ signal tx_eth_pad_inserter_avalon_st_source_data_empty : std_logic_vector(2 downto 0); -- tx_eth_pad_inserter:data_src_empty -> tx_eth_pkt_backpressure_control:data_sink_empty
+ signal tx_eth_pad_inserter_avalon_st_source_data_data : std_logic_vector(63 downto 0); -- tx_eth_pad_inserter:data_src_data -> tx_eth_pkt_backpressure_control:data_sink_data
+ signal tx_eth_pad_inserter_avalon_st_source_data_ready : std_logic; -- tx_eth_pkt_backpressure_control:data_sink_ready -> tx_eth_pad_inserter:data_src_ready
+ signal tx_eth_pause_ctrl_gen_pause_packet_endofpacket : std_logic; -- tx_eth_pause_ctrl_gen:pause_source_eop -> tx_st_pause_ctrl_error_adapter:in_endofpacket
+ signal tx_eth_pause_ctrl_gen_pause_packet_valid : std_logic; -- tx_eth_pause_ctrl_gen:pause_source_valid -> tx_st_pause_ctrl_error_adapter:in_valid
+ signal tx_eth_pause_ctrl_gen_pause_packet_startofpacket : std_logic; -- tx_eth_pause_ctrl_gen:pause_source_sop -> tx_st_pause_ctrl_error_adapter:in_startofpacket
+ signal tx_eth_pause_ctrl_gen_pause_packet_error : std_logic_vector(0 downto 0); -- tx_eth_pause_ctrl_gen:pause_source_error -> tx_st_pause_ctrl_error_adapter:in_error
+ signal tx_eth_pause_ctrl_gen_pause_packet_empty : std_logic_vector(2 downto 0); -- tx_eth_pause_ctrl_gen:pause_source_empty -> tx_st_pause_ctrl_error_adapter:in_empty
+ signal tx_eth_pause_ctrl_gen_pause_packet_data : std_logic_vector(63 downto 0); -- tx_eth_pause_ctrl_gen:pause_source_data -> tx_st_pause_ctrl_error_adapter:in_data
+ signal tx_eth_pause_ctrl_gen_pause_packet_ready : std_logic; -- tx_st_pause_ctrl_error_adapter:in_ready -> tx_eth_pause_ctrl_gen:pause_source_ready
+ signal tx_eth_pkt_backpressure_control_avalon_st_source_data_endofpacket : std_logic; -- tx_eth_pkt_backpressure_control:data_src_eop -> tx_st_mux_flow_control_user_frame:in0_endofpacket
+ signal tx_eth_pkt_backpressure_control_avalon_st_source_data_valid : std_logic; -- tx_eth_pkt_backpressure_control:data_src_valid -> tx_st_mux_flow_control_user_frame:in0_valid
+ signal tx_eth_pkt_backpressure_control_avalon_st_source_data_startofpacket : std_logic; -- tx_eth_pkt_backpressure_control:data_src_sop -> tx_st_mux_flow_control_user_frame:in0_startofpacket
+ signal tx_eth_pkt_backpressure_control_avalon_st_source_data_error : std_logic_vector(1 downto 0); -- tx_eth_pkt_backpressure_control:data_src_error -> tx_st_mux_flow_control_user_frame:in0_error
+ signal tx_eth_pkt_backpressure_control_avalon_st_source_data_empty : std_logic_vector(2 downto 0); -- tx_eth_pkt_backpressure_control:data_src_empty -> tx_st_mux_flow_control_user_frame:in0_empty
+ signal tx_eth_pkt_backpressure_control_avalon_st_source_data_data : std_logic_vector(63 downto 0); -- tx_eth_pkt_backpressure_control:data_src_data -> tx_st_mux_flow_control_user_frame:in0_data
+ signal tx_eth_pkt_backpressure_control_avalon_st_source_data_ready : std_logic; -- tx_st_mux_flow_control_user_frame:in0_ready -> tx_eth_pkt_backpressure_control:data_src_ready
+ signal tx_st_pause_ctrl_error_adapter_out_endofpacket : std_logic; -- tx_st_pause_ctrl_error_adapter:out_endofpacket -> tx_st_mux_flow_control_user_frame:in1_endofpacket
+ signal tx_st_pause_ctrl_error_adapter_out_valid : std_logic; -- tx_st_pause_ctrl_error_adapter:out_valid -> tx_st_mux_flow_control_user_frame:in1_valid
+ signal tx_st_pause_ctrl_error_adapter_out_startofpacket : std_logic; -- tx_st_pause_ctrl_error_adapter:out_startofpacket -> tx_st_mux_flow_control_user_frame:in1_startofpacket
+ signal tx_st_pause_ctrl_error_adapter_out_error : std_logic_vector(1 downto 0); -- tx_st_pause_ctrl_error_adapter:out_error -> tx_st_mux_flow_control_user_frame:in1_error
+ signal tx_st_pause_ctrl_error_adapter_out_empty : std_logic_vector(2 downto 0); -- tx_st_pause_ctrl_error_adapter:out_empty -> tx_st_mux_flow_control_user_frame:in1_empty
+ signal tx_st_pause_ctrl_error_adapter_out_data : std_logic_vector(63 downto 0); -- tx_st_pause_ctrl_error_adapter:out_data -> tx_st_mux_flow_control_user_frame:in1_data
+ signal tx_st_pause_ctrl_error_adapter_out_ready : std_logic; -- tx_st_mux_flow_control_user_frame:in1_ready -> tx_st_pause_ctrl_error_adapter:out_ready
+ signal tx_st_mux_flow_control_user_frame_out_endofpacket : std_logic; -- tx_st_mux_flow_control_user_frame:out_endofpacket -> tx_eth_address_inserter:data_sink_eop
+ signal tx_st_mux_flow_control_user_frame_out_valid : std_logic; -- tx_st_mux_flow_control_user_frame:out_valid -> tx_eth_address_inserter:data_sink_valid
+ signal tx_st_mux_flow_control_user_frame_out_startofpacket : std_logic; -- tx_st_mux_flow_control_user_frame:out_startofpacket -> tx_eth_address_inserter:data_sink_sop
+ signal tx_st_mux_flow_control_user_frame_out_error : std_logic_vector(1 downto 0); -- tx_st_mux_flow_control_user_frame:out_error -> tx_eth_address_inserter:data_sink_error
+ signal tx_st_mux_flow_control_user_frame_out_empty : std_logic_vector(2 downto 0); -- tx_st_mux_flow_control_user_frame:out_empty -> tx_eth_address_inserter:data_sink_empty
+ signal tx_st_mux_flow_control_user_frame_out_data : std_logic_vector(63 downto 0); -- tx_st_mux_flow_control_user_frame:out_data -> tx_eth_address_inserter:data_sink_data
+ signal tx_st_mux_flow_control_user_frame_out_ready : std_logic; -- tx_eth_address_inserter:data_sink_ready -> tx_st_mux_flow_control_user_frame:out_ready
+ signal tx_eth_address_inserter_avalon_streaming_source_endofpacket : std_logic; -- tx_eth_address_inserter:data_src_eop -> tx_eth_crc_inserter:data_sink_eop
+ signal tx_eth_address_inserter_avalon_streaming_source_valid : std_logic; -- tx_eth_address_inserter:data_src_valid -> tx_eth_crc_inserter:data_sink_valid
+ signal tx_eth_address_inserter_avalon_streaming_source_startofpacket : std_logic; -- tx_eth_address_inserter:data_src_sop -> tx_eth_crc_inserter:data_sink_sop
+ signal tx_eth_address_inserter_avalon_streaming_source_error : std_logic_vector(1 downto 0); -- tx_eth_address_inserter:data_src_error -> tx_eth_crc_inserter:data_sink_error
+ signal tx_eth_address_inserter_avalon_streaming_source_empty : std_logic_vector(2 downto 0); -- tx_eth_address_inserter:data_src_empty -> tx_eth_crc_inserter:data_sink_empty
+ signal tx_eth_address_inserter_avalon_streaming_source_data : std_logic_vector(63 downto 0); -- tx_eth_address_inserter:data_src_data -> tx_eth_crc_inserter:data_sink_data
+ signal tx_eth_address_inserter_avalon_streaming_source_ready : std_logic; -- tx_eth_crc_inserter:data_sink_ready -> tx_eth_address_inserter:data_src_ready
+ signal tx_eth_crc_inserter_avalon_streaming_source_endofpacket : std_logic; -- tx_eth_crc_inserter:data_src_eop -> tx_st_pipeline_stage_rs:in_endofpacket
+ signal tx_eth_crc_inserter_avalon_streaming_source_valid : std_logic; -- tx_eth_crc_inserter:data_src_valid -> tx_st_pipeline_stage_rs:in_valid
+ signal tx_eth_crc_inserter_avalon_streaming_source_startofpacket : std_logic; -- tx_eth_crc_inserter:data_src_sop -> tx_st_pipeline_stage_rs:in_startofpacket
+ signal tx_eth_crc_inserter_avalon_streaming_source_error : std_logic_vector(2 downto 0); -- tx_eth_crc_inserter:data_src_error -> tx_st_pipeline_stage_rs:in_error
+ signal tx_eth_crc_inserter_avalon_streaming_source_empty : std_logic_vector(2 downto 0); -- tx_eth_crc_inserter:data_src_empty -> tx_st_pipeline_stage_rs:in_empty
+ signal tx_eth_crc_inserter_avalon_streaming_source_data : std_logic_vector(63 downto 0); -- tx_eth_crc_inserter:data_src_data -> tx_st_pipeline_stage_rs:in_data
+ signal tx_eth_crc_inserter_avalon_streaming_source_ready : std_logic; -- tx_st_pipeline_stage_rs:in_ready -> tx_eth_crc_inserter:data_src_ready
+ signal tx_st_pipeline_stage_rs_source0_endofpacket : std_logic; -- tx_st_pipeline_stage_rs:out_endofpacket -> tx_st_splitter_1:in0_endofpacket
+ signal tx_st_pipeline_stage_rs_source0_valid : std_logic; -- tx_st_pipeline_stage_rs:out_valid -> tx_st_splitter_1:in0_valid
+ signal tx_st_pipeline_stage_rs_source0_startofpacket : std_logic; -- tx_st_pipeline_stage_rs:out_startofpacket -> tx_st_splitter_1:in0_startofpacket
+ signal tx_st_pipeline_stage_rs_source0_error : std_logic_vector(2 downto 0); -- tx_st_pipeline_stage_rs:out_error -> tx_st_splitter_1:in0_error
+ signal tx_st_pipeline_stage_rs_source0_data : std_logic_vector(63 downto 0); -- tx_st_pipeline_stage_rs:out_data -> tx_st_splitter_1:in0_data
+ signal tx_st_pipeline_stage_rs_source0_empty : std_logic_vector(2 downto 0); -- tx_st_pipeline_stage_rs:out_empty -> tx_st_splitter_1:in0_empty
+ signal tx_st_pipeline_stage_rs_source0_ready : std_logic; -- tx_st_splitter_1:in0_ready -> tx_st_pipeline_stage_rs:out_ready
+ signal tx_st_splitter_1_out0_endofpacket : std_logic; -- tx_st_splitter_1:out0_endofpacket -> tx_st_timing_adapter_frame_decoder:in_endofpacket
+ signal tx_st_splitter_1_out0_valid : std_logic; -- tx_st_splitter_1:out0_valid -> tx_st_timing_adapter_frame_decoder:in_valid
+ signal tx_st_splitter_1_out0_startofpacket : std_logic; -- tx_st_splitter_1:out0_startofpacket -> tx_st_timing_adapter_frame_decoder:in_startofpacket
+ signal tx_st_splitter_1_out0_error : std_logic_vector(2 downto 0); -- tx_st_splitter_1:out0_error -> tx_st_timing_adapter_frame_decoder:in_error
+ signal tx_st_splitter_1_out0_data : std_logic_vector(63 downto 0); -- tx_st_splitter_1:out0_data -> tx_st_timing_adapter_frame_decoder:in_data
+ signal tx_st_splitter_1_out0_empty : std_logic_vector(2 downto 0); -- tx_st_splitter_1:out0_empty -> tx_st_timing_adapter_frame_decoder:in_empty
+ signal tx_st_splitter_1_out0_ready : std_logic; -- tx_st_timing_adapter_frame_decoder:in_ready -> tx_st_splitter_1:out0_ready
+ signal tx_st_splitter_1_out1_endofpacket : std_logic; -- tx_st_splitter_1:out1_endofpacket -> tx_eth_packet_formatter:data_sink_eop
+ signal tx_st_splitter_1_out1_valid : std_logic; -- tx_st_splitter_1:out1_valid -> tx_eth_packet_formatter:data_sink_valid
+ signal tx_st_splitter_1_out1_startofpacket : std_logic; -- tx_st_splitter_1:out1_startofpacket -> tx_eth_packet_formatter:data_sink_sop
+ signal tx_st_splitter_1_out1_error : std_logic_vector(2 downto 0); -- tx_st_splitter_1:out1_error -> tx_eth_packet_formatter:data_sink_error
+ signal tx_st_splitter_1_out1_data : std_logic_vector(63 downto 0); -- tx_st_splitter_1:out1_data -> tx_eth_packet_formatter:data_sink_data
+ signal tx_st_splitter_1_out1_empty : std_logic_vector(2 downto 0); -- tx_st_splitter_1:out1_empty -> tx_eth_packet_formatter:data_sink_empty
+ signal tx_st_splitter_1_out1_ready : std_logic; -- tx_eth_packet_formatter:data_sink_ready -> tx_st_splitter_1:out1_ready
+ signal tx_st_timing_adapter_frame_decoder_out_endofpacket : std_logic; -- tx_st_timing_adapter_frame_decoder:out_endofpacket -> tx_eth_frame_decoder:data_sink_eop
+ signal tx_st_timing_adapter_frame_decoder_out_valid : std_logic; -- tx_st_timing_adapter_frame_decoder:out_valid -> tx_eth_frame_decoder:data_sink_valid
+ signal tx_st_timing_adapter_frame_decoder_out_startofpacket : std_logic; -- tx_st_timing_adapter_frame_decoder:out_startofpacket -> tx_eth_frame_decoder:data_sink_sop
+ signal tx_st_timing_adapter_frame_decoder_out_error : std_logic_vector(2 downto 0); -- tx_st_timing_adapter_frame_decoder:out_error -> tx_eth_frame_decoder:data_sink_error
+ signal tx_st_timing_adapter_frame_decoder_out_empty : std_logic_vector(2 downto 0); -- tx_st_timing_adapter_frame_decoder:out_empty -> tx_eth_frame_decoder:data_sink_empty
+ signal tx_st_timing_adapter_frame_decoder_out_data : std_logic_vector(63 downto 0); -- tx_st_timing_adapter_frame_decoder:out_data -> tx_eth_frame_decoder:data_sink_data
+ signal tx_eth_frame_decoder_avalon_st_rxstatus_src_valid : std_logic; -- tx_eth_frame_decoder:rxstatus_src_valid -> tx_st_error_adapter_stat:in_valid
+ signal tx_eth_frame_decoder_avalon_st_rxstatus_src_error : std_logic_vector(5 downto 0); -- tx_eth_frame_decoder:rxstatus_src_error -> tx_st_error_adapter_stat:in_error
+ signal tx_eth_frame_decoder_avalon_st_rxstatus_src_data : std_logic_vector(39 downto 0); -- tx_eth_frame_decoder:rxstatus_src_data -> tx_st_error_adapter_stat:in_data
+ signal tx_st_error_adapter_stat_out_valid : std_logic; -- tx_st_error_adapter_stat:out_valid -> tx_st_timing_adapter_splitter_status_in:in_valid
+ signal tx_st_error_adapter_stat_out_error : std_logic_vector(6 downto 0); -- tx_st_error_adapter_stat:out_error -> tx_st_timing_adapter_splitter_status_in:in_error
+ signal tx_st_error_adapter_stat_out_data : std_logic_vector(39 downto 0); -- tx_st_error_adapter_stat:out_data -> tx_st_timing_adapter_splitter_status_in:in_data
+ signal tx_st_timing_adapter_splitter_status_in_out_valid : std_logic; -- tx_st_timing_adapter_splitter_status_in:out_valid -> tx_st_status_splitter:in0_valid
+ signal tx_st_timing_adapter_splitter_status_in_out_error : std_logic_vector(6 downto 0); -- tx_st_timing_adapter_splitter_status_in:out_error -> tx_st_status_splitter:in0_error
+ signal tx_st_timing_adapter_splitter_status_in_out_data : std_logic_vector(39 downto 0); -- tx_st_timing_adapter_splitter_status_in:out_data -> tx_st_status_splitter:in0_data
+ signal tx_st_timing_adapter_splitter_status_in_out_ready : std_logic; -- tx_st_status_splitter:in0_ready -> tx_st_timing_adapter_splitter_status_in:out_ready
+ signal tx_st_status_splitter_out0_valid : std_logic; -- tx_st_status_splitter:out0_valid -> tx_st_timing_adapter_splitter_status_statistics:in_valid
+ signal tx_st_status_splitter_out0_error : std_logic_vector(6 downto 0); -- tx_st_status_splitter:out0_error -> tx_st_timing_adapter_splitter_status_statistics:in_error
+ signal tx_st_status_splitter_out0_data : std_logic_vector(39 downto 0); -- tx_st_status_splitter:out0_data -> tx_st_timing_adapter_splitter_status_statistics:in_data
+ signal tx_st_status_splitter_out0_ready : std_logic; -- tx_st_timing_adapter_splitter_status_statistics:in_ready -> tx_st_status_splitter:out0_ready
+ signal tx_st_timing_adapter_splitter_status_statistics_out_valid : std_logic; -- tx_st_timing_adapter_splitter_status_statistics:out_valid -> tx_eth_statistics_collector:stat_sink_valid
+ signal tx_st_timing_adapter_splitter_status_statistics_out_error : std_logic_vector(6 downto 0); -- tx_st_timing_adapter_splitter_status_statistics:out_error -> tx_eth_statistics_collector:stat_sink_error
+ signal tx_st_timing_adapter_splitter_status_statistics_out_data : std_logic_vector(39 downto 0); -- tx_st_timing_adapter_splitter_status_statistics:out_data -> tx_eth_statistics_collector:stat_sink_data
+ signal tx_st_status_splitter_out1_valid : std_logic; -- tx_st_status_splitter:out1_valid -> tx_st_timing_adapter_splitter_status_output:in_valid
+ signal tx_st_status_splitter_out1_error : std_logic_vector(6 downto 0); -- tx_st_status_splitter:out1_error -> tx_st_timing_adapter_splitter_status_output:in_error
+ signal tx_st_status_splitter_out1_data : std_logic_vector(39 downto 0); -- tx_st_status_splitter:out1_data -> tx_st_timing_adapter_splitter_status_output:in_data
+ signal tx_st_status_splitter_out1_ready : std_logic; -- tx_st_timing_adapter_splitter_status_output:in_ready -> tx_st_status_splitter:out1_ready
+ signal tx_eth_packet_formatter_data_src_endofpacket : std_logic; -- tx_eth_packet_formatter:data_src_eop -> tx_eth_xgmii_termination:data_sink_eop
+ signal tx_eth_packet_formatter_data_src_valid : std_logic; -- tx_eth_packet_formatter:data_src_valid -> tx_eth_xgmii_termination:data_sink_valid
+ signal tx_eth_packet_formatter_data_src_startofpacket : std_logic; -- tx_eth_packet_formatter:data_src_sop -> tx_eth_xgmii_termination:data_sink_sop
+ signal tx_eth_packet_formatter_data_src_empty : std_logic_vector(2 downto 0); -- tx_eth_packet_formatter:data_src_empty -> tx_eth_xgmii_termination:data_sink_empty
+ signal tx_eth_packet_formatter_data_src_data : std_logic_vector(71 downto 0); -- tx_eth_packet_formatter:data_src_data -> tx_eth_xgmii_termination:data_sink_data
+ signal tx_eth_packet_formatter_data_src_ready : std_logic; -- tx_eth_xgmii_termination:data_sink_ready -> tx_eth_packet_formatter:data_src_ready
+ signal tx_eth_xgmii_termination_avalon_streaming_source_data : std_logic_vector(71 downto 0); -- tx_eth_xgmii_termination:xgmii_src_data -> tx_eth_link_fault_generation:mii_sink_data
+ signal rx_st_timing_adapter_interface_conversion_out_valid : std_logic; -- rx_st_timing_adapter_interface_conversion:out_valid -> rx_st_splitter_xgmii:in0_valid
+ signal rx_st_timing_adapter_interface_conversion_out_data : std_logic_vector(71 downto 0); -- rx_st_timing_adapter_interface_conversion:out_data -> rx_st_splitter_xgmii:in0_data
+ signal rx_st_timing_adapter_interface_conversion_out_ready : std_logic; -- rx_st_splitter_xgmii:in0_ready -> rx_st_timing_adapter_interface_conversion:out_ready
+ signal rx_st_splitter_xgmii_out0_valid : std_logic; -- rx_st_splitter_xgmii:out0_valid -> rx_st_timing_adapter_lane_decoder:in_valid
+ signal rx_st_splitter_xgmii_out0_data : std_logic_vector(71 downto 0); -- rx_st_splitter_xgmii:out0_data -> rx_st_timing_adapter_lane_decoder:in_data
+ signal rx_st_splitter_xgmii_out0_ready : std_logic; -- rx_st_timing_adapter_lane_decoder:in_ready -> rx_st_splitter_xgmii:out0_ready
+ signal rx_st_timing_adapter_lane_decoder_out_data : std_logic_vector(71 downto 0); -- rx_st_timing_adapter_lane_decoder:out_data -> rx_eth_lane_decoder:xgmii_sink_data
+ signal rx_st_splitter_xgmii_out1_valid : std_logic; -- rx_st_splitter_xgmii:out1_valid -> rx_st_timing_adapter_link_fault_detection:in_valid
+ signal rx_st_splitter_xgmii_out1_data : std_logic_vector(71 downto 0); -- rx_st_splitter_xgmii:out1_data -> rx_st_timing_adapter_link_fault_detection:in_data
+ signal rx_st_splitter_xgmii_out1_ready : std_logic; -- rx_st_timing_adapter_link_fault_detection:in_ready -> rx_st_splitter_xgmii:out1_ready
+ signal rx_st_timing_adapter_link_fault_detection_out_data : std_logic_vector(71 downto 0); -- rx_st_timing_adapter_link_fault_detection:out_data -> rx_eth_link_fault_detection:mii_sink_data
+ signal rx_eth_pkt_backpressure_control_avalon_st_source_data_endofpacket : std_logic; -- rx_eth_pkt_backpressure_control:data_src_eop -> rx_st_timing_adapter_frame_status_in:in_endofpacket
+ signal rx_eth_pkt_backpressure_control_avalon_st_source_data_valid : std_logic; -- rx_eth_pkt_backpressure_control:data_src_valid -> rx_st_timing_adapter_frame_status_in:in_valid
+ signal rx_eth_pkt_backpressure_control_avalon_st_source_data_startofpacket : std_logic; -- rx_eth_pkt_backpressure_control:data_src_sop -> rx_st_timing_adapter_frame_status_in:in_startofpacket
+ signal rx_eth_pkt_backpressure_control_avalon_st_source_data_error : std_logic_vector(0 downto 0); -- rx_eth_pkt_backpressure_control:data_src_error -> rx_st_timing_adapter_frame_status_in:in_error
+ signal rx_eth_pkt_backpressure_control_avalon_st_source_data_empty : std_logic_vector(2 downto 0); -- rx_eth_pkt_backpressure_control:data_src_empty -> rx_st_timing_adapter_frame_status_in:in_empty
+ signal rx_eth_pkt_backpressure_control_avalon_st_source_data_data : std_logic_vector(63 downto 0); -- rx_eth_pkt_backpressure_control:data_src_data -> rx_st_timing_adapter_frame_status_in:in_data
+ signal rx_st_timing_adapter_frame_status_in_out_endofpacket : std_logic; -- rx_st_timing_adapter_frame_status_in:out_endofpacket -> rx_st_frame_status_splitter:in0_endofpacket
+ signal rx_st_timing_adapter_frame_status_in_out_valid : std_logic; -- rx_st_timing_adapter_frame_status_in:out_valid -> rx_st_frame_status_splitter:in0_valid
+ signal rx_st_timing_adapter_frame_status_in_out_startofpacket : std_logic; -- rx_st_timing_adapter_frame_status_in:out_startofpacket -> rx_st_frame_status_splitter:in0_startofpacket
+ signal rx_st_timing_adapter_frame_status_in_out_error : std_logic; -- rx_st_timing_adapter_frame_status_in:out_error -> rx_st_frame_status_splitter:in0_error
+ signal rx_st_timing_adapter_frame_status_in_out_empty : std_logic_vector(2 downto 0); -- rx_st_timing_adapter_frame_status_in:out_empty -> rx_st_frame_status_splitter:in0_empty
+ signal rx_st_timing_adapter_frame_status_in_out_data : std_logic_vector(63 downto 0); -- rx_st_timing_adapter_frame_status_in:out_data -> rx_st_frame_status_splitter:in0_data
+ signal rx_st_timing_adapter_frame_status_in_out_ready : std_logic; -- rx_st_frame_status_splitter:in0_ready -> rx_st_timing_adapter_frame_status_in:out_ready
+ signal rx_st_frame_status_splitter_out0_endofpacket : std_logic; -- rx_st_frame_status_splitter:out0_endofpacket -> rx_timing_adapter_frame_status_out_frame_decoder:in_endofpacket
+ signal rx_st_frame_status_splitter_out0_valid : std_logic; -- rx_st_frame_status_splitter:out0_valid -> rx_timing_adapter_frame_status_out_frame_decoder:in_valid
+ signal rx_st_frame_status_splitter_out0_startofpacket : std_logic; -- rx_st_frame_status_splitter:out0_startofpacket -> rx_timing_adapter_frame_status_out_frame_decoder:in_startofpacket
+ signal rx_st_frame_status_splitter_out0_error : std_logic; -- rx_st_frame_status_splitter:out0_error -> rx_timing_adapter_frame_status_out_frame_decoder:in_error
+ signal rx_st_frame_status_splitter_out0_data : std_logic_vector(63 downto 0); -- rx_st_frame_status_splitter:out0_data -> rx_timing_adapter_frame_status_out_frame_decoder:in_data
+ signal rx_st_frame_status_splitter_out0_empty : std_logic_vector(2 downto 0); -- rx_st_frame_status_splitter:out0_empty -> rx_timing_adapter_frame_status_out_frame_decoder:in_empty
+ signal rx_st_frame_status_splitter_out0_ready : std_logic; -- rx_timing_adapter_frame_status_out_frame_decoder:in_ready -> rx_st_frame_status_splitter:out0_ready
+ signal rx_timing_adapter_frame_status_out_frame_decoder_out_endofpacket : std_logic; -- rx_timing_adapter_frame_status_out_frame_decoder:out_endofpacket -> rx_eth_frame_decoder:data_sink_eop
+ signal rx_timing_adapter_frame_status_out_frame_decoder_out_valid : std_logic; -- rx_timing_adapter_frame_status_out_frame_decoder:out_valid -> rx_eth_frame_decoder:data_sink_valid
+ signal rx_timing_adapter_frame_status_out_frame_decoder_out_startofpacket : std_logic; -- rx_timing_adapter_frame_status_out_frame_decoder:out_startofpacket -> rx_eth_frame_decoder:data_sink_sop
+ signal rx_timing_adapter_frame_status_out_frame_decoder_out_error : std_logic; -- rx_timing_adapter_frame_status_out_frame_decoder:out_error -> rx_eth_frame_decoder:data_sink_error
+ signal rx_timing_adapter_frame_status_out_frame_decoder_out_empty : std_logic_vector(2 downto 0); -- rx_timing_adapter_frame_status_out_frame_decoder:out_empty -> rx_eth_frame_decoder:data_sink_empty
+ signal rx_timing_adapter_frame_status_out_frame_decoder_out_data : std_logic_vector(63 downto 0); -- rx_timing_adapter_frame_status_out_frame_decoder:out_data -> rx_eth_frame_decoder:data_sink_data
+ signal rx_eth_frame_decoder_avalon_st_data_src_endofpacket : std_logic; -- rx_eth_frame_decoder:data_src_eop -> rx_eth_frame_status_merger:frame_decoder_data_sink_eop
+ signal rx_eth_frame_decoder_avalon_st_data_src_valid : std_logic; -- rx_eth_frame_decoder:data_src_valid -> rx_eth_frame_status_merger:frame_decoder_data_sink_valid
+ signal rx_eth_frame_decoder_avalon_st_data_src_startofpacket : std_logic; -- rx_eth_frame_decoder:data_src_sop -> rx_eth_frame_status_merger:frame_decoder_data_sink_sop
+ signal rx_eth_frame_decoder_avalon_st_data_src_error : std_logic_vector(3 downto 0); -- rx_eth_frame_decoder:data_src_error -> rx_eth_frame_status_merger:frame_decoder_data_sink_error
+ signal rx_eth_frame_decoder_avalon_st_data_src_empty : std_logic_vector(2 downto 0); -- rx_eth_frame_decoder:data_src_empty -> rx_eth_frame_status_merger:frame_decoder_data_sink_empty
+ signal rx_eth_frame_decoder_avalon_st_data_src_data : std_logic_vector(63 downto 0); -- rx_eth_frame_decoder:data_src_data -> rx_eth_frame_status_merger:frame_decoder_data_sink_data
+ signal rx_eth_frame_decoder_avalon_st_pauselen_src_valid : std_logic; -- rx_eth_frame_decoder:pauselen_src_valid -> rx_eth_frame_status_merger:pauselen_sink_valid
+ signal rx_eth_frame_decoder_avalon_st_pauselen_src_data : std_logic_vector(15 downto 0); -- rx_eth_frame_decoder:pauselen_src_data -> rx_eth_frame_status_merger:pauselen_sink_data
+ signal rx_st_frame_status_splitter_out1_endofpacket : std_logic; -- rx_st_frame_status_splitter:out1_endofpacket -> rx_timing_adapter_frame_status_out_crc_checker:in_endofpacket
+ signal rx_st_frame_status_splitter_out1_valid : std_logic; -- rx_st_frame_status_splitter:out1_valid -> rx_timing_adapter_frame_status_out_crc_checker:in_valid
+ signal rx_st_frame_status_splitter_out1_startofpacket : std_logic; -- rx_st_frame_status_splitter:out1_startofpacket -> rx_timing_adapter_frame_status_out_crc_checker:in_startofpacket
+ signal rx_st_frame_status_splitter_out1_error : std_logic; -- rx_st_frame_status_splitter:out1_error -> rx_timing_adapter_frame_status_out_crc_checker:in_error
+ signal rx_st_frame_status_splitter_out1_data : std_logic_vector(63 downto 0); -- rx_st_frame_status_splitter:out1_data -> rx_timing_adapter_frame_status_out_crc_checker:in_data
+ signal rx_st_frame_status_splitter_out1_empty : std_logic_vector(2 downto 0); -- rx_st_frame_status_splitter:out1_empty -> rx_timing_adapter_frame_status_out_crc_checker:in_empty
+ signal rx_st_frame_status_splitter_out1_ready : std_logic; -- rx_timing_adapter_frame_status_out_crc_checker:in_ready -> rx_st_frame_status_splitter:out1_ready
+ signal rx_timing_adapter_frame_status_out_crc_checker_out_endofpacket : std_logic; -- rx_timing_adapter_frame_status_out_crc_checker:out_endofpacket -> rx_eth_crc_checker:data_sink_eop
+ signal rx_timing_adapter_frame_status_out_crc_checker_out_valid : std_logic; -- rx_timing_adapter_frame_status_out_crc_checker:out_valid -> rx_eth_crc_checker:data_sink_valid
+ signal rx_timing_adapter_frame_status_out_crc_checker_out_startofpacket : std_logic; -- rx_timing_adapter_frame_status_out_crc_checker:out_startofpacket -> rx_eth_crc_checker:data_sink_sop
+ signal rx_timing_adapter_frame_status_out_crc_checker_out_error : std_logic; -- rx_timing_adapter_frame_status_out_crc_checker:out_error -> rx_eth_crc_checker:data_sink_error
+ signal rx_timing_adapter_frame_status_out_crc_checker_out_empty : std_logic_vector(2 downto 0); -- rx_timing_adapter_frame_status_out_crc_checker:out_empty -> rx_eth_crc_checker:data_sink_empty
+ signal rx_timing_adapter_frame_status_out_crc_checker_out_data : std_logic_vector(63 downto 0); -- rx_timing_adapter_frame_status_out_crc_checker:out_data -> rx_eth_crc_checker:data_sink_data
+ signal rx_eth_frame_status_merger_data_src_endofpacket : std_logic; -- rx_eth_frame_status_merger:data_src_eop -> rx_eth_crc_pad_rem:data_sink_eop
+ signal rx_eth_frame_status_merger_data_src_valid : std_logic; -- rx_eth_frame_status_merger:data_src_valid -> rx_eth_crc_pad_rem:data_sink_valid
+ signal rx_eth_frame_status_merger_data_src_startofpacket : std_logic; -- rx_eth_frame_status_merger:data_src_sop -> rx_eth_crc_pad_rem:data_sink_sop
+ signal rx_eth_frame_status_merger_data_src_error : std_logic_vector(4 downto 0); -- rx_eth_frame_status_merger:data_src_error -> rx_eth_crc_pad_rem:data_sink_error
+ signal rx_eth_frame_status_merger_data_src_empty : std_logic_vector(2 downto 0); -- rx_eth_frame_status_merger:data_src_empty -> rx_eth_crc_pad_rem:data_sink_empty
+ signal rx_eth_frame_status_merger_data_src_data : std_logic_vector(63 downto 0); -- rx_eth_frame_status_merger:data_src_data -> rx_eth_crc_pad_rem:data_sink_data
+ signal rx_eth_frame_decoder_avalon_st_pktinfo_src_valid : std_logic; -- rx_eth_frame_decoder:pktinfo_src_valid -> rx_eth_crc_pad_rem:status_sink_valid
+ signal rx_eth_frame_decoder_avalon_st_pktinfo_src_data : std_logic_vector(22 downto 0); -- rx_eth_frame_decoder:pktinfo_src_data -> rx_eth_crc_pad_rem:status_sink_data
+ signal rx_eth_crc_pad_rem_avalon_streaming_source_data_endofpacket : std_logic; -- rx_eth_crc_pad_rem:data_source_eop -> rx_eth_packet_overflow_control:data_sink_eop
+ signal rx_eth_crc_pad_rem_avalon_streaming_source_data_valid : std_logic; -- rx_eth_crc_pad_rem:data_source_valid -> rx_eth_packet_overflow_control:data_sink_valid
+ signal rx_eth_crc_pad_rem_avalon_streaming_source_data_startofpacket : std_logic; -- rx_eth_crc_pad_rem:data_source_sop -> rx_eth_packet_overflow_control:data_sink_sop
+ signal rx_eth_crc_pad_rem_avalon_streaming_source_data_error : std_logic_vector(4 downto 0); -- rx_eth_crc_pad_rem:data_source_error -> rx_eth_packet_overflow_control:data_sink_error
+ signal rx_eth_crc_pad_rem_avalon_streaming_source_data_empty : std_logic_vector(2 downto 0); -- rx_eth_crc_pad_rem:data_source_empty -> rx_eth_packet_overflow_control:data_sink_empty
+ signal rx_eth_crc_pad_rem_avalon_streaming_source_data_data : std_logic_vector(63 downto 0); -- rx_eth_crc_pad_rem:data_source_data -> rx_eth_packet_overflow_control:data_sink_data
+ signal rx_eth_crc_checker_avalon_streaming_source_endofpacket : std_logic; -- rx_eth_crc_checker:data_src_eop -> rx_eth_frame_status_merger:crc_checker_data_sink_eop
+ signal rx_eth_crc_checker_avalon_streaming_source_valid : std_logic; -- rx_eth_crc_checker:data_src_valid -> rx_eth_frame_status_merger:crc_checker_data_sink_valid
+ signal rx_eth_crc_checker_avalon_streaming_source_startofpacket : std_logic; -- rx_eth_crc_checker:data_src_sop -> rx_eth_frame_status_merger:crc_checker_data_sink_sop
+ signal rx_eth_crc_checker_avalon_streaming_source_error : std_logic_vector(1 downto 0); -- rx_eth_crc_checker:data_src_error -> rx_eth_frame_status_merger:crc_checker_data_sink_error
+ signal rx_eth_crc_checker_avalon_streaming_source_empty : std_logic_vector(2 downto 0); -- rx_eth_crc_checker:data_src_empty -> rx_eth_frame_status_merger:crc_checker_data_sink_empty
+ signal rx_eth_crc_checker_avalon_streaming_source_data : std_logic_vector(63 downto 0); -- rx_eth_crc_checker:data_src_data -> rx_eth_frame_status_merger:crc_checker_data_sink_data
+ signal rx_eth_frame_decoder_avalon_st_rxstatus_src_valid : std_logic; -- rx_eth_frame_decoder:rxstatus_src_valid -> rx_eth_frame_status_merger:rxstatus_sink_valid
+ signal rx_eth_frame_decoder_avalon_st_rxstatus_src_error : std_logic_vector(3 downto 0); -- rx_eth_frame_decoder:rxstatus_src_error -> rx_eth_frame_status_merger:rxstatus_sink_error
+ signal rx_eth_frame_decoder_avalon_st_rxstatus_src_data : std_logic_vector(39 downto 0); -- rx_eth_frame_decoder:rxstatus_src_data -> rx_eth_frame_status_merger:rxstatus_sink_data
+ signal rx_eth_frame_status_merger_rxstatus_src_valid : std_logic; -- rx_eth_frame_status_merger:rxstatus_src_valid -> rx_st_error_adapter_stat:in_valid
+ signal rx_eth_frame_status_merger_rxstatus_src_error : std_logic_vector(4 downto 0); -- rx_eth_frame_status_merger:rxstatus_src_error -> rx_st_error_adapter_stat:in_error
+ signal rx_eth_frame_status_merger_rxstatus_src_data : std_logic_vector(39 downto 0); -- rx_eth_frame_status_merger:rxstatus_src_data -> rx_st_error_adapter_stat:in_data
+ signal rx_st_error_adapter_stat_out_valid : std_logic; -- rx_st_error_adapter_stat:out_valid -> rx_st_timing_adapter_splitter_status_in:in_valid
+ signal rx_st_error_adapter_stat_out_error : std_logic_vector(6 downto 0); -- rx_st_error_adapter_stat:out_error -> rx_st_timing_adapter_splitter_status_in:in_error
+ signal rx_st_error_adapter_stat_out_data : std_logic_vector(39 downto 0); -- rx_st_error_adapter_stat:out_data -> rx_st_timing_adapter_splitter_status_in:in_data
+ signal rx_st_timing_adapter_splitter_status_in_out_valid : std_logic; -- rx_st_timing_adapter_splitter_status_in:out_valid -> rx_st_status_splitter:in0_valid
+ signal rx_st_timing_adapter_splitter_status_in_out_error : std_logic_vector(6 downto 0); -- rx_st_timing_adapter_splitter_status_in:out_error -> rx_st_status_splitter:in0_error
+ signal rx_st_timing_adapter_splitter_status_in_out_data : std_logic_vector(39 downto 0); -- rx_st_timing_adapter_splitter_status_in:out_data -> rx_st_status_splitter:in0_data
+ signal rx_st_timing_adapter_splitter_status_in_out_ready : std_logic; -- rx_st_status_splitter:in0_ready -> rx_st_timing_adapter_splitter_status_in:out_ready
+ signal rx_st_status_splitter_out0_valid : std_logic; -- rx_st_status_splitter:out0_valid -> rx_st_timing_adapter_splitter_status_statistics:in_valid
+ signal rx_st_status_splitter_out0_error : std_logic_vector(6 downto 0); -- rx_st_status_splitter:out0_error -> rx_st_timing_adapter_splitter_status_statistics:in_error
+ signal rx_st_status_splitter_out0_data : std_logic_vector(39 downto 0); -- rx_st_status_splitter:out0_data -> rx_st_timing_adapter_splitter_status_statistics:in_data
+ signal rx_st_status_splitter_out0_ready : std_logic; -- rx_st_timing_adapter_splitter_status_statistics:in_ready -> rx_st_status_splitter:out0_ready
+ signal rx_st_timing_adapter_splitter_status_statistics_out_valid : std_logic; -- rx_st_timing_adapter_splitter_status_statistics:out_valid -> rx_st_status_statistics_delay:in0_valid
+ signal rx_st_timing_adapter_splitter_status_statistics_out_error : std_logic_vector(6 downto 0); -- rx_st_timing_adapter_splitter_status_statistics:out_error -> rx_st_status_statistics_delay:in0_error
+ signal rx_st_timing_adapter_splitter_status_statistics_out_data : std_logic_vector(39 downto 0); -- rx_st_timing_adapter_splitter_status_statistics:out_data -> rx_st_status_statistics_delay:in0_data
+ signal rx_st_status_statistics_delay_out_valid : std_logic; -- rx_st_status_statistics_delay:out0_valid -> rx_eth_statistics_collector:stat_sink_valid
+ signal rx_st_status_statistics_delay_out_error : std_logic_vector(6 downto 0); -- rx_st_status_statistics_delay:out0_error -> rx_eth_statistics_collector:stat_sink_error
+ signal rx_st_status_statistics_delay_out_data : std_logic_vector(39 downto 0); -- rx_st_status_statistics_delay:out0_data -> rx_eth_statistics_collector:stat_sink_data
+ signal rx_st_status_splitter_out1_valid : std_logic; -- rx_st_status_splitter:out1_valid -> rx_st_timing_adapter_splitter_status_output:in_valid
+ signal rx_st_status_splitter_out1_error : std_logic_vector(6 downto 0); -- rx_st_status_splitter:out1_error -> rx_st_timing_adapter_splitter_status_output:in_error
+ signal rx_st_status_splitter_out1_data : std_logic_vector(39 downto 0); -- rx_st_status_splitter:out1_data -> rx_st_timing_adapter_splitter_status_output:in_data
+ signal rx_st_status_splitter_out1_ready : std_logic; -- rx_st_timing_adapter_splitter_status_output:in_ready -> rx_st_status_splitter:out1_ready
+ signal rx_st_timing_adapter_splitter_status_output_out_valid : std_logic; -- rx_st_timing_adapter_splitter_status_output:out_valid -> rx_st_status_output_delay:in0_valid
+ signal rx_st_timing_adapter_splitter_status_output_out_error : std_logic_vector(6 downto 0); -- rx_st_timing_adapter_splitter_status_output:out_error -> rx_st_status_output_delay:in0_error
+ signal rx_st_timing_adapter_splitter_status_output_out_data : std_logic_vector(39 downto 0); -- rx_st_timing_adapter_splitter_status_output:out_data -> rx_st_status_output_delay:in0_data
+ signal rx_eth_lane_decoder_avalon_streaming_source_endofpacket : std_logic; -- rx_eth_lane_decoder:rxdata_src_eop -> rx_eth_pkt_backpressure_control:data_sink_eop
+ signal rx_eth_lane_decoder_avalon_streaming_source_valid : std_logic; -- rx_eth_lane_decoder:rxdata_src_valid -> rx_eth_pkt_backpressure_control:data_sink_valid
+ signal rx_eth_lane_decoder_avalon_streaming_source_startofpacket : std_logic; -- rx_eth_lane_decoder:rxdata_src_sop -> rx_eth_pkt_backpressure_control:data_sink_sop
+ signal rx_eth_lane_decoder_avalon_streaming_source_error : std_logic_vector(0 downto 0); -- rx_eth_lane_decoder:rxdata_src_error -> rx_eth_pkt_backpressure_control:data_sink_error
+ signal rx_eth_lane_decoder_avalon_streaming_source_empty : std_logic_vector(2 downto 0); -- rx_eth_lane_decoder:rxdata_src_empty -> rx_eth_pkt_backpressure_control:data_sink_empty
+ signal rx_eth_lane_decoder_avalon_streaming_source_data : std_logic_vector(63 downto 0); -- rx_eth_lane_decoder:rxdata_src_data -> rx_eth_pkt_backpressure_control:data_sink_data
+ signal rx_eth_link_fault_detection_link_fault_src_data : std_logic_vector(1 downto 0); -- rx_eth_link_fault_detection:link_fault_src_data -> txrx_timing_adapter_link_fault_status_rx:in_data
+ signal txrx_timing_adapter_link_fault_status_rx_out_valid : std_logic; -- txrx_timing_adapter_link_fault_status_rx:out_valid -> txrx_st_splitter_link_fault_status:in0_valid
+ signal txrx_timing_adapter_link_fault_status_rx_out_data : std_logic_vector(1 downto 0); -- txrx_timing_adapter_link_fault_status_rx:out_data -> txrx_st_splitter_link_fault_status:in0_data
+ signal txrx_timing_adapter_link_fault_status_rx_out_ready : std_logic; -- txrx_st_splitter_link_fault_status:in0_ready -> txrx_timing_adapter_link_fault_status_rx:out_ready
+ signal txrx_st_splitter_link_fault_status_out0_valid : std_logic; -- txrx_st_splitter_link_fault_status:out0_valid -> txrx_timing_adapter_link_fault_status_export:in_valid
+ signal txrx_st_splitter_link_fault_status_out0_data : std_logic_vector(1 downto 0); -- txrx_st_splitter_link_fault_status:out0_data -> txrx_timing_adapter_link_fault_status_export:in_data
+ signal txrx_st_splitter_link_fault_status_out0_ready : std_logic; -- txrx_timing_adapter_link_fault_status_export:in_ready -> txrx_st_splitter_link_fault_status:out0_ready
+ signal txrx_st_splitter_link_fault_status_out1_valid : std_logic; -- txrx_st_splitter_link_fault_status:out1_valid -> rxtx_dc_fifo_link_fault_status:in_valid
+ signal txrx_st_splitter_link_fault_status_out1_data : std_logic_vector(1 downto 0); -- txrx_st_splitter_link_fault_status:out1_data -> rxtx_dc_fifo_link_fault_status:in_data
+ signal txrx_st_splitter_link_fault_status_out1_ready : std_logic; -- rxtx_dc_fifo_link_fault_status:in_ready -> txrx_st_splitter_link_fault_status:out1_ready
+ signal rxtx_dc_fifo_link_fault_status_out_valid : std_logic; -- rxtx_dc_fifo_link_fault_status:out_valid -> rxtx_timing_adapter_link_fault_status_tx:in_valid
+ signal rxtx_dc_fifo_link_fault_status_out_data : std_logic_vector(1 downto 0); -- rxtx_dc_fifo_link_fault_status:out_data -> rxtx_timing_adapter_link_fault_status_tx:in_data
+ signal rxtx_dc_fifo_link_fault_status_out_ready : std_logic; -- rxtx_timing_adapter_link_fault_status_tx:in_ready -> rxtx_dc_fifo_link_fault_status:out_ready
+ signal rxtx_timing_adapter_link_fault_status_tx_out_data : std_logic_vector(1 downto 0); -- rxtx_timing_adapter_link_fault_status_tx:out_data -> tx_eth_link_fault_generation:link_fault_sink_data
+ signal rx_eth_frame_status_merger_pauselen_src_valid : std_logic; -- rx_eth_frame_status_merger:pauselen_src_valid -> rxtx_timing_adapter_pauselen_rx:in_valid
+ signal rx_eth_frame_status_merger_pauselen_src_data : std_logic_vector(15 downto 0); -- rx_eth_frame_status_merger:pauselen_src_data -> rxtx_timing_adapter_pauselen_rx:in_data
+ signal rxtx_timing_adapter_pauselen_rx_out_valid : std_logic; -- rxtx_timing_adapter_pauselen_rx:out_valid -> rxtx_dc_fifo_pauselen:in_valid
+ signal rxtx_timing_adapter_pauselen_rx_out_data : std_logic_vector(15 downto 0); -- rxtx_timing_adapter_pauselen_rx:out_data -> rxtx_dc_fifo_pauselen:in_data
+ signal rxtx_timing_adapter_pauselen_rx_out_ready : std_logic; -- rxtx_dc_fifo_pauselen:in_ready -> rxtx_timing_adapter_pauselen_rx:out_ready
+ signal rxtx_dc_fifo_pauselen_out_valid : std_logic; -- rxtx_dc_fifo_pauselen:out_valid -> rxtx_timing_adapter_pauselen_tx:in_valid
+ signal rxtx_dc_fifo_pauselen_out_data : std_logic_vector(15 downto 0); -- rxtx_dc_fifo_pauselen:out_data -> rxtx_timing_adapter_pauselen_tx:in_data
+ signal rxtx_dc_fifo_pauselen_out_ready : std_logic; -- rxtx_timing_adapter_pauselen_tx:in_ready -> rxtx_dc_fifo_pauselen:out_ready
+ signal rxtx_timing_adapter_pauselen_tx_out_valid : std_logic; -- rxtx_timing_adapter_pauselen_tx:out_valid -> tx_eth_pause_beat_conversion:pause_quanta_sink_valid
+ signal rxtx_timing_adapter_pauselen_tx_out_data : std_logic_vector(15 downto 0); -- rxtx_timing_adapter_pauselen_tx:out_data -> tx_eth_pause_beat_conversion:pause_quanta_sink_data
+ signal merlin_master_translator_avalon_universal_master_0_waitrequest : std_logic; -- merlin_master_translator_avalon_universal_master_0_translator:av_waitrequest -> merlin_master_translator:uav_waitrequest
+ signal merlin_master_translator_avalon_universal_master_0_burstcount : std_logic_vector(2 downto 0); -- merlin_master_translator:uav_burstcount -> merlin_master_translator_avalon_universal_master_0_translator:av_burstcount
+ signal merlin_master_translator_avalon_universal_master_0_writedata : std_logic_vector(31 downto 0); -- merlin_master_translator:uav_writedata -> merlin_master_translator_avalon_universal_master_0_translator:av_writedata
+ signal merlin_master_translator_avalon_universal_master_0_address : std_logic_vector(14 downto 0); -- merlin_master_translator:uav_address -> merlin_master_translator_avalon_universal_master_0_translator:av_address
+ signal merlin_master_translator_avalon_universal_master_0_lock : std_logic; -- merlin_master_translator:uav_lock -> merlin_master_translator_avalon_universal_master_0_translator:av_lock
+ signal merlin_master_translator_avalon_universal_master_0_write : std_logic; -- merlin_master_translator:uav_write -> merlin_master_translator_avalon_universal_master_0_translator:av_write
+ signal merlin_master_translator_avalon_universal_master_0_read : std_logic; -- merlin_master_translator:uav_read -> merlin_master_translator_avalon_universal_master_0_translator:av_read
+ signal merlin_master_translator_avalon_universal_master_0_readdata : std_logic_vector(31 downto 0); -- merlin_master_translator_avalon_universal_master_0_translator:av_readdata -> merlin_master_translator:uav_readdata
+ signal merlin_master_translator_avalon_universal_master_0_debugaccess : std_logic; -- merlin_master_translator:uav_debugaccess -> merlin_master_translator_avalon_universal_master_0_translator:av_debugaccess
+ signal merlin_master_translator_avalon_universal_master_0_byteenable : std_logic_vector(3 downto 0); -- merlin_master_translator:uav_byteenable -> merlin_master_translator_avalon_universal_master_0_translator:av_byteenable
+ signal merlin_master_translator_avalon_universal_master_0_readdatavalid : std_logic; -- merlin_master_translator_avalon_universal_master_0_translator:av_readdatavalid -> merlin_master_translator:uav_readdatavalid
+ signal tx_bridge_s0_translator_avalon_anti_slave_0_waitrequest : std_logic; -- tx_bridge:s0_waitrequest -> tx_bridge_s0_translator:av_waitrequest
+ signal tx_bridge_s0_translator_avalon_anti_slave_0_burstcount : std_logic; -- tx_bridge_s0_translator:av_burstcount -> tx_bridge:s0_burstcount
+ signal tx_bridge_s0_translator_avalon_anti_slave_0_writedata : std_logic_vector(31 downto 0); -- tx_bridge_s0_translator:av_writedata -> tx_bridge:s0_writedata
+ signal tx_bridge_s0_translator_avalon_anti_slave_0_address : std_logic_vector(13 downto 0); -- tx_bridge_s0_translator:av_address -> tx_bridge:s0_address
+ signal tx_bridge_s0_translator_avalon_anti_slave_0_write : std_logic; -- tx_bridge_s0_translator:av_write -> tx_bridge:s0_write
+ signal tx_bridge_s0_translator_avalon_anti_slave_0_read : std_logic; -- tx_bridge_s0_translator:av_read -> tx_bridge:s0_read
+ signal tx_bridge_s0_translator_avalon_anti_slave_0_readdata : std_logic_vector(31 downto 0); -- tx_bridge:s0_readdata -> tx_bridge_s0_translator:av_readdata
+ signal tx_bridge_s0_translator_avalon_anti_slave_0_debugaccess : std_logic; -- tx_bridge_s0_translator:av_debugaccess -> tx_bridge:s0_debugaccess
+ signal tx_bridge_s0_translator_avalon_anti_slave_0_readdatavalid : std_logic; -- tx_bridge:s0_readdatavalid -> tx_bridge_s0_translator:av_readdatavalid
+ signal tx_bridge_s0_translator_avalon_anti_slave_0_byteenable : std_logic_vector(3 downto 0); -- tx_bridge_s0_translator:av_byteenable -> tx_bridge:s0_byteenable
+ signal rx_bridge_s0_translator_avalon_anti_slave_0_waitrequest : std_logic; -- rx_bridge:s0_waitrequest -> rx_bridge_s0_translator:av_waitrequest
+ signal rx_bridge_s0_translator_avalon_anti_slave_0_burstcount : std_logic; -- rx_bridge_s0_translator:av_burstcount -> rx_bridge:s0_burstcount
+ signal rx_bridge_s0_translator_avalon_anti_slave_0_writedata : std_logic_vector(31 downto 0); -- rx_bridge_s0_translator:av_writedata -> rx_bridge:s0_writedata
+ signal rx_bridge_s0_translator_avalon_anti_slave_0_address : std_logic_vector(13 downto 0); -- rx_bridge_s0_translator:av_address -> rx_bridge:s0_address
+ signal rx_bridge_s0_translator_avalon_anti_slave_0_write : std_logic; -- rx_bridge_s0_translator:av_write -> rx_bridge:s0_write
+ signal rx_bridge_s0_translator_avalon_anti_slave_0_read : std_logic; -- rx_bridge_s0_translator:av_read -> rx_bridge:s0_read
+ signal rx_bridge_s0_translator_avalon_anti_slave_0_readdata : std_logic_vector(31 downto 0); -- rx_bridge:s0_readdata -> rx_bridge_s0_translator:av_readdata
+ signal rx_bridge_s0_translator_avalon_anti_slave_0_debugaccess : std_logic; -- rx_bridge_s0_translator:av_debugaccess -> rx_bridge:s0_debugaccess
+ signal rx_bridge_s0_translator_avalon_anti_slave_0_readdatavalid : std_logic; -- rx_bridge:s0_readdatavalid -> rx_bridge_s0_translator:av_readdatavalid
+ signal rx_bridge_s0_translator_avalon_anti_slave_0_byteenable : std_logic_vector(3 downto 0); -- rx_bridge_s0_translator:av_byteenable -> rx_bridge:s0_byteenable
+ signal tx_bridge_m0_burstcount : std_logic_vector(0 downto 0); -- tx_bridge:m0_burstcount -> tx_bridge_m0_translator:av_burstcount
+ signal tx_bridge_m0_waitrequest : std_logic; -- tx_bridge_m0_translator:av_waitrequest -> tx_bridge:m0_waitrequest
+ signal tx_bridge_m0_address : std_logic_vector(13 downto 0); -- tx_bridge:m0_address -> tx_bridge_m0_translator:av_address
+ signal tx_bridge_m0_writedata : std_logic_vector(31 downto 0); -- tx_bridge:m0_writedata -> tx_bridge_m0_translator:av_writedata
+ signal tx_bridge_m0_write : std_logic; -- tx_bridge:m0_write -> tx_bridge_m0_translator:av_write
+ signal tx_bridge_m0_read : std_logic; -- tx_bridge:m0_read -> tx_bridge_m0_translator:av_read
+ signal tx_bridge_m0_readdata : std_logic_vector(31 downto 0); -- tx_bridge_m0_translator:av_readdata -> tx_bridge:m0_readdata
+ signal tx_bridge_m0_debugaccess : std_logic; -- tx_bridge:m0_debugaccess -> tx_bridge_m0_translator:av_debugaccess
+ signal tx_bridge_m0_byteenable : std_logic_vector(3 downto 0); -- tx_bridge:m0_byteenable -> tx_bridge_m0_translator:av_byteenable
+ signal tx_bridge_m0_readdatavalid : std_logic; -- tx_bridge_m0_translator:av_readdatavalid -> tx_bridge:m0_readdatavalid
+ signal tx_eth_pkt_backpressure_control_csr_translator_avalon_anti_slave_0_writedata : std_logic_vector(31 downto 0); -- tx_eth_pkt_backpressure_control_csr_translator:av_writedata -> tx_eth_pkt_backpressure_control:csr_writedata
+ signal tx_eth_pkt_backpressure_control_csr_translator_avalon_anti_slave_0_address : std_logic; -- tx_eth_pkt_backpressure_control_csr_translator:av_address -> tx_eth_pkt_backpressure_control:csr_address
+ signal tx_eth_pkt_backpressure_control_csr_translator_avalon_anti_slave_0_write : std_logic; -- tx_eth_pkt_backpressure_control_csr_translator:av_write -> tx_eth_pkt_backpressure_control:csr_write
+ signal tx_eth_pkt_backpressure_control_csr_translator_avalon_anti_slave_0_read : std_logic; -- tx_eth_pkt_backpressure_control_csr_translator:av_read -> tx_eth_pkt_backpressure_control:csr_read
+ signal tx_eth_pkt_backpressure_control_csr_translator_avalon_anti_slave_0_readdata : std_logic_vector(31 downto 0); -- tx_eth_pkt_backpressure_control:csr_readdata -> tx_eth_pkt_backpressure_control_csr_translator:av_readdata
+ signal tx_eth_pad_inserter_csr_translator_avalon_anti_slave_0_writedata : std_logic_vector(31 downto 0); -- tx_eth_pad_inserter_csr_translator:av_writedata -> tx_eth_pad_inserter:csr_writedata
+ signal tx_eth_pad_inserter_csr_translator_avalon_anti_slave_0_address : std_logic; -- tx_eth_pad_inserter_csr_translator:av_address -> tx_eth_pad_inserter:csr_address
+ signal tx_eth_pad_inserter_csr_translator_avalon_anti_slave_0_write : std_logic; -- tx_eth_pad_inserter_csr_translator:av_write -> tx_eth_pad_inserter:csr_write
+ signal tx_eth_pad_inserter_csr_translator_avalon_anti_slave_0_read : std_logic; -- tx_eth_pad_inserter_csr_translator:av_read -> tx_eth_pad_inserter:csr_read
+ signal tx_eth_pad_inserter_csr_translator_avalon_anti_slave_0_readdata : std_logic_vector(31 downto 0); -- tx_eth_pad_inserter:csr_readdata -> tx_eth_pad_inserter_csr_translator:av_readdata
+ signal tx_eth_crc_inserter_csr_translator_avalon_anti_slave_0_writedata : std_logic_vector(31 downto 0); -- tx_eth_crc_inserter_csr_translator:av_writedata -> tx_eth_crc_inserter:csr_writedata
+ signal tx_eth_crc_inserter_csr_translator_avalon_anti_slave_0_address : std_logic; -- tx_eth_crc_inserter_csr_translator:av_address -> tx_eth_crc_inserter:csr_address
+ signal tx_eth_crc_inserter_csr_translator_avalon_anti_slave_0_write : std_logic; -- tx_eth_crc_inserter_csr_translator:av_write -> tx_eth_crc_inserter:csr_write
+ signal tx_eth_crc_inserter_csr_translator_avalon_anti_slave_0_read : std_logic; -- tx_eth_crc_inserter_csr_translator:av_read -> tx_eth_crc_inserter:csr_read
+ signal tx_eth_crc_inserter_csr_translator_avalon_anti_slave_0_readdata : std_logic_vector(31 downto 0); -- tx_eth_crc_inserter:csr_readdata -> tx_eth_crc_inserter_csr_translator:av_readdata
+ signal tx_eth_pause_ctrl_gen_csr_translator_avalon_anti_slave_0_writedata : std_logic_vector(31 downto 0); -- tx_eth_pause_ctrl_gen_csr_translator:av_writedata -> tx_eth_pause_ctrl_gen:csr_writedata
+ signal tx_eth_pause_ctrl_gen_csr_translator_avalon_anti_slave_0_address : std_logic_vector(1 downto 0); -- tx_eth_pause_ctrl_gen_csr_translator:av_address -> tx_eth_pause_ctrl_gen:csr_address
+ signal tx_eth_pause_ctrl_gen_csr_translator_avalon_anti_slave_0_write : std_logic; -- tx_eth_pause_ctrl_gen_csr_translator:av_write -> tx_eth_pause_ctrl_gen:csr_write
+ signal tx_eth_pause_ctrl_gen_csr_translator_avalon_anti_slave_0_read : std_logic; -- tx_eth_pause_ctrl_gen_csr_translator:av_read -> tx_eth_pause_ctrl_gen:csr_read
+ signal tx_eth_pause_ctrl_gen_csr_translator_avalon_anti_slave_0_readdata : std_logic_vector(31 downto 0); -- tx_eth_pause_ctrl_gen:csr_readdata -> tx_eth_pause_ctrl_gen_csr_translator:av_readdata
+ signal tx_eth_address_inserter_csr_translator_avalon_anti_slave_0_writedata : std_logic_vector(31 downto 0); -- tx_eth_address_inserter_csr_translator:av_writedata -> tx_eth_address_inserter:csr_writedata
+ signal tx_eth_address_inserter_csr_translator_avalon_anti_slave_0_address : std_logic_vector(1 downto 0); -- tx_eth_address_inserter_csr_translator:av_address -> tx_eth_address_inserter:csr_address
+ signal tx_eth_address_inserter_csr_translator_avalon_anti_slave_0_write : std_logic; -- tx_eth_address_inserter_csr_translator:av_write -> tx_eth_address_inserter:csr_write
+ signal tx_eth_address_inserter_csr_translator_avalon_anti_slave_0_read : std_logic; -- tx_eth_address_inserter_csr_translator:av_read -> tx_eth_address_inserter:csr_read
+ signal tx_eth_address_inserter_csr_translator_avalon_anti_slave_0_readdata : std_logic_vector(31 downto 0); -- tx_eth_address_inserter:csr_readdata -> tx_eth_address_inserter_csr_translator:av_readdata
+ signal tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_anti_slave_0_address : std_logic; -- tx_eth_packet_underflow_control_avalon_slave_0_translator:av_address -> tx_eth_packet_underflow_control:csr_address
+ signal tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_anti_slave_0_read : std_logic; -- tx_eth_packet_underflow_control_avalon_slave_0_translator:av_read -> tx_eth_packet_underflow_control:csr_read
+ signal tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_anti_slave_0_readdata : std_logic_vector(31 downto 0); -- tx_eth_packet_underflow_control:csr_readdata -> tx_eth_packet_underflow_control_avalon_slave_0_translator:av_readdata
+ signal tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_anti_slave_0_writedata : std_logic_vector(31 downto 0); -- tx_eth_frame_decoder_avalom_mm_csr_translator:av_writedata -> tx_eth_frame_decoder:csr_writedata
+ signal tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_anti_slave_0_address : std_logic_vector(4 downto 0); -- tx_eth_frame_decoder_avalom_mm_csr_translator:av_address -> tx_eth_frame_decoder:csr_address
+ signal tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_anti_slave_0_write : std_logic; -- tx_eth_frame_decoder_avalom_mm_csr_translator:av_write -> tx_eth_frame_decoder:csr_write
+ signal tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_anti_slave_0_read : std_logic; -- tx_eth_frame_decoder_avalom_mm_csr_translator:av_read -> tx_eth_frame_decoder:csr_read
+ signal tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_anti_slave_0_readdata : std_logic_vector(31 downto 0); -- tx_eth_frame_decoder:csr_readdata -> tx_eth_frame_decoder_avalom_mm_csr_translator:av_readdata
+ signal tx_eth_statistics_collector_csr_translator_avalon_anti_slave_0_writedata : std_logic_vector(31 downto 0); -- tx_eth_statistics_collector_csr_translator:av_writedata -> tx_eth_statistics_collector:csr_writedata
+ signal tx_eth_statistics_collector_csr_translator_avalon_anti_slave_0_address : std_logic_vector(5 downto 0); -- tx_eth_statistics_collector_csr_translator:av_address -> tx_eth_statistics_collector:csr_address
+ signal tx_eth_statistics_collector_csr_translator_avalon_anti_slave_0_write : std_logic; -- tx_eth_statistics_collector_csr_translator:av_write -> tx_eth_statistics_collector:csr_write
+ signal tx_eth_statistics_collector_csr_translator_avalon_anti_slave_0_read : std_logic; -- tx_eth_statistics_collector_csr_translator:av_read -> tx_eth_statistics_collector:csr_read
+ signal tx_eth_statistics_collector_csr_translator_avalon_anti_slave_0_readdata : std_logic_vector(31 downto 0); -- tx_eth_statistics_collector:csr_readdata -> tx_eth_statistics_collector_csr_translator:av_readdata
+ signal rx_bridge_m0_burstcount : std_logic_vector(0 downto 0); -- rx_bridge:m0_burstcount -> rx_bridge_m0_translator:av_burstcount
+ signal rx_bridge_m0_waitrequest : std_logic; -- rx_bridge_m0_translator:av_waitrequest -> rx_bridge:m0_waitrequest
+ signal rx_bridge_m0_address : std_logic_vector(13 downto 0); -- rx_bridge:m0_address -> rx_bridge_m0_translator:av_address
+ signal rx_bridge_m0_writedata : std_logic_vector(31 downto 0); -- rx_bridge:m0_writedata -> rx_bridge_m0_translator:av_writedata
+ signal rx_bridge_m0_write : std_logic; -- rx_bridge:m0_write -> rx_bridge_m0_translator:av_write
+ signal rx_bridge_m0_read : std_logic; -- rx_bridge:m0_read -> rx_bridge_m0_translator:av_read
+ signal rx_bridge_m0_readdata : std_logic_vector(31 downto 0); -- rx_bridge_m0_translator:av_readdata -> rx_bridge:m0_readdata
+ signal rx_bridge_m0_debugaccess : std_logic; -- rx_bridge:m0_debugaccess -> rx_bridge_m0_translator:av_debugaccess
+ signal rx_bridge_m0_byteenable : std_logic_vector(3 downto 0); -- rx_bridge:m0_byteenable -> rx_bridge_m0_translator:av_byteenable
+ signal rx_bridge_m0_readdatavalid : std_logic; -- rx_bridge_m0_translator:av_readdatavalid -> rx_bridge:m0_readdatavalid
+ signal rx_eth_pkt_backpressure_control_csr_translator_avalon_anti_slave_0_writedata : std_logic_vector(31 downto 0); -- rx_eth_pkt_backpressure_control_csr_translator:av_writedata -> rx_eth_pkt_backpressure_control:csr_writedata
+ signal rx_eth_pkt_backpressure_control_csr_translator_avalon_anti_slave_0_address : std_logic; -- rx_eth_pkt_backpressure_control_csr_translator:av_address -> rx_eth_pkt_backpressure_control:csr_address
+ signal rx_eth_pkt_backpressure_control_csr_translator_avalon_anti_slave_0_write : std_logic; -- rx_eth_pkt_backpressure_control_csr_translator:av_write -> rx_eth_pkt_backpressure_control:csr_write
+ signal rx_eth_pkt_backpressure_control_csr_translator_avalon_anti_slave_0_read : std_logic; -- rx_eth_pkt_backpressure_control_csr_translator:av_read -> rx_eth_pkt_backpressure_control:csr_read
+ signal rx_eth_pkt_backpressure_control_csr_translator_avalon_anti_slave_0_readdata : std_logic_vector(31 downto 0); -- rx_eth_pkt_backpressure_control:csr_readdata -> rx_eth_pkt_backpressure_control_csr_translator:av_readdata
+ signal rx_eth_crc_pad_rem_csr_translator_avalon_anti_slave_0_writedata : std_logic_vector(31 downto 0); -- rx_eth_crc_pad_rem_csr_translator:av_writedata -> rx_eth_crc_pad_rem:csr_writedata
+ signal rx_eth_crc_pad_rem_csr_translator_avalon_anti_slave_0_address : std_logic_vector(1 downto 0); -- rx_eth_crc_pad_rem_csr_translator:av_address -> rx_eth_crc_pad_rem:csr_address
+ signal rx_eth_crc_pad_rem_csr_translator_avalon_anti_slave_0_write : std_logic; -- rx_eth_crc_pad_rem_csr_translator:av_write -> rx_eth_crc_pad_rem:csr_write
+ signal rx_eth_crc_pad_rem_csr_translator_avalon_anti_slave_0_read : std_logic; -- rx_eth_crc_pad_rem_csr_translator:av_read -> rx_eth_crc_pad_rem:csr_read
+ signal rx_eth_crc_pad_rem_csr_translator_avalon_anti_slave_0_readdata : std_logic_vector(31 downto 0); -- rx_eth_crc_pad_rem:csr_readdata -> rx_eth_crc_pad_rem_csr_translator:av_readdata
+ signal rx_eth_crc_checker_csr_translator_avalon_anti_slave_0_writedata : std_logic_vector(31 downto 0); -- rx_eth_crc_checker_csr_translator:av_writedata -> rx_eth_crc_checker:csr_writedata
+ signal rx_eth_crc_checker_csr_translator_avalon_anti_slave_0_address : std_logic; -- rx_eth_crc_checker_csr_translator:av_address -> rx_eth_crc_checker:csr_address
+ signal rx_eth_crc_checker_csr_translator_avalon_anti_slave_0_write : std_logic; -- rx_eth_crc_checker_csr_translator:av_write -> rx_eth_crc_checker:csr_write
+ signal rx_eth_crc_checker_csr_translator_avalon_anti_slave_0_read : std_logic; -- rx_eth_crc_checker_csr_translator:av_read -> rx_eth_crc_checker:csr_read
+ signal rx_eth_crc_checker_csr_translator_avalon_anti_slave_0_readdata : std_logic_vector(31 downto 0); -- rx_eth_crc_checker:csr_readdata -> rx_eth_crc_checker_csr_translator:av_readdata
+ signal rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_anti_slave_0_writedata : std_logic_vector(31 downto 0); -- rx_eth_frame_decoder_avalom_mm_csr_translator:av_writedata -> rx_eth_frame_decoder:csr_writedata
+ signal rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_anti_slave_0_address : std_logic_vector(4 downto 0); -- rx_eth_frame_decoder_avalom_mm_csr_translator:av_address -> rx_eth_frame_decoder:csr_address
+ signal rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_anti_slave_0_write : std_logic; -- rx_eth_frame_decoder_avalom_mm_csr_translator:av_write -> rx_eth_frame_decoder:csr_write
+ signal rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_anti_slave_0_read : std_logic; -- rx_eth_frame_decoder_avalom_mm_csr_translator:av_read -> rx_eth_frame_decoder:csr_read
+ signal rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_anti_slave_0_readdata : std_logic_vector(31 downto 0); -- rx_eth_frame_decoder:csr_readdata -> rx_eth_frame_decoder_avalom_mm_csr_translator:av_readdata
+ signal rx_eth_packet_overflow_control_csr_translator_avalon_anti_slave_0_address : std_logic_vector(1 downto 0); -- rx_eth_packet_overflow_control_csr_translator:av_address -> rx_eth_packet_overflow_control:csr_address
+ signal rx_eth_packet_overflow_control_csr_translator_avalon_anti_slave_0_read : std_logic; -- rx_eth_packet_overflow_control_csr_translator:av_read -> rx_eth_packet_overflow_control:csr_read
+ signal rx_eth_packet_overflow_control_csr_translator_avalon_anti_slave_0_readdata : std_logic_vector(31 downto 0); -- rx_eth_packet_overflow_control:csr_readdata -> rx_eth_packet_overflow_control_csr_translator:av_readdata
+ signal rx_eth_statistics_collector_csr_translator_avalon_anti_slave_0_writedata : std_logic_vector(31 downto 0); -- rx_eth_statistics_collector_csr_translator:av_writedata -> rx_eth_statistics_collector:csr_writedata
+ signal rx_eth_statistics_collector_csr_translator_avalon_anti_slave_0_address : std_logic_vector(5 downto 0); -- rx_eth_statistics_collector_csr_translator:av_address -> rx_eth_statistics_collector:csr_address
+ signal rx_eth_statistics_collector_csr_translator_avalon_anti_slave_0_write : std_logic; -- rx_eth_statistics_collector_csr_translator:av_write -> rx_eth_statistics_collector:csr_write
+ signal rx_eth_statistics_collector_csr_translator_avalon_anti_slave_0_read : std_logic; -- rx_eth_statistics_collector_csr_translator:av_read -> rx_eth_statistics_collector:csr_read
+ signal rx_eth_statistics_collector_csr_translator_avalon_anti_slave_0_readdata : std_logic_vector(31 downto 0); -- rx_eth_statistics_collector:csr_readdata -> rx_eth_statistics_collector_csr_translator:av_readdata
+ signal rx_eth_lane_decoder_csr_translator_avalon_anti_slave_0_writedata : std_logic_vector(31 downto 0); -- rx_eth_lane_decoder_csr_translator:av_writedata -> rx_eth_lane_decoder:csr_writedata
+ signal rx_eth_lane_decoder_csr_translator_avalon_anti_slave_0_address : std_logic; -- rx_eth_lane_decoder_csr_translator:av_address -> rx_eth_lane_decoder:csr_address
+ signal rx_eth_lane_decoder_csr_translator_avalon_anti_slave_0_write : std_logic; -- rx_eth_lane_decoder_csr_translator:av_write -> rx_eth_lane_decoder:csr_write
+ signal rx_eth_lane_decoder_csr_translator_avalon_anti_slave_0_read : std_logic; -- rx_eth_lane_decoder_csr_translator:av_read -> rx_eth_lane_decoder:csr_read
+ signal rx_eth_lane_decoder_csr_translator_avalon_anti_slave_0_readdata : std_logic_vector(31 downto 0); -- rx_eth_lane_decoder:csr_readdata -> rx_eth_lane_decoder_csr_translator:av_readdata
+ signal tx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_waitrequest : std_logic; -- tx_bridge_s0_translator:uav_waitrequest -> tx_bridge_s0_translator_avalon_universal_slave_0_agent:m0_waitrequest
+ signal tx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_burstcount : std_logic_vector(2 downto 0); -- tx_bridge_s0_translator_avalon_universal_slave_0_agent:m0_burstcount -> tx_bridge_s0_translator:uav_burstcount
+ signal tx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_writedata : std_logic_vector(31 downto 0); -- tx_bridge_s0_translator_avalon_universal_slave_0_agent:m0_writedata -> tx_bridge_s0_translator:uav_writedata
+ signal tx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_address : std_logic_vector(14 downto 0); -- tx_bridge_s0_translator_avalon_universal_slave_0_agent:m0_address -> tx_bridge_s0_translator:uav_address
+ signal tx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_write : std_logic; -- tx_bridge_s0_translator_avalon_universal_slave_0_agent:m0_write -> tx_bridge_s0_translator:uav_write
+ signal tx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_lock : std_logic; -- tx_bridge_s0_translator_avalon_universal_slave_0_agent:m0_lock -> tx_bridge_s0_translator:uav_lock
+ signal tx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_read : std_logic; -- tx_bridge_s0_translator_avalon_universal_slave_0_agent:m0_read -> tx_bridge_s0_translator:uav_read
+ signal tx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_readdata : std_logic_vector(31 downto 0); -- tx_bridge_s0_translator:uav_readdata -> tx_bridge_s0_translator_avalon_universal_slave_0_agent:m0_readdata
+ signal tx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_readdatavalid : std_logic; -- tx_bridge_s0_translator:uav_readdatavalid -> tx_bridge_s0_translator_avalon_universal_slave_0_agent:m0_readdatavalid
+ signal tx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_debugaccess : std_logic; -- tx_bridge_s0_translator_avalon_universal_slave_0_agent:m0_debugaccess -> tx_bridge_s0_translator:uav_debugaccess
+ signal tx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_byteenable : std_logic_vector(3 downto 0); -- tx_bridge_s0_translator_avalon_universal_slave_0_agent:m0_byteenable -> tx_bridge_s0_translator:uav_byteenable
+ signal tx_bridge_s0_translator_avalon_universal_slave_0_agent_rf_source_endofpacket : std_logic; -- tx_bridge_s0_translator_avalon_universal_slave_0_agent:rf_source_endofpacket -> tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo:in_endofpacket
+ signal tx_bridge_s0_translator_avalon_universal_slave_0_agent_rf_source_valid : std_logic; -- tx_bridge_s0_translator_avalon_universal_slave_0_agent:rf_source_valid -> tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo:in_valid
+ signal tx_bridge_s0_translator_avalon_universal_slave_0_agent_rf_source_startofpacket : std_logic; -- tx_bridge_s0_translator_avalon_universal_slave_0_agent:rf_source_startofpacket -> tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo:in_startofpacket
+ signal tx_bridge_s0_translator_avalon_universal_slave_0_agent_rf_source_data : std_logic_vector(66 downto 0); -- tx_bridge_s0_translator_avalon_universal_slave_0_agent:rf_source_data -> tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo:in_data
+ signal tx_bridge_s0_translator_avalon_universal_slave_0_agent_rf_source_ready : std_logic; -- tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo:in_ready -> tx_bridge_s0_translator_avalon_universal_slave_0_agent:rf_source_ready
+ signal tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket : std_logic; -- tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo:out_endofpacket -> tx_bridge_s0_translator_avalon_universal_slave_0_agent:rf_sink_endofpacket
+ signal tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid : std_logic; -- tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo:out_valid -> tx_bridge_s0_translator_avalon_universal_slave_0_agent:rf_sink_valid
+ signal tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket : std_logic; -- tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo:out_startofpacket -> tx_bridge_s0_translator_avalon_universal_slave_0_agent:rf_sink_startofpacket
+ signal tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data : std_logic_vector(66 downto 0); -- tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo:out_data -> tx_bridge_s0_translator_avalon_universal_slave_0_agent:rf_sink_data
+ signal tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready : std_logic; -- tx_bridge_s0_translator_avalon_universal_slave_0_agent:rf_sink_ready -> tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo:out_ready
+ signal tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid : std_logic; -- tx_bridge_s0_translator_avalon_universal_slave_0_agent:rdata_fifo_src_valid -> tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo:in_valid
+ signal tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data : std_logic_vector(31 downto 0); -- tx_bridge_s0_translator_avalon_universal_slave_0_agent:rdata_fifo_src_data -> tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo:in_data
+ signal tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready : std_logic; -- tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo:in_ready -> tx_bridge_s0_translator_avalon_universal_slave_0_agent:rdata_fifo_src_ready
+ signal tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_valid : std_logic; -- tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo:out_valid -> tx_bridge_s0_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_valid
+ signal tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data : std_logic_vector(31 downto 0); -- tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo:out_data -> tx_bridge_s0_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_data
+ signal tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_ready : std_logic; -- tx_bridge_s0_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_ready -> tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo:out_ready
+ signal merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_waitrequest : std_logic; -- merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_agent:av_waitrequest -> merlin_master_translator_avalon_universal_master_0_translator:uav_waitrequest
+ signal merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_burstcount : std_logic_vector(2 downto 0); -- merlin_master_translator_avalon_universal_master_0_translator:uav_burstcount -> merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_agent:av_burstcount
+ signal merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_writedata : std_logic_vector(31 downto 0); -- merlin_master_translator_avalon_universal_master_0_translator:uav_writedata -> merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_agent:av_writedata
+ signal merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_address : std_logic_vector(14 downto 0); -- merlin_master_translator_avalon_universal_master_0_translator:uav_address -> merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_agent:av_address
+ signal merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_lock : std_logic; -- merlin_master_translator_avalon_universal_master_0_translator:uav_lock -> merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_agent:av_lock
+ signal merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_write : std_logic; -- merlin_master_translator_avalon_universal_master_0_translator:uav_write -> merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_agent:av_write
+ signal merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_read : std_logic; -- merlin_master_translator_avalon_universal_master_0_translator:uav_read -> merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_agent:av_read
+ signal merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_readdata : std_logic_vector(31 downto 0); -- merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_agent:av_readdata -> merlin_master_translator_avalon_universal_master_0_translator:uav_readdata
+ signal merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_debugaccess : std_logic; -- merlin_master_translator_avalon_universal_master_0_translator:uav_debugaccess -> merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_agent:av_debugaccess
+ signal merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_byteenable : std_logic_vector(3 downto 0); -- merlin_master_translator_avalon_universal_master_0_translator:uav_byteenable -> merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_agent:av_byteenable
+ signal merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_readdatavalid : std_logic; -- merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_agent:av_readdatavalid -> merlin_master_translator_avalon_universal_master_0_translator:uav_readdatavalid
+ signal rx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_waitrequest : std_logic; -- rx_bridge_s0_translator:uav_waitrequest -> rx_bridge_s0_translator_avalon_universal_slave_0_agent:m0_waitrequest
+ signal rx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_burstcount : std_logic_vector(2 downto 0); -- rx_bridge_s0_translator_avalon_universal_slave_0_agent:m0_burstcount -> rx_bridge_s0_translator:uav_burstcount
+ signal rx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_writedata : std_logic_vector(31 downto 0); -- rx_bridge_s0_translator_avalon_universal_slave_0_agent:m0_writedata -> rx_bridge_s0_translator:uav_writedata
+ signal rx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_address : std_logic_vector(14 downto 0); -- rx_bridge_s0_translator_avalon_universal_slave_0_agent:m0_address -> rx_bridge_s0_translator:uav_address
+ signal rx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_write : std_logic; -- rx_bridge_s0_translator_avalon_universal_slave_0_agent:m0_write -> rx_bridge_s0_translator:uav_write
+ signal rx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_lock : std_logic; -- rx_bridge_s0_translator_avalon_universal_slave_0_agent:m0_lock -> rx_bridge_s0_translator:uav_lock
+ signal rx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_read : std_logic; -- rx_bridge_s0_translator_avalon_universal_slave_0_agent:m0_read -> rx_bridge_s0_translator:uav_read
+ signal rx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_readdata : std_logic_vector(31 downto 0); -- rx_bridge_s0_translator:uav_readdata -> rx_bridge_s0_translator_avalon_universal_slave_0_agent:m0_readdata
+ signal rx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_readdatavalid : std_logic; -- rx_bridge_s0_translator:uav_readdatavalid -> rx_bridge_s0_translator_avalon_universal_slave_0_agent:m0_readdatavalid
+ signal rx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_debugaccess : std_logic; -- rx_bridge_s0_translator_avalon_universal_slave_0_agent:m0_debugaccess -> rx_bridge_s0_translator:uav_debugaccess
+ signal rx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_byteenable : std_logic_vector(3 downto 0); -- rx_bridge_s0_translator_avalon_universal_slave_0_agent:m0_byteenable -> rx_bridge_s0_translator:uav_byteenable
+ signal rx_bridge_s0_translator_avalon_universal_slave_0_agent_rf_source_endofpacket : std_logic; -- rx_bridge_s0_translator_avalon_universal_slave_0_agent:rf_source_endofpacket -> rx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo:in_endofpacket
+ signal rx_bridge_s0_translator_avalon_universal_slave_0_agent_rf_source_valid : std_logic; -- rx_bridge_s0_translator_avalon_universal_slave_0_agent:rf_source_valid -> rx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo:in_valid
+ signal rx_bridge_s0_translator_avalon_universal_slave_0_agent_rf_source_startofpacket : std_logic; -- rx_bridge_s0_translator_avalon_universal_slave_0_agent:rf_source_startofpacket -> rx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo:in_startofpacket
+ signal rx_bridge_s0_translator_avalon_universal_slave_0_agent_rf_source_data : std_logic_vector(66 downto 0); -- rx_bridge_s0_translator_avalon_universal_slave_0_agent:rf_source_data -> rx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo:in_data
+ signal rx_bridge_s0_translator_avalon_universal_slave_0_agent_rf_source_ready : std_logic; -- rx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo:in_ready -> rx_bridge_s0_translator_avalon_universal_slave_0_agent:rf_source_ready
+ signal rx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket : std_logic; -- rx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo:out_endofpacket -> rx_bridge_s0_translator_avalon_universal_slave_0_agent:rf_sink_endofpacket
+ signal rx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid : std_logic; -- rx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo:out_valid -> rx_bridge_s0_translator_avalon_universal_slave_0_agent:rf_sink_valid
+ signal rx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket : std_logic; -- rx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo:out_startofpacket -> rx_bridge_s0_translator_avalon_universal_slave_0_agent:rf_sink_startofpacket
+ signal rx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data : std_logic_vector(66 downto 0); -- rx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo:out_data -> rx_bridge_s0_translator_avalon_universal_slave_0_agent:rf_sink_data
+ signal rx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready : std_logic; -- rx_bridge_s0_translator_avalon_universal_slave_0_agent:rf_sink_ready -> rx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo:out_ready
+ signal rx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid : std_logic; -- rx_bridge_s0_translator_avalon_universal_slave_0_agent:rdata_fifo_src_valid -> rx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo:in_valid
+ signal rx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data : std_logic_vector(31 downto 0); -- rx_bridge_s0_translator_avalon_universal_slave_0_agent:rdata_fifo_src_data -> rx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo:in_data
+ signal rx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready : std_logic; -- rx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo:in_ready -> rx_bridge_s0_translator_avalon_universal_slave_0_agent:rdata_fifo_src_ready
+ signal rx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_valid : std_logic; -- rx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo:out_valid -> rx_bridge_s0_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_valid
+ signal rx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data : std_logic_vector(31 downto 0); -- rx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo:out_data -> rx_bridge_s0_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_data
+ signal rx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_ready : std_logic; -- rx_bridge_s0_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_ready -> rx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo:out_ready
+ signal tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_waitrequest : std_logic; -- tx_eth_statistics_collector_csr_translator:uav_waitrequest -> tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:m0_waitrequest
+ signal tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_burstcount : std_logic_vector(2 downto 0); -- tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:m0_burstcount -> tx_eth_statistics_collector_csr_translator:uav_burstcount
+ signal tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_writedata : std_logic_vector(31 downto 0); -- tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:m0_writedata -> tx_eth_statistics_collector_csr_translator:uav_writedata
+ signal tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_address : std_logic_vector(13 downto 0); -- tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:m0_address -> tx_eth_statistics_collector_csr_translator:uav_address
+ signal tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_write : std_logic; -- tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:m0_write -> tx_eth_statistics_collector_csr_translator:uav_write
+ signal tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_lock : std_logic; -- tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:m0_lock -> tx_eth_statistics_collector_csr_translator:uav_lock
+ signal tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_read : std_logic; -- tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:m0_read -> tx_eth_statistics_collector_csr_translator:uav_read
+ signal tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_readdata : std_logic_vector(31 downto 0); -- tx_eth_statistics_collector_csr_translator:uav_readdata -> tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:m0_readdata
+ signal tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_readdatavalid : std_logic; -- tx_eth_statistics_collector_csr_translator:uav_readdatavalid -> tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:m0_readdatavalid
+ signal tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_debugaccess : std_logic; -- tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:m0_debugaccess -> tx_eth_statistics_collector_csr_translator:uav_debugaccess
+ signal tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_byteenable : std_logic_vector(3 downto 0); -- tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:m0_byteenable -> tx_eth_statistics_collector_csr_translator:uav_byteenable
+ signal tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rf_source_endofpacket : std_logic; -- tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:rf_source_endofpacket -> tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_endofpacket
+ signal tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rf_source_valid : std_logic; -- tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:rf_source_valid -> tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_valid
+ signal tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rf_source_startofpacket : std_logic; -- tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:rf_source_startofpacket -> tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_startofpacket
+ signal tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rf_source_data : std_logic_vector(69 downto 0); -- tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:rf_source_data -> tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_data
+ signal tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rf_source_ready : std_logic; -- tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_ready -> tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:rf_source_ready
+ signal tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket : std_logic; -- tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_endofpacket -> tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:rf_sink_endofpacket
+ signal tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid : std_logic; -- tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_valid -> tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:rf_sink_valid
+ signal tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket : std_logic; -- tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_startofpacket -> tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:rf_sink_startofpacket
+ signal tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data : std_logic_vector(69 downto 0); -- tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_data -> tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:rf_sink_data
+ signal tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready : std_logic; -- tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:rf_sink_ready -> tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_ready
+ signal tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid : std_logic; -- tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_src_valid -> tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_valid
+ signal tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data : std_logic_vector(31 downto 0); -- tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_src_data -> tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_data
+ signal tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready : std_logic; -- tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_ready -> tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_src_ready
+ signal tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_m0_waitrequest : std_logic; -- tx_eth_pad_inserter_csr_translator:uav_waitrequest -> tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent:m0_waitrequest
+ signal tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_m0_burstcount : std_logic_vector(2 downto 0); -- tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent:m0_burstcount -> tx_eth_pad_inserter_csr_translator:uav_burstcount
+ signal tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_m0_writedata : std_logic_vector(31 downto 0); -- tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent:m0_writedata -> tx_eth_pad_inserter_csr_translator:uav_writedata
+ signal tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_m0_address : std_logic_vector(13 downto 0); -- tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent:m0_address -> tx_eth_pad_inserter_csr_translator:uav_address
+ signal tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_m0_write : std_logic; -- tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent:m0_write -> tx_eth_pad_inserter_csr_translator:uav_write
+ signal tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_m0_lock : std_logic; -- tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent:m0_lock -> tx_eth_pad_inserter_csr_translator:uav_lock
+ signal tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_m0_read : std_logic; -- tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent:m0_read -> tx_eth_pad_inserter_csr_translator:uav_read
+ signal tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_m0_readdata : std_logic_vector(31 downto 0); -- tx_eth_pad_inserter_csr_translator:uav_readdata -> tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent:m0_readdata
+ signal tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_m0_readdatavalid : std_logic; -- tx_eth_pad_inserter_csr_translator:uav_readdatavalid -> tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent:m0_readdatavalid
+ signal tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_m0_debugaccess : std_logic; -- tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent:m0_debugaccess -> tx_eth_pad_inserter_csr_translator:uav_debugaccess
+ signal tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_m0_byteenable : std_logic_vector(3 downto 0); -- tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent:m0_byteenable -> tx_eth_pad_inserter_csr_translator:uav_byteenable
+ signal tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rf_source_endofpacket : std_logic; -- tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent:rf_source_endofpacket -> tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_endofpacket
+ signal tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rf_source_valid : std_logic; -- tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent:rf_source_valid -> tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_valid
+ signal tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rf_source_startofpacket : std_logic; -- tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent:rf_source_startofpacket -> tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_startofpacket
+ signal tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rf_source_data : std_logic_vector(69 downto 0); -- tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent:rf_source_data -> tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_data
+ signal tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rf_source_ready : std_logic; -- tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_ready -> tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent:rf_source_ready
+ signal tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket : std_logic; -- tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_endofpacket -> tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent:rf_sink_endofpacket
+ signal tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid : std_logic; -- tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_valid -> tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent:rf_sink_valid
+ signal tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket : std_logic; -- tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_startofpacket -> tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent:rf_sink_startofpacket
+ signal tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data : std_logic_vector(69 downto 0); -- tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_data -> tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent:rf_sink_data
+ signal tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready : std_logic; -- tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent:rf_sink_ready -> tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_ready
+ signal tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid : std_logic; -- tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_src_valid -> tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_valid
+ signal tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data : std_logic_vector(31 downto 0); -- tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_src_data -> tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_data
+ signal tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready : std_logic; -- tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_ready -> tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_src_ready
+ signal tx_bridge_m0_translator_avalon_universal_master_0_waitrequest : std_logic; -- tx_bridge_m0_translator_avalon_universal_master_0_agent:av_waitrequest -> tx_bridge_m0_translator:uav_waitrequest
+ signal tx_bridge_m0_translator_avalon_universal_master_0_burstcount : std_logic_vector(2 downto 0); -- tx_bridge_m0_translator:uav_burstcount -> tx_bridge_m0_translator_avalon_universal_master_0_agent:av_burstcount
+ signal tx_bridge_m0_translator_avalon_universal_master_0_writedata : std_logic_vector(31 downto 0); -- tx_bridge_m0_translator:uav_writedata -> tx_bridge_m0_translator_avalon_universal_master_0_agent:av_writedata
+ signal tx_bridge_m0_translator_avalon_universal_master_0_address : std_logic_vector(13 downto 0); -- tx_bridge_m0_translator:uav_address -> tx_bridge_m0_translator_avalon_universal_master_0_agent:av_address
+ signal tx_bridge_m0_translator_avalon_universal_master_0_lock : std_logic; -- tx_bridge_m0_translator:uav_lock -> tx_bridge_m0_translator_avalon_universal_master_0_agent:av_lock
+ signal tx_bridge_m0_translator_avalon_universal_master_0_write : std_logic; -- tx_bridge_m0_translator:uav_write -> tx_bridge_m0_translator_avalon_universal_master_0_agent:av_write
+ signal tx_bridge_m0_translator_avalon_universal_master_0_read : std_logic; -- tx_bridge_m0_translator:uav_read -> tx_bridge_m0_translator_avalon_universal_master_0_agent:av_read
+ signal tx_bridge_m0_translator_avalon_universal_master_0_readdata : std_logic_vector(31 downto 0); -- tx_bridge_m0_translator_avalon_universal_master_0_agent:av_readdata -> tx_bridge_m0_translator:uav_readdata
+ signal tx_bridge_m0_translator_avalon_universal_master_0_debugaccess : std_logic; -- tx_bridge_m0_translator:uav_debugaccess -> tx_bridge_m0_translator_avalon_universal_master_0_agent:av_debugaccess
+ signal tx_bridge_m0_translator_avalon_universal_master_0_byteenable : std_logic_vector(3 downto 0); -- tx_bridge_m0_translator:uav_byteenable -> tx_bridge_m0_translator_avalon_universal_master_0_agent:av_byteenable
+ signal tx_bridge_m0_translator_avalon_universal_master_0_readdatavalid : std_logic; -- tx_bridge_m0_translator_avalon_universal_master_0_agent:av_readdatavalid -> tx_bridge_m0_translator:uav_readdatavalid
+ signal tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_m0_waitrequest : std_logic; -- tx_eth_crc_inserter_csr_translator:uav_waitrequest -> tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent:m0_waitrequest
+ signal tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_m0_burstcount : std_logic_vector(2 downto 0); -- tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent:m0_burstcount -> tx_eth_crc_inserter_csr_translator:uav_burstcount
+ signal tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_m0_writedata : std_logic_vector(31 downto 0); -- tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent:m0_writedata -> tx_eth_crc_inserter_csr_translator:uav_writedata
+ signal tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_m0_address : std_logic_vector(13 downto 0); -- tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent:m0_address -> tx_eth_crc_inserter_csr_translator:uav_address
+ signal tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_m0_write : std_logic; -- tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent:m0_write -> tx_eth_crc_inserter_csr_translator:uav_write
+ signal tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_m0_lock : std_logic; -- tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent:m0_lock -> tx_eth_crc_inserter_csr_translator:uav_lock
+ signal tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_m0_read : std_logic; -- tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent:m0_read -> tx_eth_crc_inserter_csr_translator:uav_read
+ signal tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_m0_readdata : std_logic_vector(31 downto 0); -- tx_eth_crc_inserter_csr_translator:uav_readdata -> tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent:m0_readdata
+ signal tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_m0_readdatavalid : std_logic; -- tx_eth_crc_inserter_csr_translator:uav_readdatavalid -> tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent:m0_readdatavalid
+ signal tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_m0_debugaccess : std_logic; -- tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent:m0_debugaccess -> tx_eth_crc_inserter_csr_translator:uav_debugaccess
+ signal tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_m0_byteenable : std_logic_vector(3 downto 0); -- tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent:m0_byteenable -> tx_eth_crc_inserter_csr_translator:uav_byteenable
+ signal tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rf_source_endofpacket : std_logic; -- tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent:rf_source_endofpacket -> tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_endofpacket
+ signal tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rf_source_valid : std_logic; -- tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent:rf_source_valid -> tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_valid
+ signal tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rf_source_startofpacket : std_logic; -- tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent:rf_source_startofpacket -> tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_startofpacket
+ signal tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rf_source_data : std_logic_vector(69 downto 0); -- tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent:rf_source_data -> tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_data
+ signal tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rf_source_ready : std_logic; -- tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_ready -> tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent:rf_source_ready
+ signal tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket : std_logic; -- tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_endofpacket -> tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent:rf_sink_endofpacket
+ signal tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid : std_logic; -- tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_valid -> tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent:rf_sink_valid
+ signal tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket : std_logic; -- tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_startofpacket -> tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent:rf_sink_startofpacket
+ signal tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data : std_logic_vector(69 downto 0); -- tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_data -> tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent:rf_sink_data
+ signal tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready : std_logic; -- tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent:rf_sink_ready -> tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_ready
+ signal tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid : std_logic; -- tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_src_valid -> tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_valid
+ signal tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data : std_logic_vector(31 downto 0); -- tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_src_data -> tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_data
+ signal tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready : std_logic; -- tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_ready -> tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_src_ready
+ signal tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_m0_waitrequest : std_logic; -- tx_eth_address_inserter_csr_translator:uav_waitrequest -> tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent:m0_waitrequest
+ signal tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_m0_burstcount : std_logic_vector(2 downto 0); -- tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent:m0_burstcount -> tx_eth_address_inserter_csr_translator:uav_burstcount
+ signal tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_m0_writedata : std_logic_vector(31 downto 0); -- tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent:m0_writedata -> tx_eth_address_inserter_csr_translator:uav_writedata
+ signal tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_m0_address : std_logic_vector(13 downto 0); -- tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent:m0_address -> tx_eth_address_inserter_csr_translator:uav_address
+ signal tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_m0_write : std_logic; -- tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent:m0_write -> tx_eth_address_inserter_csr_translator:uav_write
+ signal tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_m0_lock : std_logic; -- tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent:m0_lock -> tx_eth_address_inserter_csr_translator:uav_lock
+ signal tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_m0_read : std_logic; -- tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent:m0_read -> tx_eth_address_inserter_csr_translator:uav_read
+ signal tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_m0_readdata : std_logic_vector(31 downto 0); -- tx_eth_address_inserter_csr_translator:uav_readdata -> tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent:m0_readdata
+ signal tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_m0_readdatavalid : std_logic; -- tx_eth_address_inserter_csr_translator:uav_readdatavalid -> tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent:m0_readdatavalid
+ signal tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_m0_debugaccess : std_logic; -- tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent:m0_debugaccess -> tx_eth_address_inserter_csr_translator:uav_debugaccess
+ signal tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_m0_byteenable : std_logic_vector(3 downto 0); -- tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent:m0_byteenable -> tx_eth_address_inserter_csr_translator:uav_byteenable
+ signal tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rf_source_endofpacket : std_logic; -- tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent:rf_source_endofpacket -> tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_endofpacket
+ signal tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rf_source_valid : std_logic; -- tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent:rf_source_valid -> tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_valid
+ signal tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rf_source_startofpacket : std_logic; -- tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent:rf_source_startofpacket -> tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_startofpacket
+ signal tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rf_source_data : std_logic_vector(69 downto 0); -- tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent:rf_source_data -> tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_data
+ signal tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rf_source_ready : std_logic; -- tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_ready -> tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent:rf_source_ready
+ signal tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket : std_logic; -- tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_endofpacket -> tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent:rf_sink_endofpacket
+ signal tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid : std_logic; -- tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_valid -> tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent:rf_sink_valid
+ signal tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket : std_logic; -- tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_startofpacket -> tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent:rf_sink_startofpacket
+ signal tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data : std_logic_vector(69 downto 0); -- tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_data -> tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent:rf_sink_data
+ signal tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready : std_logic; -- tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent:rf_sink_ready -> tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_ready
+ signal tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid : std_logic; -- tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_src_valid -> tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_valid
+ signal tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data : std_logic_vector(31 downto 0); -- tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_src_data -> tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_data
+ signal tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready : std_logic; -- tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_ready -> tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_src_ready
+ signal tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_waitrequest : std_logic; -- tx_eth_frame_decoder_avalom_mm_csr_translator:uav_waitrequest -> tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:m0_waitrequest
+ signal tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_burstcount : std_logic_vector(2 downto 0); -- tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:m0_burstcount -> tx_eth_frame_decoder_avalom_mm_csr_translator:uav_burstcount
+ signal tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_writedata : std_logic_vector(31 downto 0); -- tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:m0_writedata -> tx_eth_frame_decoder_avalom_mm_csr_translator:uav_writedata
+ signal tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_address : std_logic_vector(13 downto 0); -- tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:m0_address -> tx_eth_frame_decoder_avalom_mm_csr_translator:uav_address
+ signal tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_write : std_logic; -- tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:m0_write -> tx_eth_frame_decoder_avalom_mm_csr_translator:uav_write
+ signal tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_lock : std_logic; -- tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:m0_lock -> tx_eth_frame_decoder_avalom_mm_csr_translator:uav_lock
+ signal tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_read : std_logic; -- tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:m0_read -> tx_eth_frame_decoder_avalom_mm_csr_translator:uav_read
+ signal tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_readdata : std_logic_vector(31 downto 0); -- tx_eth_frame_decoder_avalom_mm_csr_translator:uav_readdata -> tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:m0_readdata
+ signal tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_readdatavalid : std_logic; -- tx_eth_frame_decoder_avalom_mm_csr_translator:uav_readdatavalid -> tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:m0_readdatavalid
+ signal tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_debugaccess : std_logic; -- tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:m0_debugaccess -> tx_eth_frame_decoder_avalom_mm_csr_translator:uav_debugaccess
+ signal tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_byteenable : std_logic_vector(3 downto 0); -- tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:m0_byteenable -> tx_eth_frame_decoder_avalom_mm_csr_translator:uav_byteenable
+ signal tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rf_source_endofpacket : std_logic; -- tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:rf_source_endofpacket -> tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_endofpacket
+ signal tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rf_source_valid : std_logic; -- tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:rf_source_valid -> tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_valid
+ signal tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rf_source_startofpacket : std_logic; -- tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:rf_source_startofpacket -> tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_startofpacket
+ signal tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rf_source_data : std_logic_vector(69 downto 0); -- tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:rf_source_data -> tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_data
+ signal tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rf_source_ready : std_logic; -- tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_ready -> tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:rf_source_ready
+ signal tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket : std_logic; -- tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_endofpacket -> tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:rf_sink_endofpacket
+ signal tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid : std_logic; -- tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_valid -> tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:rf_sink_valid
+ signal tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket : std_logic; -- tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_startofpacket -> tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:rf_sink_startofpacket
+ signal tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data : std_logic_vector(69 downto 0); -- tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_data -> tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:rf_sink_data
+ signal tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready : std_logic; -- tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:rf_sink_ready -> tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_ready
+ signal tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid : std_logic; -- tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_src_valid -> tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_valid
+ signal tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data : std_logic_vector(31 downto 0); -- tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_src_data -> tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_data
+ signal tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready : std_logic; -- tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_ready -> tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_src_ready
+ signal tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_waitrequest : std_logic; -- tx_eth_pkt_backpressure_control_csr_translator:uav_waitrequest -> tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:m0_waitrequest
+ signal tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_burstcount : std_logic_vector(2 downto 0); -- tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:m0_burstcount -> tx_eth_pkt_backpressure_control_csr_translator:uav_burstcount
+ signal tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_writedata : std_logic_vector(31 downto 0); -- tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:m0_writedata -> tx_eth_pkt_backpressure_control_csr_translator:uav_writedata
+ signal tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_address : std_logic_vector(13 downto 0); -- tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:m0_address -> tx_eth_pkt_backpressure_control_csr_translator:uav_address
+ signal tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_write : std_logic; -- tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:m0_write -> tx_eth_pkt_backpressure_control_csr_translator:uav_write
+ signal tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_lock : std_logic; -- tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:m0_lock -> tx_eth_pkt_backpressure_control_csr_translator:uav_lock
+ signal tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_read : std_logic; -- tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:m0_read -> tx_eth_pkt_backpressure_control_csr_translator:uav_read
+ signal tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_readdata : std_logic_vector(31 downto 0); -- tx_eth_pkt_backpressure_control_csr_translator:uav_readdata -> tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:m0_readdata
+ signal tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_readdatavalid : std_logic; -- tx_eth_pkt_backpressure_control_csr_translator:uav_readdatavalid -> tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:m0_readdatavalid
+ signal tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_debugaccess : std_logic; -- tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:m0_debugaccess -> tx_eth_pkt_backpressure_control_csr_translator:uav_debugaccess
+ signal tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_byteenable : std_logic_vector(3 downto 0); -- tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:m0_byteenable -> tx_eth_pkt_backpressure_control_csr_translator:uav_byteenable
+ signal tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rf_source_endofpacket : std_logic; -- tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:rf_source_endofpacket -> tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_endofpacket
+ signal tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rf_source_valid : std_logic; -- tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:rf_source_valid -> tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_valid
+ signal tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rf_source_startofpacket : std_logic; -- tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:rf_source_startofpacket -> tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_startofpacket
+ signal tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rf_source_data : std_logic_vector(69 downto 0); -- tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:rf_source_data -> tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_data
+ signal tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rf_source_ready : std_logic; -- tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_ready -> tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:rf_source_ready
+ signal tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket : std_logic; -- tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_endofpacket -> tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:rf_sink_endofpacket
+ signal tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid : std_logic; -- tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_valid -> tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:rf_sink_valid
+ signal tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket : std_logic; -- tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_startofpacket -> tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:rf_sink_startofpacket
+ signal tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data : std_logic_vector(69 downto 0); -- tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_data -> tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:rf_sink_data
+ signal tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready : std_logic; -- tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:rf_sink_ready -> tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_ready
+ signal tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid : std_logic; -- tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_src_valid -> tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_valid
+ signal tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data : std_logic_vector(31 downto 0); -- tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_src_data -> tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_data
+ signal tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready : std_logic; -- tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_ready -> tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_src_ready
+ signal tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_waitrequest : std_logic; -- tx_eth_packet_underflow_control_avalon_slave_0_translator:uav_waitrequest -> tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent:m0_waitrequest
+ signal tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_burstcount : std_logic_vector(2 downto 0); -- tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent:m0_burstcount -> tx_eth_packet_underflow_control_avalon_slave_0_translator:uav_burstcount
+ signal tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_writedata : std_logic_vector(31 downto 0); -- tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent:m0_writedata -> tx_eth_packet_underflow_control_avalon_slave_0_translator:uav_writedata
+ signal tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_address : std_logic_vector(13 downto 0); -- tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent:m0_address -> tx_eth_packet_underflow_control_avalon_slave_0_translator:uav_address
+ signal tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_write : std_logic; -- tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent:m0_write -> tx_eth_packet_underflow_control_avalon_slave_0_translator:uav_write
+ signal tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_lock : std_logic; -- tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent:m0_lock -> tx_eth_packet_underflow_control_avalon_slave_0_translator:uav_lock
+ signal tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_read : std_logic; -- tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent:m0_read -> tx_eth_packet_underflow_control_avalon_slave_0_translator:uav_read
+ signal tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_readdata : std_logic_vector(31 downto 0); -- tx_eth_packet_underflow_control_avalon_slave_0_translator:uav_readdata -> tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent:m0_readdata
+ signal tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_readdatavalid : std_logic; -- tx_eth_packet_underflow_control_avalon_slave_0_translator:uav_readdatavalid -> tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent:m0_readdatavalid
+ signal tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_debugaccess : std_logic; -- tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent:m0_debugaccess -> tx_eth_packet_underflow_control_avalon_slave_0_translator:uav_debugaccess
+ signal tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_byteenable : std_logic_vector(3 downto 0); -- tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent:m0_byteenable -> tx_eth_packet_underflow_control_avalon_slave_0_translator:uav_byteenable
+ signal tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rf_source_endofpacket : std_logic; -- tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent:rf_source_endofpacket -> tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:in_endofpacket
+ signal tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rf_source_valid : std_logic; -- tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent:rf_source_valid -> tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:in_valid
+ signal tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rf_source_startofpacket : std_logic; -- tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent:rf_source_startofpacket -> tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:in_startofpacket
+ signal tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rf_source_data : std_logic_vector(69 downto 0); -- tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent:rf_source_data -> tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:in_data
+ signal tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rf_source_ready : std_logic; -- tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:in_ready -> tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent:rf_source_ready
+ signal tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket : std_logic; -- tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:out_endofpacket -> tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent:rf_sink_endofpacket
+ signal tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid : std_logic; -- tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:out_valid -> tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent:rf_sink_valid
+ signal tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket : std_logic; -- tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:out_startofpacket -> tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent:rf_sink_startofpacket
+ signal tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data : std_logic_vector(69 downto 0); -- tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:out_data -> tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent:rf_sink_data
+ signal tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready : std_logic; -- tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent:rf_sink_ready -> tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:out_ready
+ signal tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid : std_logic; -- tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent:rdata_fifo_src_valid -> tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_valid
+ signal tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data : std_logic_vector(31 downto 0); -- tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent:rdata_fifo_src_data -> tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_data
+ signal tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready : std_logic; -- tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_ready -> tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent:rdata_fifo_src_ready
+ signal tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_m0_waitrequest : std_logic; -- tx_eth_pause_ctrl_gen_csr_translator:uav_waitrequest -> tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent:m0_waitrequest
+ signal tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_m0_burstcount : std_logic_vector(2 downto 0); -- tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent:m0_burstcount -> tx_eth_pause_ctrl_gen_csr_translator:uav_burstcount
+ signal tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_m0_writedata : std_logic_vector(31 downto 0); -- tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent:m0_writedata -> tx_eth_pause_ctrl_gen_csr_translator:uav_writedata
+ signal tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_m0_address : std_logic_vector(13 downto 0); -- tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent:m0_address -> tx_eth_pause_ctrl_gen_csr_translator:uav_address
+ signal tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_m0_write : std_logic; -- tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent:m0_write -> tx_eth_pause_ctrl_gen_csr_translator:uav_write
+ signal tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_m0_lock : std_logic; -- tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent:m0_lock -> tx_eth_pause_ctrl_gen_csr_translator:uav_lock
+ signal tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_m0_read : std_logic; -- tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent:m0_read -> tx_eth_pause_ctrl_gen_csr_translator:uav_read
+ signal tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_m0_readdata : std_logic_vector(31 downto 0); -- tx_eth_pause_ctrl_gen_csr_translator:uav_readdata -> tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent:m0_readdata
+ signal tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_m0_readdatavalid : std_logic; -- tx_eth_pause_ctrl_gen_csr_translator:uav_readdatavalid -> tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent:m0_readdatavalid
+ signal tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_m0_debugaccess : std_logic; -- tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent:m0_debugaccess -> tx_eth_pause_ctrl_gen_csr_translator:uav_debugaccess
+ signal tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_m0_byteenable : std_logic_vector(3 downto 0); -- tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent:m0_byteenable -> tx_eth_pause_ctrl_gen_csr_translator:uav_byteenable
+ signal tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rf_source_endofpacket : std_logic; -- tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent:rf_source_endofpacket -> tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_endofpacket
+ signal tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rf_source_valid : std_logic; -- tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent:rf_source_valid -> tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_valid
+ signal tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rf_source_startofpacket : std_logic; -- tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent:rf_source_startofpacket -> tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_startofpacket
+ signal tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rf_source_data : std_logic_vector(69 downto 0); -- tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent:rf_source_data -> tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_data
+ signal tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rf_source_ready : std_logic; -- tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_ready -> tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent:rf_source_ready
+ signal tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket : std_logic; -- tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_endofpacket -> tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent:rf_sink_endofpacket
+ signal tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid : std_logic; -- tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_valid -> tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent:rf_sink_valid
+ signal tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket : std_logic; -- tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_startofpacket -> tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent:rf_sink_startofpacket
+ signal tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data : std_logic_vector(69 downto 0); -- tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_data -> tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent:rf_sink_data
+ signal tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready : std_logic; -- tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent:rf_sink_ready -> tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_ready
+ signal tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid : std_logic; -- tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_src_valid -> tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_valid
+ signal tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data : std_logic_vector(31 downto 0); -- tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_src_data -> tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_data
+ signal tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready : std_logic; -- tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_ready -> tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_src_ready
+ signal rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_m0_waitrequest : std_logic; -- rx_eth_crc_pad_rem_csr_translator:uav_waitrequest -> rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent:m0_waitrequest
+ signal rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_m0_burstcount : std_logic_vector(2 downto 0); -- rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent:m0_burstcount -> rx_eth_crc_pad_rem_csr_translator:uav_burstcount
+ signal rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_m0_writedata : std_logic_vector(31 downto 0); -- rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent:m0_writedata -> rx_eth_crc_pad_rem_csr_translator:uav_writedata
+ signal rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_m0_address : std_logic_vector(13 downto 0); -- rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent:m0_address -> rx_eth_crc_pad_rem_csr_translator:uav_address
+ signal rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_m0_write : std_logic; -- rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent:m0_write -> rx_eth_crc_pad_rem_csr_translator:uav_write
+ signal rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_m0_lock : std_logic; -- rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent:m0_lock -> rx_eth_crc_pad_rem_csr_translator:uav_lock
+ signal rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_m0_read : std_logic; -- rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent:m0_read -> rx_eth_crc_pad_rem_csr_translator:uav_read
+ signal rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_m0_readdata : std_logic_vector(31 downto 0); -- rx_eth_crc_pad_rem_csr_translator:uav_readdata -> rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent:m0_readdata
+ signal rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_m0_readdatavalid : std_logic; -- rx_eth_crc_pad_rem_csr_translator:uav_readdatavalid -> rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent:m0_readdatavalid
+ signal rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_m0_debugaccess : std_logic; -- rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent:m0_debugaccess -> rx_eth_crc_pad_rem_csr_translator:uav_debugaccess
+ signal rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_m0_byteenable : std_logic_vector(3 downto 0); -- rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent:m0_byteenable -> rx_eth_crc_pad_rem_csr_translator:uav_byteenable
+ signal rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rf_source_endofpacket : std_logic; -- rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent:rf_source_endofpacket -> rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_endofpacket
+ signal rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rf_source_valid : std_logic; -- rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent:rf_source_valid -> rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_valid
+ signal rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rf_source_startofpacket : std_logic; -- rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent:rf_source_startofpacket -> rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_startofpacket
+ signal rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rf_source_data : std_logic_vector(69 downto 0); -- rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent:rf_source_data -> rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_data
+ signal rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rf_source_ready : std_logic; -- rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_ready -> rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent:rf_source_ready
+ signal rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket : std_logic; -- rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_endofpacket -> rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent:rf_sink_endofpacket
+ signal rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid : std_logic; -- rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_valid -> rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent:rf_sink_valid
+ signal rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket : std_logic; -- rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_startofpacket -> rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent:rf_sink_startofpacket
+ signal rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data : std_logic_vector(69 downto 0); -- rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_data -> rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent:rf_sink_data
+ signal rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready : std_logic; -- rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent:rf_sink_ready -> rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_ready
+ signal rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid : std_logic; -- rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_src_valid -> rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_valid
+ signal rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data : std_logic_vector(31 downto 0); -- rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_src_data -> rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_data
+ signal rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready : std_logic; -- rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_ready -> rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_src_ready
+ signal rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_waitrequest : std_logic; -- rx_eth_frame_decoder_avalom_mm_csr_translator:uav_waitrequest -> rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:m0_waitrequest
+ signal rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_burstcount : std_logic_vector(2 downto 0); -- rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:m0_burstcount -> rx_eth_frame_decoder_avalom_mm_csr_translator:uav_burstcount
+ signal rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_writedata : std_logic_vector(31 downto 0); -- rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:m0_writedata -> rx_eth_frame_decoder_avalom_mm_csr_translator:uav_writedata
+ signal rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_address : std_logic_vector(13 downto 0); -- rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:m0_address -> rx_eth_frame_decoder_avalom_mm_csr_translator:uav_address
+ signal rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_write : std_logic; -- rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:m0_write -> rx_eth_frame_decoder_avalom_mm_csr_translator:uav_write
+ signal rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_lock : std_logic; -- rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:m0_lock -> rx_eth_frame_decoder_avalom_mm_csr_translator:uav_lock
+ signal rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_read : std_logic; -- rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:m0_read -> rx_eth_frame_decoder_avalom_mm_csr_translator:uav_read
+ signal rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_readdata : std_logic_vector(31 downto 0); -- rx_eth_frame_decoder_avalom_mm_csr_translator:uav_readdata -> rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:m0_readdata
+ signal rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_readdatavalid : std_logic; -- rx_eth_frame_decoder_avalom_mm_csr_translator:uav_readdatavalid -> rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:m0_readdatavalid
+ signal rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_debugaccess : std_logic; -- rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:m0_debugaccess -> rx_eth_frame_decoder_avalom_mm_csr_translator:uav_debugaccess
+ signal rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_byteenable : std_logic_vector(3 downto 0); -- rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:m0_byteenable -> rx_eth_frame_decoder_avalom_mm_csr_translator:uav_byteenable
+ signal rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rf_source_endofpacket : std_logic; -- rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:rf_source_endofpacket -> rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_endofpacket
+ signal rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rf_source_valid : std_logic; -- rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:rf_source_valid -> rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_valid
+ signal rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rf_source_startofpacket : std_logic; -- rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:rf_source_startofpacket -> rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_startofpacket
+ signal rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rf_source_data : std_logic_vector(69 downto 0); -- rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:rf_source_data -> rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_data
+ signal rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rf_source_ready : std_logic; -- rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_ready -> rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:rf_source_ready
+ signal rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket : std_logic; -- rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_endofpacket -> rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:rf_sink_endofpacket
+ signal rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid : std_logic; -- rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_valid -> rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:rf_sink_valid
+ signal rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket : std_logic; -- rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_startofpacket -> rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:rf_sink_startofpacket
+ signal rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data : std_logic_vector(69 downto 0); -- rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_data -> rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:rf_sink_data
+ signal rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready : std_logic; -- rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:rf_sink_ready -> rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_ready
+ signal rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid : std_logic; -- rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_src_valid -> rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_valid
+ signal rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data : std_logic_vector(31 downto 0); -- rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_src_data -> rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_data
+ signal rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready : std_logic; -- rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_ready -> rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_src_ready
+ signal rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_m0_waitrequest : std_logic; -- rx_eth_crc_checker_csr_translator:uav_waitrequest -> rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent:m0_waitrequest
+ signal rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_m0_burstcount : std_logic_vector(2 downto 0); -- rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent:m0_burstcount -> rx_eth_crc_checker_csr_translator:uav_burstcount
+ signal rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_m0_writedata : std_logic_vector(31 downto 0); -- rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent:m0_writedata -> rx_eth_crc_checker_csr_translator:uav_writedata
+ signal rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_m0_address : std_logic_vector(13 downto 0); -- rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent:m0_address -> rx_eth_crc_checker_csr_translator:uav_address
+ signal rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_m0_write : std_logic; -- rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent:m0_write -> rx_eth_crc_checker_csr_translator:uav_write
+ signal rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_m0_lock : std_logic; -- rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent:m0_lock -> rx_eth_crc_checker_csr_translator:uav_lock
+ signal rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_m0_read : std_logic; -- rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent:m0_read -> rx_eth_crc_checker_csr_translator:uav_read
+ signal rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_m0_readdata : std_logic_vector(31 downto 0); -- rx_eth_crc_checker_csr_translator:uav_readdata -> rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent:m0_readdata
+ signal rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_m0_readdatavalid : std_logic; -- rx_eth_crc_checker_csr_translator:uav_readdatavalid -> rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent:m0_readdatavalid
+ signal rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_m0_debugaccess : std_logic; -- rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent:m0_debugaccess -> rx_eth_crc_checker_csr_translator:uav_debugaccess
+ signal rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_m0_byteenable : std_logic_vector(3 downto 0); -- rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent:m0_byteenable -> rx_eth_crc_checker_csr_translator:uav_byteenable
+ signal rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rf_source_endofpacket : std_logic; -- rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent:rf_source_endofpacket -> rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_endofpacket
+ signal rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rf_source_valid : std_logic; -- rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent:rf_source_valid -> rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_valid
+ signal rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rf_source_startofpacket : std_logic; -- rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent:rf_source_startofpacket -> rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_startofpacket
+ signal rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rf_source_data : std_logic_vector(69 downto 0); -- rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent:rf_source_data -> rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_data
+ signal rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rf_source_ready : std_logic; -- rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_ready -> rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent:rf_source_ready
+ signal rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket : std_logic; -- rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_endofpacket -> rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent:rf_sink_endofpacket
+ signal rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid : std_logic; -- rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_valid -> rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent:rf_sink_valid
+ signal rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket : std_logic; -- rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_startofpacket -> rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent:rf_sink_startofpacket
+ signal rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data : std_logic_vector(69 downto 0); -- rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_data -> rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent:rf_sink_data
+ signal rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready : std_logic; -- rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent:rf_sink_ready -> rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_ready
+ signal rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid : std_logic; -- rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_src_valid -> rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_valid
+ signal rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data : std_logic_vector(31 downto 0); -- rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_src_data -> rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_data
+ signal rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready : std_logic; -- rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_ready -> rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_src_ready
+ signal rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_m0_waitrequest : std_logic; -- rx_eth_lane_decoder_csr_translator:uav_waitrequest -> rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent:m0_waitrequest
+ signal rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_m0_burstcount : std_logic_vector(2 downto 0); -- rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent:m0_burstcount -> rx_eth_lane_decoder_csr_translator:uav_burstcount
+ signal rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_m0_writedata : std_logic_vector(31 downto 0); -- rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent:m0_writedata -> rx_eth_lane_decoder_csr_translator:uav_writedata
+ signal rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_m0_address : std_logic_vector(13 downto 0); -- rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent:m0_address -> rx_eth_lane_decoder_csr_translator:uav_address
+ signal rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_m0_write : std_logic; -- rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent:m0_write -> rx_eth_lane_decoder_csr_translator:uav_write
+ signal rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_m0_lock : std_logic; -- rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent:m0_lock -> rx_eth_lane_decoder_csr_translator:uav_lock
+ signal rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_m0_read : std_logic; -- rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent:m0_read -> rx_eth_lane_decoder_csr_translator:uav_read
+ signal rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_m0_readdata : std_logic_vector(31 downto 0); -- rx_eth_lane_decoder_csr_translator:uav_readdata -> rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent:m0_readdata
+ signal rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_m0_readdatavalid : std_logic; -- rx_eth_lane_decoder_csr_translator:uav_readdatavalid -> rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent:m0_readdatavalid
+ signal rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_m0_debugaccess : std_logic; -- rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent:m0_debugaccess -> rx_eth_lane_decoder_csr_translator:uav_debugaccess
+ signal rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_m0_byteenable : std_logic_vector(3 downto 0); -- rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent:m0_byteenable -> rx_eth_lane_decoder_csr_translator:uav_byteenable
+ signal rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rf_source_endofpacket : std_logic; -- rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent:rf_source_endofpacket -> rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_endofpacket
+ signal rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rf_source_valid : std_logic; -- rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent:rf_source_valid -> rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_valid
+ signal rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rf_source_startofpacket : std_logic; -- rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent:rf_source_startofpacket -> rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_startofpacket
+ signal rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rf_source_data : std_logic_vector(69 downto 0); -- rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent:rf_source_data -> rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_data
+ signal rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rf_source_ready : std_logic; -- rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_ready -> rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent:rf_source_ready
+ signal rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket : std_logic; -- rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_endofpacket -> rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent:rf_sink_endofpacket
+ signal rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid : std_logic; -- rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_valid -> rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent:rf_sink_valid
+ signal rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket : std_logic; -- rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_startofpacket -> rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent:rf_sink_startofpacket
+ signal rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data : std_logic_vector(69 downto 0); -- rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_data -> rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent:rf_sink_data
+ signal rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready : std_logic; -- rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent:rf_sink_ready -> rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_ready
+ signal rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid : std_logic; -- rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_src_valid -> rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_valid
+ signal rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data : std_logic_vector(31 downto 0); -- rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_src_data -> rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_data
+ signal rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready : std_logic; -- rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_ready -> rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_src_ready
+ signal rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_m0_waitrequest : std_logic; -- rx_eth_packet_overflow_control_csr_translator:uav_waitrequest -> rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent:m0_waitrequest
+ signal rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_m0_burstcount : std_logic_vector(2 downto 0); -- rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent:m0_burstcount -> rx_eth_packet_overflow_control_csr_translator:uav_burstcount
+ signal rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_m0_writedata : std_logic_vector(31 downto 0); -- rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent:m0_writedata -> rx_eth_packet_overflow_control_csr_translator:uav_writedata
+ signal rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_m0_address : std_logic_vector(13 downto 0); -- rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent:m0_address -> rx_eth_packet_overflow_control_csr_translator:uav_address
+ signal rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_m0_write : std_logic; -- rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent:m0_write -> rx_eth_packet_overflow_control_csr_translator:uav_write
+ signal rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_m0_lock : std_logic; -- rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent:m0_lock -> rx_eth_packet_overflow_control_csr_translator:uav_lock
+ signal rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_m0_read : std_logic; -- rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent:m0_read -> rx_eth_packet_overflow_control_csr_translator:uav_read
+ signal rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_m0_readdata : std_logic_vector(31 downto 0); -- rx_eth_packet_overflow_control_csr_translator:uav_readdata -> rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent:m0_readdata
+ signal rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_m0_readdatavalid : std_logic; -- rx_eth_packet_overflow_control_csr_translator:uav_readdatavalid -> rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent:m0_readdatavalid
+ signal rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_m0_debugaccess : std_logic; -- rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent:m0_debugaccess -> rx_eth_packet_overflow_control_csr_translator:uav_debugaccess
+ signal rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_m0_byteenable : std_logic_vector(3 downto 0); -- rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent:m0_byteenable -> rx_eth_packet_overflow_control_csr_translator:uav_byteenable
+ signal rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rf_source_endofpacket : std_logic; -- rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent:rf_source_endofpacket -> rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_endofpacket
+ signal rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rf_source_valid : std_logic; -- rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent:rf_source_valid -> rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_valid
+ signal rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rf_source_startofpacket : std_logic; -- rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent:rf_source_startofpacket -> rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_startofpacket
+ signal rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rf_source_data : std_logic_vector(69 downto 0); -- rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent:rf_source_data -> rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_data
+ signal rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rf_source_ready : std_logic; -- rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_ready -> rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent:rf_source_ready
+ signal rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket : std_logic; -- rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_endofpacket -> rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent:rf_sink_endofpacket
+ signal rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid : std_logic; -- rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_valid -> rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent:rf_sink_valid
+ signal rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket : std_logic; -- rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_startofpacket -> rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent:rf_sink_startofpacket
+ signal rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data : std_logic_vector(69 downto 0); -- rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_data -> rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent:rf_sink_data
+ signal rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready : std_logic; -- rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent:rf_sink_ready -> rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_ready
+ signal rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid : std_logic; -- rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_src_valid -> rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_valid
+ signal rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data : std_logic_vector(31 downto 0); -- rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_src_data -> rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_data
+ signal rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready : std_logic; -- rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_ready -> rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_src_ready
+ signal rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_waitrequest : std_logic; -- rx_eth_pkt_backpressure_control_csr_translator:uav_waitrequest -> rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:m0_waitrequest
+ signal rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_burstcount : std_logic_vector(2 downto 0); -- rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:m0_burstcount -> rx_eth_pkt_backpressure_control_csr_translator:uav_burstcount
+ signal rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_writedata : std_logic_vector(31 downto 0); -- rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:m0_writedata -> rx_eth_pkt_backpressure_control_csr_translator:uav_writedata
+ signal rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_address : std_logic_vector(13 downto 0); -- rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:m0_address -> rx_eth_pkt_backpressure_control_csr_translator:uav_address
+ signal rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_write : std_logic; -- rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:m0_write -> rx_eth_pkt_backpressure_control_csr_translator:uav_write
+ signal rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_lock : std_logic; -- rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:m0_lock -> rx_eth_pkt_backpressure_control_csr_translator:uav_lock
+ signal rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_read : std_logic; -- rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:m0_read -> rx_eth_pkt_backpressure_control_csr_translator:uav_read
+ signal rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_readdata : std_logic_vector(31 downto 0); -- rx_eth_pkt_backpressure_control_csr_translator:uav_readdata -> rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:m0_readdata
+ signal rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_readdatavalid : std_logic; -- rx_eth_pkt_backpressure_control_csr_translator:uav_readdatavalid -> rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:m0_readdatavalid
+ signal rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_debugaccess : std_logic; -- rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:m0_debugaccess -> rx_eth_pkt_backpressure_control_csr_translator:uav_debugaccess
+ signal rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_byteenable : std_logic_vector(3 downto 0); -- rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:m0_byteenable -> rx_eth_pkt_backpressure_control_csr_translator:uav_byteenable
+ signal rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rf_source_endofpacket : std_logic; -- rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:rf_source_endofpacket -> rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_endofpacket
+ signal rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rf_source_valid : std_logic; -- rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:rf_source_valid -> rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_valid
+ signal rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rf_source_startofpacket : std_logic; -- rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:rf_source_startofpacket -> rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_startofpacket
+ signal rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rf_source_data : std_logic_vector(69 downto 0); -- rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:rf_source_data -> rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_data
+ signal rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rf_source_ready : std_logic; -- rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_ready -> rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:rf_source_ready
+ signal rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket : std_logic; -- rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_endofpacket -> rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:rf_sink_endofpacket
+ signal rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid : std_logic; -- rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_valid -> rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:rf_sink_valid
+ signal rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket : std_logic; -- rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_startofpacket -> rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:rf_sink_startofpacket
+ signal rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data : std_logic_vector(69 downto 0); -- rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_data -> rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:rf_sink_data
+ signal rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready : std_logic; -- rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:rf_sink_ready -> rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_ready
+ signal rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid : std_logic; -- rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_src_valid -> rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_valid
+ signal rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data : std_logic_vector(31 downto 0); -- rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_src_data -> rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_data
+ signal rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready : std_logic; -- rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_ready -> rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_src_ready
+ signal rx_bridge_m0_translator_avalon_universal_master_0_waitrequest : std_logic; -- rx_bridge_m0_translator_avalon_universal_master_0_agent:av_waitrequest -> rx_bridge_m0_translator:uav_waitrequest
+ signal rx_bridge_m0_translator_avalon_universal_master_0_burstcount : std_logic_vector(2 downto 0); -- rx_bridge_m0_translator:uav_burstcount -> rx_bridge_m0_translator_avalon_universal_master_0_agent:av_burstcount
+ signal rx_bridge_m0_translator_avalon_universal_master_0_writedata : std_logic_vector(31 downto 0); -- rx_bridge_m0_translator:uav_writedata -> rx_bridge_m0_translator_avalon_universal_master_0_agent:av_writedata
+ signal rx_bridge_m0_translator_avalon_universal_master_0_address : std_logic_vector(13 downto 0); -- rx_bridge_m0_translator:uav_address -> rx_bridge_m0_translator_avalon_universal_master_0_agent:av_address
+ signal rx_bridge_m0_translator_avalon_universal_master_0_lock : std_logic; -- rx_bridge_m0_translator:uav_lock -> rx_bridge_m0_translator_avalon_universal_master_0_agent:av_lock
+ signal rx_bridge_m0_translator_avalon_universal_master_0_write : std_logic; -- rx_bridge_m0_translator:uav_write -> rx_bridge_m0_translator_avalon_universal_master_0_agent:av_write
+ signal rx_bridge_m0_translator_avalon_universal_master_0_read : std_logic; -- rx_bridge_m0_translator:uav_read -> rx_bridge_m0_translator_avalon_universal_master_0_agent:av_read
+ signal rx_bridge_m0_translator_avalon_universal_master_0_readdata : std_logic_vector(31 downto 0); -- rx_bridge_m0_translator_avalon_universal_master_0_agent:av_readdata -> rx_bridge_m0_translator:uav_readdata
+ signal rx_bridge_m0_translator_avalon_universal_master_0_debugaccess : std_logic; -- rx_bridge_m0_translator:uav_debugaccess -> rx_bridge_m0_translator_avalon_universal_master_0_agent:av_debugaccess
+ signal rx_bridge_m0_translator_avalon_universal_master_0_byteenable : std_logic_vector(3 downto 0); -- rx_bridge_m0_translator:uav_byteenable -> rx_bridge_m0_translator_avalon_universal_master_0_agent:av_byteenable
+ signal rx_bridge_m0_translator_avalon_universal_master_0_readdatavalid : std_logic; -- rx_bridge_m0_translator_avalon_universal_master_0_agent:av_readdatavalid -> rx_bridge_m0_translator:uav_readdatavalid
+ signal rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_waitrequest : std_logic; -- rx_eth_statistics_collector_csr_translator:uav_waitrequest -> rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:m0_waitrequest
+ signal rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_burstcount : std_logic_vector(2 downto 0); -- rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:m0_burstcount -> rx_eth_statistics_collector_csr_translator:uav_burstcount
+ signal rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_writedata : std_logic_vector(31 downto 0); -- rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:m0_writedata -> rx_eth_statistics_collector_csr_translator:uav_writedata
+ signal rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_address : std_logic_vector(13 downto 0); -- rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:m0_address -> rx_eth_statistics_collector_csr_translator:uav_address
+ signal rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_write : std_logic; -- rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:m0_write -> rx_eth_statistics_collector_csr_translator:uav_write
+ signal rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_lock : std_logic; -- rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:m0_lock -> rx_eth_statistics_collector_csr_translator:uav_lock
+ signal rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_read : std_logic; -- rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:m0_read -> rx_eth_statistics_collector_csr_translator:uav_read
+ signal rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_readdata : std_logic_vector(31 downto 0); -- rx_eth_statistics_collector_csr_translator:uav_readdata -> rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:m0_readdata
+ signal rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_readdatavalid : std_logic; -- rx_eth_statistics_collector_csr_translator:uav_readdatavalid -> rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:m0_readdatavalid
+ signal rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_debugaccess : std_logic; -- rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:m0_debugaccess -> rx_eth_statistics_collector_csr_translator:uav_debugaccess
+ signal rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_byteenable : std_logic_vector(3 downto 0); -- rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:m0_byteenable -> rx_eth_statistics_collector_csr_translator:uav_byteenable
+ signal rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rf_source_endofpacket : std_logic; -- rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:rf_source_endofpacket -> rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_endofpacket
+ signal rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rf_source_valid : std_logic; -- rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:rf_source_valid -> rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_valid
+ signal rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rf_source_startofpacket : std_logic; -- rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:rf_source_startofpacket -> rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_startofpacket
+ signal rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rf_source_data : std_logic_vector(69 downto 0); -- rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:rf_source_data -> rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_data
+ signal rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rf_source_ready : std_logic; -- rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:in_ready -> rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:rf_source_ready
+ signal rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket : std_logic; -- rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_endofpacket -> rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:rf_sink_endofpacket
+ signal rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid : std_logic; -- rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_valid -> rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:rf_sink_valid
+ signal rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket : std_logic; -- rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_startofpacket -> rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:rf_sink_startofpacket
+ signal rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data : std_logic_vector(69 downto 0); -- rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_data -> rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:rf_sink_data
+ signal rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready : std_logic; -- rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:rf_sink_ready -> rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:out_ready
+ signal rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid : std_logic; -- rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_src_valid -> rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_valid
+ signal rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data : std_logic_vector(31 downto 0); -- rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_src_data -> rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_data
+ signal rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready : std_logic; -- rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_ready -> rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:rdata_fifo_src_ready
+ signal merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_agent_cp_endofpacket : std_logic; -- merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_agent:cp_endofpacket -> addr_router:sink_endofpacket
+ signal merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_agent_cp_valid : std_logic; -- merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_agent:cp_valid -> addr_router:sink_valid
+ signal merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_agent_cp_startofpacket : std_logic; -- merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_agent:cp_startofpacket -> addr_router:sink_startofpacket
+ signal merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_agent_cp_data : std_logic_vector(65 downto 0); -- merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_agent:cp_data -> addr_router:sink_data
+ signal merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_agent_cp_ready : std_logic; -- addr_router:sink_ready -> merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_agent:cp_ready
+ signal tx_bridge_s0_translator_avalon_universal_slave_0_agent_rp_endofpacket : std_logic; -- tx_bridge_s0_translator_avalon_universal_slave_0_agent:rp_endofpacket -> id_router:sink_endofpacket
+ signal tx_bridge_s0_translator_avalon_universal_slave_0_agent_rp_valid : std_logic; -- tx_bridge_s0_translator_avalon_universal_slave_0_agent:rp_valid -> id_router:sink_valid
+ signal tx_bridge_s0_translator_avalon_universal_slave_0_agent_rp_startofpacket : std_logic; -- tx_bridge_s0_translator_avalon_universal_slave_0_agent:rp_startofpacket -> id_router:sink_startofpacket
+ signal tx_bridge_s0_translator_avalon_universal_slave_0_agent_rp_data : std_logic_vector(65 downto 0); -- tx_bridge_s0_translator_avalon_universal_slave_0_agent:rp_data -> id_router:sink_data
+ signal tx_bridge_s0_translator_avalon_universal_slave_0_agent_rp_ready : std_logic; -- id_router:sink_ready -> tx_bridge_s0_translator_avalon_universal_slave_0_agent:rp_ready
+ signal rx_bridge_s0_translator_avalon_universal_slave_0_agent_rp_endofpacket : std_logic; -- rx_bridge_s0_translator_avalon_universal_slave_0_agent:rp_endofpacket -> id_router_001:sink_endofpacket
+ signal rx_bridge_s0_translator_avalon_universal_slave_0_agent_rp_valid : std_logic; -- rx_bridge_s0_translator_avalon_universal_slave_0_agent:rp_valid -> id_router_001:sink_valid
+ signal rx_bridge_s0_translator_avalon_universal_slave_0_agent_rp_startofpacket : std_logic; -- rx_bridge_s0_translator_avalon_universal_slave_0_agent:rp_startofpacket -> id_router_001:sink_startofpacket
+ signal rx_bridge_s0_translator_avalon_universal_slave_0_agent_rp_data : std_logic_vector(65 downto 0); -- rx_bridge_s0_translator_avalon_universal_slave_0_agent:rp_data -> id_router_001:sink_data
+ signal rx_bridge_s0_translator_avalon_universal_slave_0_agent_rp_ready : std_logic; -- id_router_001:sink_ready -> rx_bridge_s0_translator_avalon_universal_slave_0_agent:rp_ready
+ signal tx_bridge_m0_translator_avalon_universal_master_0_agent_cp_endofpacket : std_logic; -- tx_bridge_m0_translator_avalon_universal_master_0_agent:cp_endofpacket -> addr_router_001:sink_endofpacket
+ signal tx_bridge_m0_translator_avalon_universal_master_0_agent_cp_valid : std_logic; -- tx_bridge_m0_translator_avalon_universal_master_0_agent:cp_valid -> addr_router_001:sink_valid
+ signal tx_bridge_m0_translator_avalon_universal_master_0_agent_cp_startofpacket : std_logic; -- tx_bridge_m0_translator_avalon_universal_master_0_agent:cp_startofpacket -> addr_router_001:sink_startofpacket
+ signal tx_bridge_m0_translator_avalon_universal_master_0_agent_cp_data : std_logic_vector(68 downto 0); -- tx_bridge_m0_translator_avalon_universal_master_0_agent:cp_data -> addr_router_001:sink_data
+ signal tx_bridge_m0_translator_avalon_universal_master_0_agent_cp_ready : std_logic; -- addr_router_001:sink_ready -> tx_bridge_m0_translator_avalon_universal_master_0_agent:cp_ready
+ signal tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rp_endofpacket : std_logic; -- tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:rp_endofpacket -> id_router_002:sink_endofpacket
+ signal tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rp_valid : std_logic; -- tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:rp_valid -> id_router_002:sink_valid
+ signal tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rp_startofpacket : std_logic; -- tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:rp_startofpacket -> id_router_002:sink_startofpacket
+ signal tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rp_data : std_logic_vector(68 downto 0); -- tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:rp_data -> id_router_002:sink_data
+ signal tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rp_ready : std_logic; -- id_router_002:sink_ready -> tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:rp_ready
+ signal tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rp_endofpacket : std_logic; -- tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent:rp_endofpacket -> id_router_003:sink_endofpacket
+ signal tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rp_valid : std_logic; -- tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent:rp_valid -> id_router_003:sink_valid
+ signal tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rp_startofpacket : std_logic; -- tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent:rp_startofpacket -> id_router_003:sink_startofpacket
+ signal tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rp_data : std_logic_vector(68 downto 0); -- tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent:rp_data -> id_router_003:sink_data
+ signal tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rp_ready : std_logic; -- id_router_003:sink_ready -> tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent:rp_ready
+ signal tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rp_endofpacket : std_logic; -- tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent:rp_endofpacket -> id_router_004:sink_endofpacket
+ signal tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rp_valid : std_logic; -- tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent:rp_valid -> id_router_004:sink_valid
+ signal tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rp_startofpacket : std_logic; -- tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent:rp_startofpacket -> id_router_004:sink_startofpacket
+ signal tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rp_data : std_logic_vector(68 downto 0); -- tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent:rp_data -> id_router_004:sink_data
+ signal tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rp_ready : std_logic; -- id_router_004:sink_ready -> tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent:rp_ready
+ signal tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rp_endofpacket : std_logic; -- tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent:rp_endofpacket -> id_router_005:sink_endofpacket
+ signal tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rp_valid : std_logic; -- tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent:rp_valid -> id_router_005:sink_valid
+ signal tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rp_startofpacket : std_logic; -- tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent:rp_startofpacket -> id_router_005:sink_startofpacket
+ signal tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rp_data : std_logic_vector(68 downto 0); -- tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent:rp_data -> id_router_005:sink_data
+ signal tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rp_ready : std_logic; -- id_router_005:sink_ready -> tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent:rp_ready
+ signal tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rp_endofpacket : std_logic; -- tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent:rp_endofpacket -> id_router_006:sink_endofpacket
+ signal tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rp_valid : std_logic; -- tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent:rp_valid -> id_router_006:sink_valid
+ signal tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rp_startofpacket : std_logic; -- tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent:rp_startofpacket -> id_router_006:sink_startofpacket
+ signal tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rp_data : std_logic_vector(68 downto 0); -- tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent:rp_data -> id_router_006:sink_data
+ signal tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rp_ready : std_logic; -- id_router_006:sink_ready -> tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent:rp_ready
+ signal tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rp_endofpacket : std_logic; -- tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent:rp_endofpacket -> id_router_007:sink_endofpacket
+ signal tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rp_valid : std_logic; -- tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent:rp_valid -> id_router_007:sink_valid
+ signal tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rp_startofpacket : std_logic; -- tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent:rp_startofpacket -> id_router_007:sink_startofpacket
+ signal tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rp_data : std_logic_vector(68 downto 0); -- tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent:rp_data -> id_router_007:sink_data
+ signal tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rp_ready : std_logic; -- id_router_007:sink_ready -> tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent:rp_ready
+ signal tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rp_endofpacket : std_logic; -- tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:rp_endofpacket -> id_router_008:sink_endofpacket
+ signal tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rp_valid : std_logic; -- tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:rp_valid -> id_router_008:sink_valid
+ signal tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rp_startofpacket : std_logic; -- tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:rp_startofpacket -> id_router_008:sink_startofpacket
+ signal tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rp_data : std_logic_vector(68 downto 0); -- tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:rp_data -> id_router_008:sink_data
+ signal tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rp_ready : std_logic; -- id_router_008:sink_ready -> tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:rp_ready
+ signal tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rp_endofpacket : std_logic; -- tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:rp_endofpacket -> id_router_009:sink_endofpacket
+ signal tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rp_valid : std_logic; -- tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:rp_valid -> id_router_009:sink_valid
+ signal tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rp_startofpacket : std_logic; -- tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:rp_startofpacket -> id_router_009:sink_startofpacket
+ signal tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rp_data : std_logic_vector(68 downto 0); -- tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:rp_data -> id_router_009:sink_data
+ signal tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rp_ready : std_logic; -- id_router_009:sink_ready -> tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:rp_ready
+ signal rx_bridge_m0_translator_avalon_universal_master_0_agent_cp_endofpacket : std_logic; -- rx_bridge_m0_translator_avalon_universal_master_0_agent:cp_endofpacket -> addr_router_002:sink_endofpacket
+ signal rx_bridge_m0_translator_avalon_universal_master_0_agent_cp_valid : std_logic; -- rx_bridge_m0_translator_avalon_universal_master_0_agent:cp_valid -> addr_router_002:sink_valid
+ signal rx_bridge_m0_translator_avalon_universal_master_0_agent_cp_startofpacket : std_logic; -- rx_bridge_m0_translator_avalon_universal_master_0_agent:cp_startofpacket -> addr_router_002:sink_startofpacket
+ signal rx_bridge_m0_translator_avalon_universal_master_0_agent_cp_data : std_logic_vector(68 downto 0); -- rx_bridge_m0_translator_avalon_universal_master_0_agent:cp_data -> addr_router_002:sink_data
+ signal rx_bridge_m0_translator_avalon_universal_master_0_agent_cp_ready : std_logic; -- addr_router_002:sink_ready -> rx_bridge_m0_translator_avalon_universal_master_0_agent:cp_ready
+ signal rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rp_endofpacket : std_logic; -- rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:rp_endofpacket -> id_router_010:sink_endofpacket
+ signal rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rp_valid : std_logic; -- rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:rp_valid -> id_router_010:sink_valid
+ signal rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rp_startofpacket : std_logic; -- rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:rp_startofpacket -> id_router_010:sink_startofpacket
+ signal rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rp_data : std_logic_vector(68 downto 0); -- rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:rp_data -> id_router_010:sink_data
+ signal rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rp_ready : std_logic; -- id_router_010:sink_ready -> rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:rp_ready
+ signal rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rp_endofpacket : std_logic; -- rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent:rp_endofpacket -> id_router_011:sink_endofpacket
+ signal rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rp_valid : std_logic; -- rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent:rp_valid -> id_router_011:sink_valid
+ signal rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rp_startofpacket : std_logic; -- rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent:rp_startofpacket -> id_router_011:sink_startofpacket
+ signal rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rp_data : std_logic_vector(68 downto 0); -- rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent:rp_data -> id_router_011:sink_data
+ signal rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rp_ready : std_logic; -- id_router_011:sink_ready -> rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent:rp_ready
+ signal rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rp_endofpacket : std_logic; -- rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent:rp_endofpacket -> id_router_012:sink_endofpacket
+ signal rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rp_valid : std_logic; -- rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent:rp_valid -> id_router_012:sink_valid
+ signal rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rp_startofpacket : std_logic; -- rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent:rp_startofpacket -> id_router_012:sink_startofpacket
+ signal rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rp_data : std_logic_vector(68 downto 0); -- rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent:rp_data -> id_router_012:sink_data
+ signal rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rp_ready : std_logic; -- id_router_012:sink_ready -> rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent:rp_ready
+ signal rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rp_endofpacket : std_logic; -- rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:rp_endofpacket -> id_router_013:sink_endofpacket
+ signal rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rp_valid : std_logic; -- rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:rp_valid -> id_router_013:sink_valid
+ signal rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rp_startofpacket : std_logic; -- rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:rp_startofpacket -> id_router_013:sink_startofpacket
+ signal rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rp_data : std_logic_vector(68 downto 0); -- rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:rp_data -> id_router_013:sink_data
+ signal rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rp_ready : std_logic; -- id_router_013:sink_ready -> rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:rp_ready
+ signal rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rp_endofpacket : std_logic; -- rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent:rp_endofpacket -> id_router_014:sink_endofpacket
+ signal rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rp_valid : std_logic; -- rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent:rp_valid -> id_router_014:sink_valid
+ signal rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rp_startofpacket : std_logic; -- rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent:rp_startofpacket -> id_router_014:sink_startofpacket
+ signal rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rp_data : std_logic_vector(68 downto 0); -- rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent:rp_data -> id_router_014:sink_data
+ signal rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rp_ready : std_logic; -- id_router_014:sink_ready -> rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent:rp_ready
+ signal rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rp_endofpacket : std_logic; -- rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:rp_endofpacket -> id_router_015:sink_endofpacket
+ signal rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rp_valid : std_logic; -- rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:rp_valid -> id_router_015:sink_valid
+ signal rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rp_startofpacket : std_logic; -- rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:rp_startofpacket -> id_router_015:sink_startofpacket
+ signal rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rp_data : std_logic_vector(68 downto 0); -- rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:rp_data -> id_router_015:sink_data
+ signal rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rp_ready : std_logic; -- id_router_015:sink_ready -> rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:rp_ready
+ signal rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rp_endofpacket : std_logic; -- rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent:rp_endofpacket -> id_router_016:sink_endofpacket
+ signal rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rp_valid : std_logic; -- rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent:rp_valid -> id_router_016:sink_valid
+ signal rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rp_startofpacket : std_logic; -- rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent:rp_startofpacket -> id_router_016:sink_startofpacket
+ signal rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rp_data : std_logic_vector(68 downto 0); -- rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent:rp_data -> id_router_016:sink_data
+ signal rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rp_ready : std_logic; -- id_router_016:sink_ready -> rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent:rp_ready
+ signal addr_router_src_endofpacket : std_logic; -- addr_router:src_endofpacket -> limiter:cmd_sink_endofpacket
+ signal addr_router_src_valid : std_logic; -- addr_router:src_valid -> limiter:cmd_sink_valid
+ signal addr_router_src_startofpacket : std_logic; -- addr_router:src_startofpacket -> limiter:cmd_sink_startofpacket
+ signal addr_router_src_data : std_logic_vector(65 downto 0); -- addr_router:src_data -> limiter:cmd_sink_data
+ signal addr_router_src_channel : std_logic_vector(1 downto 0); -- addr_router:src_channel -> limiter:cmd_sink_channel
+ signal addr_router_src_ready : std_logic; -- limiter:cmd_sink_ready -> addr_router:src_ready
+ signal limiter_rsp_src_endofpacket : std_logic; -- limiter:rsp_src_endofpacket -> merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_agent:rp_endofpacket
+ signal limiter_rsp_src_valid : std_logic; -- limiter:rsp_src_valid -> merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_agent:rp_valid
+ signal limiter_rsp_src_startofpacket : std_logic; -- limiter:rsp_src_startofpacket -> merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_agent:rp_startofpacket
+ signal limiter_rsp_src_data : std_logic_vector(65 downto 0); -- limiter:rsp_src_data -> merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_agent:rp_data
+ signal limiter_rsp_src_channel : std_logic_vector(1 downto 0); -- limiter:rsp_src_channel -> merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_agent:rp_channel
+ signal limiter_rsp_src_ready : std_logic; -- merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_agent:rp_ready -> limiter:rsp_src_ready
+ signal addr_router_001_src_endofpacket : std_logic; -- addr_router_001:src_endofpacket -> limiter_001:cmd_sink_endofpacket
+ signal addr_router_001_src_valid : std_logic; -- addr_router_001:src_valid -> limiter_001:cmd_sink_valid
+ signal addr_router_001_src_startofpacket : std_logic; -- addr_router_001:src_startofpacket -> limiter_001:cmd_sink_startofpacket
+ signal addr_router_001_src_data : std_logic_vector(68 downto 0); -- addr_router_001:src_data -> limiter_001:cmd_sink_data
+ signal addr_router_001_src_channel : std_logic_vector(7 downto 0); -- addr_router_001:src_channel -> limiter_001:cmd_sink_channel
+ signal addr_router_001_src_ready : std_logic; -- limiter_001:cmd_sink_ready -> addr_router_001:src_ready
+ signal limiter_001_rsp_src_endofpacket : std_logic; -- limiter_001:rsp_src_endofpacket -> tx_bridge_m0_translator_avalon_universal_master_0_agent:rp_endofpacket
+ signal limiter_001_rsp_src_valid : std_logic; -- limiter_001:rsp_src_valid -> tx_bridge_m0_translator_avalon_universal_master_0_agent:rp_valid
+ signal limiter_001_rsp_src_startofpacket : std_logic; -- limiter_001:rsp_src_startofpacket -> tx_bridge_m0_translator_avalon_universal_master_0_agent:rp_startofpacket
+ signal limiter_001_rsp_src_data : std_logic_vector(68 downto 0); -- limiter_001:rsp_src_data -> tx_bridge_m0_translator_avalon_universal_master_0_agent:rp_data
+ signal limiter_001_rsp_src_channel : std_logic_vector(7 downto 0); -- limiter_001:rsp_src_channel -> tx_bridge_m0_translator_avalon_universal_master_0_agent:rp_channel
+ signal limiter_001_rsp_src_ready : std_logic; -- tx_bridge_m0_translator_avalon_universal_master_0_agent:rp_ready -> limiter_001:rsp_src_ready
+ signal addr_router_002_src_endofpacket : std_logic; -- addr_router_002:src_endofpacket -> limiter_002:cmd_sink_endofpacket
+ signal addr_router_002_src_valid : std_logic; -- addr_router_002:src_valid -> limiter_002:cmd_sink_valid
+ signal addr_router_002_src_startofpacket : std_logic; -- addr_router_002:src_startofpacket -> limiter_002:cmd_sink_startofpacket
+ signal addr_router_002_src_data : std_logic_vector(68 downto 0); -- addr_router_002:src_data -> limiter_002:cmd_sink_data
+ signal addr_router_002_src_channel : std_logic_vector(6 downto 0); -- addr_router_002:src_channel -> limiter_002:cmd_sink_channel
+ signal addr_router_002_src_ready : std_logic; -- limiter_002:cmd_sink_ready -> addr_router_002:src_ready
+ signal limiter_002_rsp_src_endofpacket : std_logic; -- limiter_002:rsp_src_endofpacket -> rx_bridge_m0_translator_avalon_universal_master_0_agent:rp_endofpacket
+ signal limiter_002_rsp_src_valid : std_logic; -- limiter_002:rsp_src_valid -> rx_bridge_m0_translator_avalon_universal_master_0_agent:rp_valid
+ signal limiter_002_rsp_src_startofpacket : std_logic; -- limiter_002:rsp_src_startofpacket -> rx_bridge_m0_translator_avalon_universal_master_0_agent:rp_startofpacket
+ signal limiter_002_rsp_src_data : std_logic_vector(68 downto 0); -- limiter_002:rsp_src_data -> rx_bridge_m0_translator_avalon_universal_master_0_agent:rp_data
+ signal limiter_002_rsp_src_channel : std_logic_vector(6 downto 0); -- limiter_002:rsp_src_channel -> rx_bridge_m0_translator_avalon_universal_master_0_agent:rp_channel
+ signal limiter_002_rsp_src_ready : std_logic; -- rx_bridge_m0_translator_avalon_universal_master_0_agent:rp_ready -> limiter_002:rsp_src_ready
+ signal rst_controller_reset_out_reset : std_logic; -- rst_controller:reset_out -> [addr_router:reset, cmd_xbar_demux:reset, crosser:in_reset, crosser_001:in_reset, crosser_002:out_reset, crosser_003:out_reset, limiter:reset, merlin_master_translator:reset, merlin_master_translator_avalon_universal_master_0_translator:reset, merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_agent:reset, rsp_xbar_mux:reset]
+ signal rst_controller_001_reset_out_reset : std_logic; -- rst_controller_001:reset_out -> [addr_router_001:reset, cmd_xbar_demux_001:reset, crosser:out_reset, crosser_002:in_reset, id_router:reset, id_router_002:reset, id_router_003:reset, id_router_004:reset, id_router_005:reset, id_router_006:reset, id_router_007:reset, id_router_008:reset, id_router_009:reset, limiter_001:reset, rsp_xbar_demux:reset, rsp_xbar_demux_002:reset, rsp_xbar_demux_003:reset, rsp_xbar_demux_004:reset, rsp_xbar_demux_005:reset, rsp_xbar_demux_006:reset, rsp_xbar_demux_007:reset, rsp_xbar_demux_008:reset, rsp_xbar_demux_009:reset, rsp_xbar_mux_001:reset, rst_controller_001_reset_out_reset:in, tx_bridge:reset, tx_bridge_m0_translator:reset, tx_bridge_m0_translator_avalon_universal_master_0_agent:reset, tx_bridge_s0_translator:reset, tx_bridge_s0_translator_avalon_universal_slave_0_agent:reset, tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo:reset, tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo:reset, tx_eth_address_inserter:reset, tx_eth_address_inserter_csr_translator:reset, tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent:reset, tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:reset, tx_eth_crc_inserter:reset, tx_eth_crc_inserter_csr_translator:reset, tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent:reset, tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:reset, tx_eth_frame_decoder:reset, tx_eth_frame_decoder_avalom_mm_csr_translator:reset, tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:reset, tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:reset, tx_eth_link_fault_generation:reset, tx_eth_packet_formatter:reset, tx_eth_packet_underflow_control:reset, tx_eth_packet_underflow_control_avalon_slave_0_translator:reset, tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent:reset, tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:reset, tx_eth_pad_inserter:reset, tx_eth_pad_inserter_csr_translator:reset, tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent:reset, tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:reset, tx_eth_pause_beat_conversion:reset, tx_eth_pause_ctrl_gen:reset, tx_eth_pause_ctrl_gen_csr_translator:reset, tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent:reset, tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:reset, tx_eth_pkt_backpressure_control:reset, tx_eth_pkt_backpressure_control_csr_translator:reset, tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:reset, tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:reset, tx_eth_statistics_collector:reset, tx_eth_statistics_collector_csr_translator:reset, tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:reset, tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:reset, tx_eth_xgmii_termination:reset, tx_st_pipeline_stage_rs:reset]
+ signal rst_controller_002_reset_out_reset : std_logic; -- rst_controller_002:reset_out -> [addr_router_002:reset, cmd_xbar_demux_002:reset, crosser_001:out_reset, crosser_003:in_reset, id_router_001:reset, id_router_010:reset, id_router_011:reset, id_router_012:reset, id_router_013:reset, id_router_014:reset, id_router_015:reset, id_router_016:reset, limiter_002:reset, rsp_xbar_demux_001:reset, rsp_xbar_demux_010:reset, rsp_xbar_demux_011:reset, rsp_xbar_demux_012:reset, rsp_xbar_demux_013:reset, rsp_xbar_demux_014:reset, rsp_xbar_demux_015:reset, rsp_xbar_demux_016:reset, rsp_xbar_mux_002:reset, rst_controller_002_reset_out_reset:in, rx_bridge:reset, rx_bridge_m0_translator:reset, rx_bridge_m0_translator_avalon_universal_master_0_agent:reset, rx_bridge_s0_translator:reset, rx_bridge_s0_translator_avalon_universal_slave_0_agent:reset, rx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo:reset, rx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo:reset, rx_eth_crc_checker:reset, rx_eth_crc_checker_csr_translator:reset, rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent:reset, rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:reset, rx_eth_crc_pad_rem:reset, rx_eth_crc_pad_rem_csr_translator:reset, rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent:reset, rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:reset, rx_eth_frame_decoder:reset, rx_eth_frame_decoder_avalom_mm_csr_translator:reset, rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:reset, rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:reset, rx_eth_frame_status_merger:reset, rx_eth_lane_decoder:reset, rx_eth_lane_decoder_csr_translator:reset, rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent:reset, rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:reset, rx_eth_link_fault_detection:reset, rx_eth_packet_overflow_control:reset, rx_eth_packet_overflow_control_csr_translator:reset, rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent:reset, rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:reset, rx_eth_pkt_backpressure_control:reset, rx_eth_pkt_backpressure_control_csr_translator:reset, rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:reset, rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:reset, rx_eth_statistics_collector:reset, rx_eth_statistics_collector_csr_translator:reset, rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:reset, rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo:reset]
+ signal limiter_cmd_src_endofpacket : std_logic; -- limiter:cmd_src_endofpacket -> cmd_xbar_demux:sink_endofpacket
+ signal limiter_cmd_src_startofpacket : std_logic; -- limiter:cmd_src_startofpacket -> cmd_xbar_demux:sink_startofpacket
+ signal limiter_cmd_src_data : std_logic_vector(65 downto 0); -- limiter:cmd_src_data -> cmd_xbar_demux:sink_data
+ signal limiter_cmd_src_channel : std_logic_vector(1 downto 0); -- limiter:cmd_src_channel -> cmd_xbar_demux:sink_channel
+ signal limiter_cmd_src_ready : std_logic; -- cmd_xbar_demux:sink_ready -> limiter:cmd_src_ready
+ signal rsp_xbar_mux_src_endofpacket : std_logic; -- rsp_xbar_mux:src_endofpacket -> limiter:rsp_sink_endofpacket
+ signal rsp_xbar_mux_src_valid : std_logic; -- rsp_xbar_mux:src_valid -> limiter:rsp_sink_valid
+ signal rsp_xbar_mux_src_startofpacket : std_logic; -- rsp_xbar_mux:src_startofpacket -> limiter:rsp_sink_startofpacket
+ signal rsp_xbar_mux_src_data : std_logic_vector(65 downto 0); -- rsp_xbar_mux:src_data -> limiter:rsp_sink_data
+ signal rsp_xbar_mux_src_channel : std_logic_vector(1 downto 0); -- rsp_xbar_mux:src_channel -> limiter:rsp_sink_channel
+ signal rsp_xbar_mux_src_ready : std_logic; -- limiter:rsp_sink_ready -> rsp_xbar_mux:src_ready
+ signal crosser_out_ready : std_logic; -- tx_bridge_s0_translator_avalon_universal_slave_0_agent:cp_ready -> crosser:out_ready
+ signal id_router_src_endofpacket : std_logic; -- id_router:src_endofpacket -> rsp_xbar_demux:sink_endofpacket
+ signal id_router_src_valid : std_logic; -- id_router:src_valid -> rsp_xbar_demux:sink_valid
+ signal id_router_src_startofpacket : std_logic; -- id_router:src_startofpacket -> rsp_xbar_demux:sink_startofpacket
+ signal id_router_src_data : std_logic_vector(65 downto 0); -- id_router:src_data -> rsp_xbar_demux:sink_data
+ signal id_router_src_channel : std_logic_vector(1 downto 0); -- id_router:src_channel -> rsp_xbar_demux:sink_channel
+ signal id_router_src_ready : std_logic; -- rsp_xbar_demux:sink_ready -> id_router:src_ready
+ signal crosser_001_out_ready : std_logic; -- rx_bridge_s0_translator_avalon_universal_slave_0_agent:cp_ready -> crosser_001:out_ready
+ signal id_router_001_src_endofpacket : std_logic; -- id_router_001:src_endofpacket -> rsp_xbar_demux_001:sink_endofpacket
+ signal id_router_001_src_valid : std_logic; -- id_router_001:src_valid -> rsp_xbar_demux_001:sink_valid
+ signal id_router_001_src_startofpacket : std_logic; -- id_router_001:src_startofpacket -> rsp_xbar_demux_001:sink_startofpacket
+ signal id_router_001_src_data : std_logic_vector(65 downto 0); -- id_router_001:src_data -> rsp_xbar_demux_001:sink_data
+ signal id_router_001_src_channel : std_logic_vector(1 downto 0); -- id_router_001:src_channel -> rsp_xbar_demux_001:sink_channel
+ signal id_router_001_src_ready : std_logic; -- rsp_xbar_demux_001:sink_ready -> id_router_001:src_ready
+ signal cmd_xbar_demux_001_src0_endofpacket : std_logic; -- cmd_xbar_demux_001:src0_endofpacket -> tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:cp_endofpacket
+ signal cmd_xbar_demux_001_src0_valid : std_logic; -- cmd_xbar_demux_001:src0_valid -> tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:cp_valid
+ signal cmd_xbar_demux_001_src0_startofpacket : std_logic; -- cmd_xbar_demux_001:src0_startofpacket -> tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:cp_startofpacket
+ signal cmd_xbar_demux_001_src0_data : std_logic_vector(68 downto 0); -- cmd_xbar_demux_001:src0_data -> tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:cp_data
+ signal cmd_xbar_demux_001_src0_channel : std_logic_vector(7 downto 0); -- cmd_xbar_demux_001:src0_channel -> tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:cp_channel
+ signal cmd_xbar_demux_001_src1_endofpacket : std_logic; -- cmd_xbar_demux_001:src1_endofpacket -> tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent:cp_endofpacket
+ signal cmd_xbar_demux_001_src1_valid : std_logic; -- cmd_xbar_demux_001:src1_valid -> tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent:cp_valid
+ signal cmd_xbar_demux_001_src1_startofpacket : std_logic; -- cmd_xbar_demux_001:src1_startofpacket -> tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent:cp_startofpacket
+ signal cmd_xbar_demux_001_src1_data : std_logic_vector(68 downto 0); -- cmd_xbar_demux_001:src1_data -> tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent:cp_data
+ signal cmd_xbar_demux_001_src1_channel : std_logic_vector(7 downto 0); -- cmd_xbar_demux_001:src1_channel -> tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent:cp_channel
+ signal cmd_xbar_demux_001_src2_endofpacket : std_logic; -- cmd_xbar_demux_001:src2_endofpacket -> tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent:cp_endofpacket
+ signal cmd_xbar_demux_001_src2_valid : std_logic; -- cmd_xbar_demux_001:src2_valid -> tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent:cp_valid
+ signal cmd_xbar_demux_001_src2_startofpacket : std_logic; -- cmd_xbar_demux_001:src2_startofpacket -> tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent:cp_startofpacket
+ signal cmd_xbar_demux_001_src2_data : std_logic_vector(68 downto 0); -- cmd_xbar_demux_001:src2_data -> tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent:cp_data
+ signal cmd_xbar_demux_001_src2_channel : std_logic_vector(7 downto 0); -- cmd_xbar_demux_001:src2_channel -> tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent:cp_channel
+ signal cmd_xbar_demux_001_src3_endofpacket : std_logic; -- cmd_xbar_demux_001:src3_endofpacket -> tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent:cp_endofpacket
+ signal cmd_xbar_demux_001_src3_valid : std_logic; -- cmd_xbar_demux_001:src3_valid -> tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent:cp_valid
+ signal cmd_xbar_demux_001_src3_startofpacket : std_logic; -- cmd_xbar_demux_001:src3_startofpacket -> tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent:cp_startofpacket
+ signal cmd_xbar_demux_001_src3_data : std_logic_vector(68 downto 0); -- cmd_xbar_demux_001:src3_data -> tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent:cp_data
+ signal cmd_xbar_demux_001_src3_channel : std_logic_vector(7 downto 0); -- cmd_xbar_demux_001:src3_channel -> tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent:cp_channel
+ signal cmd_xbar_demux_001_src4_endofpacket : std_logic; -- cmd_xbar_demux_001:src4_endofpacket -> tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent:cp_endofpacket
+ signal cmd_xbar_demux_001_src4_valid : std_logic; -- cmd_xbar_demux_001:src4_valid -> tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent:cp_valid
+ signal cmd_xbar_demux_001_src4_startofpacket : std_logic; -- cmd_xbar_demux_001:src4_startofpacket -> tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent:cp_startofpacket
+ signal cmd_xbar_demux_001_src4_data : std_logic_vector(68 downto 0); -- cmd_xbar_demux_001:src4_data -> tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent:cp_data
+ signal cmd_xbar_demux_001_src4_channel : std_logic_vector(7 downto 0); -- cmd_xbar_demux_001:src4_channel -> tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent:cp_channel
+ signal cmd_xbar_demux_001_src5_endofpacket : std_logic; -- cmd_xbar_demux_001:src5_endofpacket -> tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent:cp_endofpacket
+ signal cmd_xbar_demux_001_src5_valid : std_logic; -- cmd_xbar_demux_001:src5_valid -> tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent:cp_valid
+ signal cmd_xbar_demux_001_src5_startofpacket : std_logic; -- cmd_xbar_demux_001:src5_startofpacket -> tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent:cp_startofpacket
+ signal cmd_xbar_demux_001_src5_data : std_logic_vector(68 downto 0); -- cmd_xbar_demux_001:src5_data -> tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent:cp_data
+ signal cmd_xbar_demux_001_src5_channel : std_logic_vector(7 downto 0); -- cmd_xbar_demux_001:src5_channel -> tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent:cp_channel
+ signal cmd_xbar_demux_001_src6_endofpacket : std_logic; -- cmd_xbar_demux_001:src6_endofpacket -> tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:cp_endofpacket
+ signal cmd_xbar_demux_001_src6_valid : std_logic; -- cmd_xbar_demux_001:src6_valid -> tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:cp_valid
+ signal cmd_xbar_demux_001_src6_startofpacket : std_logic; -- cmd_xbar_demux_001:src6_startofpacket -> tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:cp_startofpacket
+ signal cmd_xbar_demux_001_src6_data : std_logic_vector(68 downto 0); -- cmd_xbar_demux_001:src6_data -> tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:cp_data
+ signal cmd_xbar_demux_001_src6_channel : std_logic_vector(7 downto 0); -- cmd_xbar_demux_001:src6_channel -> tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:cp_channel
+ signal cmd_xbar_demux_001_src7_endofpacket : std_logic; -- cmd_xbar_demux_001:src7_endofpacket -> tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:cp_endofpacket
+ signal cmd_xbar_demux_001_src7_valid : std_logic; -- cmd_xbar_demux_001:src7_valid -> tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:cp_valid
+ signal cmd_xbar_demux_001_src7_startofpacket : std_logic; -- cmd_xbar_demux_001:src7_startofpacket -> tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:cp_startofpacket
+ signal cmd_xbar_demux_001_src7_data : std_logic_vector(68 downto 0); -- cmd_xbar_demux_001:src7_data -> tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:cp_data
+ signal cmd_xbar_demux_001_src7_channel : std_logic_vector(7 downto 0); -- cmd_xbar_demux_001:src7_channel -> tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:cp_channel
+ signal rsp_xbar_demux_002_src0_endofpacket : std_logic; -- rsp_xbar_demux_002:src0_endofpacket -> rsp_xbar_mux_001:sink0_endofpacket
+ signal rsp_xbar_demux_002_src0_valid : std_logic; -- rsp_xbar_demux_002:src0_valid -> rsp_xbar_mux_001:sink0_valid
+ signal rsp_xbar_demux_002_src0_startofpacket : std_logic; -- rsp_xbar_demux_002:src0_startofpacket -> rsp_xbar_mux_001:sink0_startofpacket
+ signal rsp_xbar_demux_002_src0_data : std_logic_vector(68 downto 0); -- rsp_xbar_demux_002:src0_data -> rsp_xbar_mux_001:sink0_data
+ signal rsp_xbar_demux_002_src0_channel : std_logic_vector(7 downto 0); -- rsp_xbar_demux_002:src0_channel -> rsp_xbar_mux_001:sink0_channel
+ signal rsp_xbar_demux_002_src0_ready : std_logic; -- rsp_xbar_mux_001:sink0_ready -> rsp_xbar_demux_002:src0_ready
+ signal rsp_xbar_demux_003_src0_endofpacket : std_logic; -- rsp_xbar_demux_003:src0_endofpacket -> rsp_xbar_mux_001:sink1_endofpacket
+ signal rsp_xbar_demux_003_src0_valid : std_logic; -- rsp_xbar_demux_003:src0_valid -> rsp_xbar_mux_001:sink1_valid
+ signal rsp_xbar_demux_003_src0_startofpacket : std_logic; -- rsp_xbar_demux_003:src0_startofpacket -> rsp_xbar_mux_001:sink1_startofpacket
+ signal rsp_xbar_demux_003_src0_data : std_logic_vector(68 downto 0); -- rsp_xbar_demux_003:src0_data -> rsp_xbar_mux_001:sink1_data
+ signal rsp_xbar_demux_003_src0_channel : std_logic_vector(7 downto 0); -- rsp_xbar_demux_003:src0_channel -> rsp_xbar_mux_001:sink1_channel
+ signal rsp_xbar_demux_003_src0_ready : std_logic; -- rsp_xbar_mux_001:sink1_ready -> rsp_xbar_demux_003:src0_ready
+ signal rsp_xbar_demux_004_src0_endofpacket : std_logic; -- rsp_xbar_demux_004:src0_endofpacket -> rsp_xbar_mux_001:sink2_endofpacket
+ signal rsp_xbar_demux_004_src0_valid : std_logic; -- rsp_xbar_demux_004:src0_valid -> rsp_xbar_mux_001:sink2_valid
+ signal rsp_xbar_demux_004_src0_startofpacket : std_logic; -- rsp_xbar_demux_004:src0_startofpacket -> rsp_xbar_mux_001:sink2_startofpacket
+ signal rsp_xbar_demux_004_src0_data : std_logic_vector(68 downto 0); -- rsp_xbar_demux_004:src0_data -> rsp_xbar_mux_001:sink2_data
+ signal rsp_xbar_demux_004_src0_channel : std_logic_vector(7 downto 0); -- rsp_xbar_demux_004:src0_channel -> rsp_xbar_mux_001:sink2_channel
+ signal rsp_xbar_demux_004_src0_ready : std_logic; -- rsp_xbar_mux_001:sink2_ready -> rsp_xbar_demux_004:src0_ready
+ signal rsp_xbar_demux_005_src0_endofpacket : std_logic; -- rsp_xbar_demux_005:src0_endofpacket -> rsp_xbar_mux_001:sink3_endofpacket
+ signal rsp_xbar_demux_005_src0_valid : std_logic; -- rsp_xbar_demux_005:src0_valid -> rsp_xbar_mux_001:sink3_valid
+ signal rsp_xbar_demux_005_src0_startofpacket : std_logic; -- rsp_xbar_demux_005:src0_startofpacket -> rsp_xbar_mux_001:sink3_startofpacket
+ signal rsp_xbar_demux_005_src0_data : std_logic_vector(68 downto 0); -- rsp_xbar_demux_005:src0_data -> rsp_xbar_mux_001:sink3_data
+ signal rsp_xbar_demux_005_src0_channel : std_logic_vector(7 downto 0); -- rsp_xbar_demux_005:src0_channel -> rsp_xbar_mux_001:sink3_channel
+ signal rsp_xbar_demux_005_src0_ready : std_logic; -- rsp_xbar_mux_001:sink3_ready -> rsp_xbar_demux_005:src0_ready
+ signal rsp_xbar_demux_006_src0_endofpacket : std_logic; -- rsp_xbar_demux_006:src0_endofpacket -> rsp_xbar_mux_001:sink4_endofpacket
+ signal rsp_xbar_demux_006_src0_valid : std_logic; -- rsp_xbar_demux_006:src0_valid -> rsp_xbar_mux_001:sink4_valid
+ signal rsp_xbar_demux_006_src0_startofpacket : std_logic; -- rsp_xbar_demux_006:src0_startofpacket -> rsp_xbar_mux_001:sink4_startofpacket
+ signal rsp_xbar_demux_006_src0_data : std_logic_vector(68 downto 0); -- rsp_xbar_demux_006:src0_data -> rsp_xbar_mux_001:sink4_data
+ signal rsp_xbar_demux_006_src0_channel : std_logic_vector(7 downto 0); -- rsp_xbar_demux_006:src0_channel -> rsp_xbar_mux_001:sink4_channel
+ signal rsp_xbar_demux_006_src0_ready : std_logic; -- rsp_xbar_mux_001:sink4_ready -> rsp_xbar_demux_006:src0_ready
+ signal rsp_xbar_demux_007_src0_endofpacket : std_logic; -- rsp_xbar_demux_007:src0_endofpacket -> rsp_xbar_mux_001:sink5_endofpacket
+ signal rsp_xbar_demux_007_src0_valid : std_logic; -- rsp_xbar_demux_007:src0_valid -> rsp_xbar_mux_001:sink5_valid
+ signal rsp_xbar_demux_007_src0_startofpacket : std_logic; -- rsp_xbar_demux_007:src0_startofpacket -> rsp_xbar_mux_001:sink5_startofpacket
+ signal rsp_xbar_demux_007_src0_data : std_logic_vector(68 downto 0); -- rsp_xbar_demux_007:src0_data -> rsp_xbar_mux_001:sink5_data
+ signal rsp_xbar_demux_007_src0_channel : std_logic_vector(7 downto 0); -- rsp_xbar_demux_007:src0_channel -> rsp_xbar_mux_001:sink5_channel
+ signal rsp_xbar_demux_007_src0_ready : std_logic; -- rsp_xbar_mux_001:sink5_ready -> rsp_xbar_demux_007:src0_ready
+ signal rsp_xbar_demux_008_src0_endofpacket : std_logic; -- rsp_xbar_demux_008:src0_endofpacket -> rsp_xbar_mux_001:sink6_endofpacket
+ signal rsp_xbar_demux_008_src0_valid : std_logic; -- rsp_xbar_demux_008:src0_valid -> rsp_xbar_mux_001:sink6_valid
+ signal rsp_xbar_demux_008_src0_startofpacket : std_logic; -- rsp_xbar_demux_008:src0_startofpacket -> rsp_xbar_mux_001:sink6_startofpacket
+ signal rsp_xbar_demux_008_src0_data : std_logic_vector(68 downto 0); -- rsp_xbar_demux_008:src0_data -> rsp_xbar_mux_001:sink6_data
+ signal rsp_xbar_demux_008_src0_channel : std_logic_vector(7 downto 0); -- rsp_xbar_demux_008:src0_channel -> rsp_xbar_mux_001:sink6_channel
+ signal rsp_xbar_demux_008_src0_ready : std_logic; -- rsp_xbar_mux_001:sink6_ready -> rsp_xbar_demux_008:src0_ready
+ signal rsp_xbar_demux_009_src0_endofpacket : std_logic; -- rsp_xbar_demux_009:src0_endofpacket -> rsp_xbar_mux_001:sink7_endofpacket
+ signal rsp_xbar_demux_009_src0_valid : std_logic; -- rsp_xbar_demux_009:src0_valid -> rsp_xbar_mux_001:sink7_valid
+ signal rsp_xbar_demux_009_src0_startofpacket : std_logic; -- rsp_xbar_demux_009:src0_startofpacket -> rsp_xbar_mux_001:sink7_startofpacket
+ signal rsp_xbar_demux_009_src0_data : std_logic_vector(68 downto 0); -- rsp_xbar_demux_009:src0_data -> rsp_xbar_mux_001:sink7_data
+ signal rsp_xbar_demux_009_src0_channel : std_logic_vector(7 downto 0); -- rsp_xbar_demux_009:src0_channel -> rsp_xbar_mux_001:sink7_channel
+ signal rsp_xbar_demux_009_src0_ready : std_logic; -- rsp_xbar_mux_001:sink7_ready -> rsp_xbar_demux_009:src0_ready
+ signal limiter_001_cmd_src_endofpacket : std_logic; -- limiter_001:cmd_src_endofpacket -> cmd_xbar_demux_001:sink_endofpacket
+ signal limiter_001_cmd_src_startofpacket : std_logic; -- limiter_001:cmd_src_startofpacket -> cmd_xbar_demux_001:sink_startofpacket
+ signal limiter_001_cmd_src_data : std_logic_vector(68 downto 0); -- limiter_001:cmd_src_data -> cmd_xbar_demux_001:sink_data
+ signal limiter_001_cmd_src_channel : std_logic_vector(7 downto 0); -- limiter_001:cmd_src_channel -> cmd_xbar_demux_001:sink_channel
+ signal limiter_001_cmd_src_ready : std_logic; -- cmd_xbar_demux_001:sink_ready -> limiter_001:cmd_src_ready
+ signal rsp_xbar_mux_001_src_endofpacket : std_logic; -- rsp_xbar_mux_001:src_endofpacket -> limiter_001:rsp_sink_endofpacket
+ signal rsp_xbar_mux_001_src_valid : std_logic; -- rsp_xbar_mux_001:src_valid -> limiter_001:rsp_sink_valid
+ signal rsp_xbar_mux_001_src_startofpacket : std_logic; -- rsp_xbar_mux_001:src_startofpacket -> limiter_001:rsp_sink_startofpacket
+ signal rsp_xbar_mux_001_src_data : std_logic_vector(68 downto 0); -- rsp_xbar_mux_001:src_data -> limiter_001:rsp_sink_data
+ signal rsp_xbar_mux_001_src_channel : std_logic_vector(7 downto 0); -- rsp_xbar_mux_001:src_channel -> limiter_001:rsp_sink_channel
+ signal rsp_xbar_mux_001_src_ready : std_logic; -- limiter_001:rsp_sink_ready -> rsp_xbar_mux_001:src_ready
+ signal cmd_xbar_demux_001_src0_ready : std_logic; -- tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:cp_ready -> cmd_xbar_demux_001:src0_ready
+ signal id_router_002_src_endofpacket : std_logic; -- id_router_002:src_endofpacket -> rsp_xbar_demux_002:sink_endofpacket
+ signal id_router_002_src_valid : std_logic; -- id_router_002:src_valid -> rsp_xbar_demux_002:sink_valid
+ signal id_router_002_src_startofpacket : std_logic; -- id_router_002:src_startofpacket -> rsp_xbar_demux_002:sink_startofpacket
+ signal id_router_002_src_data : std_logic_vector(68 downto 0); -- id_router_002:src_data -> rsp_xbar_demux_002:sink_data
+ signal id_router_002_src_channel : std_logic_vector(7 downto 0); -- id_router_002:src_channel -> rsp_xbar_demux_002:sink_channel
+ signal id_router_002_src_ready : std_logic; -- rsp_xbar_demux_002:sink_ready -> id_router_002:src_ready
+ signal cmd_xbar_demux_001_src1_ready : std_logic; -- tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent:cp_ready -> cmd_xbar_demux_001:src1_ready
+ signal id_router_003_src_endofpacket : std_logic; -- id_router_003:src_endofpacket -> rsp_xbar_demux_003:sink_endofpacket
+ signal id_router_003_src_valid : std_logic; -- id_router_003:src_valid -> rsp_xbar_demux_003:sink_valid
+ signal id_router_003_src_startofpacket : std_logic; -- id_router_003:src_startofpacket -> rsp_xbar_demux_003:sink_startofpacket
+ signal id_router_003_src_data : std_logic_vector(68 downto 0); -- id_router_003:src_data -> rsp_xbar_demux_003:sink_data
+ signal id_router_003_src_channel : std_logic_vector(7 downto 0); -- id_router_003:src_channel -> rsp_xbar_demux_003:sink_channel
+ signal id_router_003_src_ready : std_logic; -- rsp_xbar_demux_003:sink_ready -> id_router_003:src_ready
+ signal cmd_xbar_demux_001_src2_ready : std_logic; -- tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent:cp_ready -> cmd_xbar_demux_001:src2_ready
+ signal id_router_004_src_endofpacket : std_logic; -- id_router_004:src_endofpacket -> rsp_xbar_demux_004:sink_endofpacket
+ signal id_router_004_src_valid : std_logic; -- id_router_004:src_valid -> rsp_xbar_demux_004:sink_valid
+ signal id_router_004_src_startofpacket : std_logic; -- id_router_004:src_startofpacket -> rsp_xbar_demux_004:sink_startofpacket
+ signal id_router_004_src_data : std_logic_vector(68 downto 0); -- id_router_004:src_data -> rsp_xbar_demux_004:sink_data
+ signal id_router_004_src_channel : std_logic_vector(7 downto 0); -- id_router_004:src_channel -> rsp_xbar_demux_004:sink_channel
+ signal id_router_004_src_ready : std_logic; -- rsp_xbar_demux_004:sink_ready -> id_router_004:src_ready
+ signal cmd_xbar_demux_001_src3_ready : std_logic; -- tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent:cp_ready -> cmd_xbar_demux_001:src3_ready
+ signal id_router_005_src_endofpacket : std_logic; -- id_router_005:src_endofpacket -> rsp_xbar_demux_005:sink_endofpacket
+ signal id_router_005_src_valid : std_logic; -- id_router_005:src_valid -> rsp_xbar_demux_005:sink_valid
+ signal id_router_005_src_startofpacket : std_logic; -- id_router_005:src_startofpacket -> rsp_xbar_demux_005:sink_startofpacket
+ signal id_router_005_src_data : std_logic_vector(68 downto 0); -- id_router_005:src_data -> rsp_xbar_demux_005:sink_data
+ signal id_router_005_src_channel : std_logic_vector(7 downto 0); -- id_router_005:src_channel -> rsp_xbar_demux_005:sink_channel
+ signal id_router_005_src_ready : std_logic; -- rsp_xbar_demux_005:sink_ready -> id_router_005:src_ready
+ signal cmd_xbar_demux_001_src4_ready : std_logic; -- tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent:cp_ready -> cmd_xbar_demux_001:src4_ready
+ signal id_router_006_src_endofpacket : std_logic; -- id_router_006:src_endofpacket -> rsp_xbar_demux_006:sink_endofpacket
+ signal id_router_006_src_valid : std_logic; -- id_router_006:src_valid -> rsp_xbar_demux_006:sink_valid
+ signal id_router_006_src_startofpacket : std_logic; -- id_router_006:src_startofpacket -> rsp_xbar_demux_006:sink_startofpacket
+ signal id_router_006_src_data : std_logic_vector(68 downto 0); -- id_router_006:src_data -> rsp_xbar_demux_006:sink_data
+ signal id_router_006_src_channel : std_logic_vector(7 downto 0); -- id_router_006:src_channel -> rsp_xbar_demux_006:sink_channel
+ signal id_router_006_src_ready : std_logic; -- rsp_xbar_demux_006:sink_ready -> id_router_006:src_ready
+ signal cmd_xbar_demux_001_src5_ready : std_logic; -- tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent:cp_ready -> cmd_xbar_demux_001:src5_ready
+ signal id_router_007_src_endofpacket : std_logic; -- id_router_007:src_endofpacket -> rsp_xbar_demux_007:sink_endofpacket
+ signal id_router_007_src_valid : std_logic; -- id_router_007:src_valid -> rsp_xbar_demux_007:sink_valid
+ signal id_router_007_src_startofpacket : std_logic; -- id_router_007:src_startofpacket -> rsp_xbar_demux_007:sink_startofpacket
+ signal id_router_007_src_data : std_logic_vector(68 downto 0); -- id_router_007:src_data -> rsp_xbar_demux_007:sink_data
+ signal id_router_007_src_channel : std_logic_vector(7 downto 0); -- id_router_007:src_channel -> rsp_xbar_demux_007:sink_channel
+ signal id_router_007_src_ready : std_logic; -- rsp_xbar_demux_007:sink_ready -> id_router_007:src_ready
+ signal cmd_xbar_demux_001_src6_ready : std_logic; -- tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:cp_ready -> cmd_xbar_demux_001:src6_ready
+ signal id_router_008_src_endofpacket : std_logic; -- id_router_008:src_endofpacket -> rsp_xbar_demux_008:sink_endofpacket
+ signal id_router_008_src_valid : std_logic; -- id_router_008:src_valid -> rsp_xbar_demux_008:sink_valid
+ signal id_router_008_src_startofpacket : std_logic; -- id_router_008:src_startofpacket -> rsp_xbar_demux_008:sink_startofpacket
+ signal id_router_008_src_data : std_logic_vector(68 downto 0); -- id_router_008:src_data -> rsp_xbar_demux_008:sink_data
+ signal id_router_008_src_channel : std_logic_vector(7 downto 0); -- id_router_008:src_channel -> rsp_xbar_demux_008:sink_channel
+ signal id_router_008_src_ready : std_logic; -- rsp_xbar_demux_008:sink_ready -> id_router_008:src_ready
+ signal cmd_xbar_demux_001_src7_ready : std_logic; -- tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:cp_ready -> cmd_xbar_demux_001:src7_ready
+ signal id_router_009_src_endofpacket : std_logic; -- id_router_009:src_endofpacket -> rsp_xbar_demux_009:sink_endofpacket
+ signal id_router_009_src_valid : std_logic; -- id_router_009:src_valid -> rsp_xbar_demux_009:sink_valid
+ signal id_router_009_src_startofpacket : std_logic; -- id_router_009:src_startofpacket -> rsp_xbar_demux_009:sink_startofpacket
+ signal id_router_009_src_data : std_logic_vector(68 downto 0); -- id_router_009:src_data -> rsp_xbar_demux_009:sink_data
+ signal id_router_009_src_channel : std_logic_vector(7 downto 0); -- id_router_009:src_channel -> rsp_xbar_demux_009:sink_channel
+ signal id_router_009_src_ready : std_logic; -- rsp_xbar_demux_009:sink_ready -> id_router_009:src_ready
+ signal cmd_xbar_demux_002_src0_endofpacket : std_logic; -- cmd_xbar_demux_002:src0_endofpacket -> rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:cp_endofpacket
+ signal cmd_xbar_demux_002_src0_valid : std_logic; -- cmd_xbar_demux_002:src0_valid -> rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:cp_valid
+ signal cmd_xbar_demux_002_src0_startofpacket : std_logic; -- cmd_xbar_demux_002:src0_startofpacket -> rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:cp_startofpacket
+ signal cmd_xbar_demux_002_src0_data : std_logic_vector(68 downto 0); -- cmd_xbar_demux_002:src0_data -> rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:cp_data
+ signal cmd_xbar_demux_002_src0_channel : std_logic_vector(6 downto 0); -- cmd_xbar_demux_002:src0_channel -> rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:cp_channel
+ signal cmd_xbar_demux_002_src1_endofpacket : std_logic; -- cmd_xbar_demux_002:src1_endofpacket -> rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent:cp_endofpacket
+ signal cmd_xbar_demux_002_src1_valid : std_logic; -- cmd_xbar_demux_002:src1_valid -> rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent:cp_valid
+ signal cmd_xbar_demux_002_src1_startofpacket : std_logic; -- cmd_xbar_demux_002:src1_startofpacket -> rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent:cp_startofpacket
+ signal cmd_xbar_demux_002_src1_data : std_logic_vector(68 downto 0); -- cmd_xbar_demux_002:src1_data -> rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent:cp_data
+ signal cmd_xbar_demux_002_src1_channel : std_logic_vector(6 downto 0); -- cmd_xbar_demux_002:src1_channel -> rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent:cp_channel
+ signal cmd_xbar_demux_002_src2_endofpacket : std_logic; -- cmd_xbar_demux_002:src2_endofpacket -> rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent:cp_endofpacket
+ signal cmd_xbar_demux_002_src2_valid : std_logic; -- cmd_xbar_demux_002:src2_valid -> rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent:cp_valid
+ signal cmd_xbar_demux_002_src2_startofpacket : std_logic; -- cmd_xbar_demux_002:src2_startofpacket -> rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent:cp_startofpacket
+ signal cmd_xbar_demux_002_src2_data : std_logic_vector(68 downto 0); -- cmd_xbar_demux_002:src2_data -> rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent:cp_data
+ signal cmd_xbar_demux_002_src2_channel : std_logic_vector(6 downto 0); -- cmd_xbar_demux_002:src2_channel -> rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent:cp_channel
+ signal cmd_xbar_demux_002_src3_endofpacket : std_logic; -- cmd_xbar_demux_002:src3_endofpacket -> rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:cp_endofpacket
+ signal cmd_xbar_demux_002_src3_valid : std_logic; -- cmd_xbar_demux_002:src3_valid -> rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:cp_valid
+ signal cmd_xbar_demux_002_src3_startofpacket : std_logic; -- cmd_xbar_demux_002:src3_startofpacket -> rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:cp_startofpacket
+ signal cmd_xbar_demux_002_src3_data : std_logic_vector(68 downto 0); -- cmd_xbar_demux_002:src3_data -> rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:cp_data
+ signal cmd_xbar_demux_002_src3_channel : std_logic_vector(6 downto 0); -- cmd_xbar_demux_002:src3_channel -> rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:cp_channel
+ signal cmd_xbar_demux_002_src4_endofpacket : std_logic; -- cmd_xbar_demux_002:src4_endofpacket -> rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent:cp_endofpacket
+ signal cmd_xbar_demux_002_src4_valid : std_logic; -- cmd_xbar_demux_002:src4_valid -> rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent:cp_valid
+ signal cmd_xbar_demux_002_src4_startofpacket : std_logic; -- cmd_xbar_demux_002:src4_startofpacket -> rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent:cp_startofpacket
+ signal cmd_xbar_demux_002_src4_data : std_logic_vector(68 downto 0); -- cmd_xbar_demux_002:src4_data -> rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent:cp_data
+ signal cmd_xbar_demux_002_src4_channel : std_logic_vector(6 downto 0); -- cmd_xbar_demux_002:src4_channel -> rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent:cp_channel
+ signal cmd_xbar_demux_002_src5_endofpacket : std_logic; -- cmd_xbar_demux_002:src5_endofpacket -> rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:cp_endofpacket
+ signal cmd_xbar_demux_002_src5_valid : std_logic; -- cmd_xbar_demux_002:src5_valid -> rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:cp_valid
+ signal cmd_xbar_demux_002_src5_startofpacket : std_logic; -- cmd_xbar_demux_002:src5_startofpacket -> rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:cp_startofpacket
+ signal cmd_xbar_demux_002_src5_data : std_logic_vector(68 downto 0); -- cmd_xbar_demux_002:src5_data -> rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:cp_data
+ signal cmd_xbar_demux_002_src5_channel : std_logic_vector(6 downto 0); -- cmd_xbar_demux_002:src5_channel -> rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:cp_channel
+ signal cmd_xbar_demux_002_src6_endofpacket : std_logic; -- cmd_xbar_demux_002:src6_endofpacket -> rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent:cp_endofpacket
+ signal cmd_xbar_demux_002_src6_valid : std_logic; -- cmd_xbar_demux_002:src6_valid -> rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent:cp_valid
+ signal cmd_xbar_demux_002_src6_startofpacket : std_logic; -- cmd_xbar_demux_002:src6_startofpacket -> rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent:cp_startofpacket
+ signal cmd_xbar_demux_002_src6_data : std_logic_vector(68 downto 0); -- cmd_xbar_demux_002:src6_data -> rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent:cp_data
+ signal cmd_xbar_demux_002_src6_channel : std_logic_vector(6 downto 0); -- cmd_xbar_demux_002:src6_channel -> rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent:cp_channel
+ signal rsp_xbar_demux_010_src0_endofpacket : std_logic; -- rsp_xbar_demux_010:src0_endofpacket -> rsp_xbar_mux_002:sink0_endofpacket
+ signal rsp_xbar_demux_010_src0_valid : std_logic; -- rsp_xbar_demux_010:src0_valid -> rsp_xbar_mux_002:sink0_valid
+ signal rsp_xbar_demux_010_src0_startofpacket : std_logic; -- rsp_xbar_demux_010:src0_startofpacket -> rsp_xbar_mux_002:sink0_startofpacket
+ signal rsp_xbar_demux_010_src0_data : std_logic_vector(68 downto 0); -- rsp_xbar_demux_010:src0_data -> rsp_xbar_mux_002:sink0_data
+ signal rsp_xbar_demux_010_src0_channel : std_logic_vector(6 downto 0); -- rsp_xbar_demux_010:src0_channel -> rsp_xbar_mux_002:sink0_channel
+ signal rsp_xbar_demux_010_src0_ready : std_logic; -- rsp_xbar_mux_002:sink0_ready -> rsp_xbar_demux_010:src0_ready
+ signal rsp_xbar_demux_011_src0_endofpacket : std_logic; -- rsp_xbar_demux_011:src0_endofpacket -> rsp_xbar_mux_002:sink1_endofpacket
+ signal rsp_xbar_demux_011_src0_valid : std_logic; -- rsp_xbar_demux_011:src0_valid -> rsp_xbar_mux_002:sink1_valid
+ signal rsp_xbar_demux_011_src0_startofpacket : std_logic; -- rsp_xbar_demux_011:src0_startofpacket -> rsp_xbar_mux_002:sink1_startofpacket
+ signal rsp_xbar_demux_011_src0_data : std_logic_vector(68 downto 0); -- rsp_xbar_demux_011:src0_data -> rsp_xbar_mux_002:sink1_data
+ signal rsp_xbar_demux_011_src0_channel : std_logic_vector(6 downto 0); -- rsp_xbar_demux_011:src0_channel -> rsp_xbar_mux_002:sink1_channel
+ signal rsp_xbar_demux_011_src0_ready : std_logic; -- rsp_xbar_mux_002:sink1_ready -> rsp_xbar_demux_011:src0_ready
+ signal rsp_xbar_demux_012_src0_endofpacket : std_logic; -- rsp_xbar_demux_012:src0_endofpacket -> rsp_xbar_mux_002:sink2_endofpacket
+ signal rsp_xbar_demux_012_src0_valid : std_logic; -- rsp_xbar_demux_012:src0_valid -> rsp_xbar_mux_002:sink2_valid
+ signal rsp_xbar_demux_012_src0_startofpacket : std_logic; -- rsp_xbar_demux_012:src0_startofpacket -> rsp_xbar_mux_002:sink2_startofpacket
+ signal rsp_xbar_demux_012_src0_data : std_logic_vector(68 downto 0); -- rsp_xbar_demux_012:src0_data -> rsp_xbar_mux_002:sink2_data
+ signal rsp_xbar_demux_012_src0_channel : std_logic_vector(6 downto 0); -- rsp_xbar_demux_012:src0_channel -> rsp_xbar_mux_002:sink2_channel
+ signal rsp_xbar_demux_012_src0_ready : std_logic; -- rsp_xbar_mux_002:sink2_ready -> rsp_xbar_demux_012:src0_ready
+ signal rsp_xbar_demux_013_src0_endofpacket : std_logic; -- rsp_xbar_demux_013:src0_endofpacket -> rsp_xbar_mux_002:sink3_endofpacket
+ signal rsp_xbar_demux_013_src0_valid : std_logic; -- rsp_xbar_demux_013:src0_valid -> rsp_xbar_mux_002:sink3_valid
+ signal rsp_xbar_demux_013_src0_startofpacket : std_logic; -- rsp_xbar_demux_013:src0_startofpacket -> rsp_xbar_mux_002:sink3_startofpacket
+ signal rsp_xbar_demux_013_src0_data : std_logic_vector(68 downto 0); -- rsp_xbar_demux_013:src0_data -> rsp_xbar_mux_002:sink3_data
+ signal rsp_xbar_demux_013_src0_channel : std_logic_vector(6 downto 0); -- rsp_xbar_demux_013:src0_channel -> rsp_xbar_mux_002:sink3_channel
+ signal rsp_xbar_demux_013_src0_ready : std_logic; -- rsp_xbar_mux_002:sink3_ready -> rsp_xbar_demux_013:src0_ready
+ signal rsp_xbar_demux_014_src0_endofpacket : std_logic; -- rsp_xbar_demux_014:src0_endofpacket -> rsp_xbar_mux_002:sink4_endofpacket
+ signal rsp_xbar_demux_014_src0_valid : std_logic; -- rsp_xbar_demux_014:src0_valid -> rsp_xbar_mux_002:sink4_valid
+ signal rsp_xbar_demux_014_src0_startofpacket : std_logic; -- rsp_xbar_demux_014:src0_startofpacket -> rsp_xbar_mux_002:sink4_startofpacket
+ signal rsp_xbar_demux_014_src0_data : std_logic_vector(68 downto 0); -- rsp_xbar_demux_014:src0_data -> rsp_xbar_mux_002:sink4_data
+ signal rsp_xbar_demux_014_src0_channel : std_logic_vector(6 downto 0); -- rsp_xbar_demux_014:src0_channel -> rsp_xbar_mux_002:sink4_channel
+ signal rsp_xbar_demux_014_src0_ready : std_logic; -- rsp_xbar_mux_002:sink4_ready -> rsp_xbar_demux_014:src0_ready
+ signal rsp_xbar_demux_015_src0_endofpacket : std_logic; -- rsp_xbar_demux_015:src0_endofpacket -> rsp_xbar_mux_002:sink5_endofpacket
+ signal rsp_xbar_demux_015_src0_valid : std_logic; -- rsp_xbar_demux_015:src0_valid -> rsp_xbar_mux_002:sink5_valid
+ signal rsp_xbar_demux_015_src0_startofpacket : std_logic; -- rsp_xbar_demux_015:src0_startofpacket -> rsp_xbar_mux_002:sink5_startofpacket
+ signal rsp_xbar_demux_015_src0_data : std_logic_vector(68 downto 0); -- rsp_xbar_demux_015:src0_data -> rsp_xbar_mux_002:sink5_data
+ signal rsp_xbar_demux_015_src0_channel : std_logic_vector(6 downto 0); -- rsp_xbar_demux_015:src0_channel -> rsp_xbar_mux_002:sink5_channel
+ signal rsp_xbar_demux_015_src0_ready : std_logic; -- rsp_xbar_mux_002:sink5_ready -> rsp_xbar_demux_015:src0_ready
+ signal rsp_xbar_demux_016_src0_endofpacket : std_logic; -- rsp_xbar_demux_016:src0_endofpacket -> rsp_xbar_mux_002:sink6_endofpacket
+ signal rsp_xbar_demux_016_src0_valid : std_logic; -- rsp_xbar_demux_016:src0_valid -> rsp_xbar_mux_002:sink6_valid
+ signal rsp_xbar_demux_016_src0_startofpacket : std_logic; -- rsp_xbar_demux_016:src0_startofpacket -> rsp_xbar_mux_002:sink6_startofpacket
+ signal rsp_xbar_demux_016_src0_data : std_logic_vector(68 downto 0); -- rsp_xbar_demux_016:src0_data -> rsp_xbar_mux_002:sink6_data
+ signal rsp_xbar_demux_016_src0_channel : std_logic_vector(6 downto 0); -- rsp_xbar_demux_016:src0_channel -> rsp_xbar_mux_002:sink6_channel
+ signal rsp_xbar_demux_016_src0_ready : std_logic; -- rsp_xbar_mux_002:sink6_ready -> rsp_xbar_demux_016:src0_ready
+ signal limiter_002_cmd_src_endofpacket : std_logic; -- limiter_002:cmd_src_endofpacket -> cmd_xbar_demux_002:sink_endofpacket
+ signal limiter_002_cmd_src_startofpacket : std_logic; -- limiter_002:cmd_src_startofpacket -> cmd_xbar_demux_002:sink_startofpacket
+ signal limiter_002_cmd_src_data : std_logic_vector(68 downto 0); -- limiter_002:cmd_src_data -> cmd_xbar_demux_002:sink_data
+ signal limiter_002_cmd_src_channel : std_logic_vector(6 downto 0); -- limiter_002:cmd_src_channel -> cmd_xbar_demux_002:sink_channel
+ signal limiter_002_cmd_src_ready : std_logic; -- cmd_xbar_demux_002:sink_ready -> limiter_002:cmd_src_ready
+ signal rsp_xbar_mux_002_src_endofpacket : std_logic; -- rsp_xbar_mux_002:src_endofpacket -> limiter_002:rsp_sink_endofpacket
+ signal rsp_xbar_mux_002_src_valid : std_logic; -- rsp_xbar_mux_002:src_valid -> limiter_002:rsp_sink_valid
+ signal rsp_xbar_mux_002_src_startofpacket : std_logic; -- rsp_xbar_mux_002:src_startofpacket -> limiter_002:rsp_sink_startofpacket
+ signal rsp_xbar_mux_002_src_data : std_logic_vector(68 downto 0); -- rsp_xbar_mux_002:src_data -> limiter_002:rsp_sink_data
+ signal rsp_xbar_mux_002_src_channel : std_logic_vector(6 downto 0); -- rsp_xbar_mux_002:src_channel -> limiter_002:rsp_sink_channel
+ signal rsp_xbar_mux_002_src_ready : std_logic; -- limiter_002:rsp_sink_ready -> rsp_xbar_mux_002:src_ready
+ signal cmd_xbar_demux_002_src0_ready : std_logic; -- rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent:cp_ready -> cmd_xbar_demux_002:src0_ready
+ signal id_router_010_src_endofpacket : std_logic; -- id_router_010:src_endofpacket -> rsp_xbar_demux_010:sink_endofpacket
+ signal id_router_010_src_valid : std_logic; -- id_router_010:src_valid -> rsp_xbar_demux_010:sink_valid
+ signal id_router_010_src_startofpacket : std_logic; -- id_router_010:src_startofpacket -> rsp_xbar_demux_010:sink_startofpacket
+ signal id_router_010_src_data : std_logic_vector(68 downto 0); -- id_router_010:src_data -> rsp_xbar_demux_010:sink_data
+ signal id_router_010_src_channel : std_logic_vector(6 downto 0); -- id_router_010:src_channel -> rsp_xbar_demux_010:sink_channel
+ signal id_router_010_src_ready : std_logic; -- rsp_xbar_demux_010:sink_ready -> id_router_010:src_ready
+ signal cmd_xbar_demux_002_src1_ready : std_logic; -- rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent:cp_ready -> cmd_xbar_demux_002:src1_ready
+ signal id_router_011_src_endofpacket : std_logic; -- id_router_011:src_endofpacket -> rsp_xbar_demux_011:sink_endofpacket
+ signal id_router_011_src_valid : std_logic; -- id_router_011:src_valid -> rsp_xbar_demux_011:sink_valid
+ signal id_router_011_src_startofpacket : std_logic; -- id_router_011:src_startofpacket -> rsp_xbar_demux_011:sink_startofpacket
+ signal id_router_011_src_data : std_logic_vector(68 downto 0); -- id_router_011:src_data -> rsp_xbar_demux_011:sink_data
+ signal id_router_011_src_channel : std_logic_vector(6 downto 0); -- id_router_011:src_channel -> rsp_xbar_demux_011:sink_channel
+ signal id_router_011_src_ready : std_logic; -- rsp_xbar_demux_011:sink_ready -> id_router_011:src_ready
+ signal cmd_xbar_demux_002_src2_ready : std_logic; -- rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent:cp_ready -> cmd_xbar_demux_002:src2_ready
+ signal id_router_012_src_endofpacket : std_logic; -- id_router_012:src_endofpacket -> rsp_xbar_demux_012:sink_endofpacket
+ signal id_router_012_src_valid : std_logic; -- id_router_012:src_valid -> rsp_xbar_demux_012:sink_valid
+ signal id_router_012_src_startofpacket : std_logic; -- id_router_012:src_startofpacket -> rsp_xbar_demux_012:sink_startofpacket
+ signal id_router_012_src_data : std_logic_vector(68 downto 0); -- id_router_012:src_data -> rsp_xbar_demux_012:sink_data
+ signal id_router_012_src_channel : std_logic_vector(6 downto 0); -- id_router_012:src_channel -> rsp_xbar_demux_012:sink_channel
+ signal id_router_012_src_ready : std_logic; -- rsp_xbar_demux_012:sink_ready -> id_router_012:src_ready
+ signal cmd_xbar_demux_002_src3_ready : std_logic; -- rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent:cp_ready -> cmd_xbar_demux_002:src3_ready
+ signal id_router_013_src_endofpacket : std_logic; -- id_router_013:src_endofpacket -> rsp_xbar_demux_013:sink_endofpacket
+ signal id_router_013_src_valid : std_logic; -- id_router_013:src_valid -> rsp_xbar_demux_013:sink_valid
+ signal id_router_013_src_startofpacket : std_logic; -- id_router_013:src_startofpacket -> rsp_xbar_demux_013:sink_startofpacket
+ signal id_router_013_src_data : std_logic_vector(68 downto 0); -- id_router_013:src_data -> rsp_xbar_demux_013:sink_data
+ signal id_router_013_src_channel : std_logic_vector(6 downto 0); -- id_router_013:src_channel -> rsp_xbar_demux_013:sink_channel
+ signal id_router_013_src_ready : std_logic; -- rsp_xbar_demux_013:sink_ready -> id_router_013:src_ready
+ signal cmd_xbar_demux_002_src4_ready : std_logic; -- rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent:cp_ready -> cmd_xbar_demux_002:src4_ready
+ signal id_router_014_src_endofpacket : std_logic; -- id_router_014:src_endofpacket -> rsp_xbar_demux_014:sink_endofpacket
+ signal id_router_014_src_valid : std_logic; -- id_router_014:src_valid -> rsp_xbar_demux_014:sink_valid
+ signal id_router_014_src_startofpacket : std_logic; -- id_router_014:src_startofpacket -> rsp_xbar_demux_014:sink_startofpacket
+ signal id_router_014_src_data : std_logic_vector(68 downto 0); -- id_router_014:src_data -> rsp_xbar_demux_014:sink_data
+ signal id_router_014_src_channel : std_logic_vector(6 downto 0); -- id_router_014:src_channel -> rsp_xbar_demux_014:sink_channel
+ signal id_router_014_src_ready : std_logic; -- rsp_xbar_demux_014:sink_ready -> id_router_014:src_ready
+ signal cmd_xbar_demux_002_src5_ready : std_logic; -- rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent:cp_ready -> cmd_xbar_demux_002:src5_ready
+ signal id_router_015_src_endofpacket : std_logic; -- id_router_015:src_endofpacket -> rsp_xbar_demux_015:sink_endofpacket
+ signal id_router_015_src_valid : std_logic; -- id_router_015:src_valid -> rsp_xbar_demux_015:sink_valid
+ signal id_router_015_src_startofpacket : std_logic; -- id_router_015:src_startofpacket -> rsp_xbar_demux_015:sink_startofpacket
+ signal id_router_015_src_data : std_logic_vector(68 downto 0); -- id_router_015:src_data -> rsp_xbar_demux_015:sink_data
+ signal id_router_015_src_channel : std_logic_vector(6 downto 0); -- id_router_015:src_channel -> rsp_xbar_demux_015:sink_channel
+ signal id_router_015_src_ready : std_logic; -- rsp_xbar_demux_015:sink_ready -> id_router_015:src_ready
+ signal cmd_xbar_demux_002_src6_ready : std_logic; -- rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent:cp_ready -> cmd_xbar_demux_002:src6_ready
+ signal id_router_016_src_endofpacket : std_logic; -- id_router_016:src_endofpacket -> rsp_xbar_demux_016:sink_endofpacket
+ signal id_router_016_src_valid : std_logic; -- id_router_016:src_valid -> rsp_xbar_demux_016:sink_valid
+ signal id_router_016_src_startofpacket : std_logic; -- id_router_016:src_startofpacket -> rsp_xbar_demux_016:sink_startofpacket
+ signal id_router_016_src_data : std_logic_vector(68 downto 0); -- id_router_016:src_data -> rsp_xbar_demux_016:sink_data
+ signal id_router_016_src_channel : std_logic_vector(6 downto 0); -- id_router_016:src_channel -> rsp_xbar_demux_016:sink_channel
+ signal id_router_016_src_ready : std_logic; -- rsp_xbar_demux_016:sink_ready -> id_router_016:src_ready
+ signal crosser_out_endofpacket : std_logic; -- crosser:out_endofpacket -> tx_bridge_s0_translator_avalon_universal_slave_0_agent:cp_endofpacket
+ signal crosser_out_valid : std_logic; -- crosser:out_valid -> tx_bridge_s0_translator_avalon_universal_slave_0_agent:cp_valid
+ signal crosser_out_startofpacket : std_logic; -- crosser:out_startofpacket -> tx_bridge_s0_translator_avalon_universal_slave_0_agent:cp_startofpacket
+ signal crosser_out_data : std_logic_vector(65 downto 0); -- crosser:out_data -> tx_bridge_s0_translator_avalon_universal_slave_0_agent:cp_data
+ signal crosser_out_channel : std_logic_vector(1 downto 0); -- crosser:out_channel -> tx_bridge_s0_translator_avalon_universal_slave_0_agent:cp_channel
+ signal cmd_xbar_demux_src0_endofpacket : std_logic; -- cmd_xbar_demux:src0_endofpacket -> crosser:in_endofpacket
+ signal cmd_xbar_demux_src0_valid : std_logic; -- cmd_xbar_demux:src0_valid -> crosser:in_valid
+ signal cmd_xbar_demux_src0_startofpacket : std_logic; -- cmd_xbar_demux:src0_startofpacket -> crosser:in_startofpacket
+ signal cmd_xbar_demux_src0_data : std_logic_vector(65 downto 0); -- cmd_xbar_demux:src0_data -> crosser:in_data
+ signal cmd_xbar_demux_src0_channel : std_logic_vector(1 downto 0); -- cmd_xbar_demux:src0_channel -> crosser:in_channel
+ signal cmd_xbar_demux_src0_ready : std_logic; -- crosser:in_ready -> cmd_xbar_demux:src0_ready
+ signal crosser_001_out_endofpacket : std_logic; -- crosser_001:out_endofpacket -> rx_bridge_s0_translator_avalon_universal_slave_0_agent:cp_endofpacket
+ signal crosser_001_out_valid : std_logic; -- crosser_001:out_valid -> rx_bridge_s0_translator_avalon_universal_slave_0_agent:cp_valid
+ signal crosser_001_out_startofpacket : std_logic; -- crosser_001:out_startofpacket -> rx_bridge_s0_translator_avalon_universal_slave_0_agent:cp_startofpacket
+ signal crosser_001_out_data : std_logic_vector(65 downto 0); -- crosser_001:out_data -> rx_bridge_s0_translator_avalon_universal_slave_0_agent:cp_data
+ signal crosser_001_out_channel : std_logic_vector(1 downto 0); -- crosser_001:out_channel -> rx_bridge_s0_translator_avalon_universal_slave_0_agent:cp_channel
+ signal cmd_xbar_demux_src1_endofpacket : std_logic; -- cmd_xbar_demux:src1_endofpacket -> crosser_001:in_endofpacket
+ signal cmd_xbar_demux_src1_valid : std_logic; -- cmd_xbar_demux:src1_valid -> crosser_001:in_valid
+ signal cmd_xbar_demux_src1_startofpacket : std_logic; -- cmd_xbar_demux:src1_startofpacket -> crosser_001:in_startofpacket
+ signal cmd_xbar_demux_src1_data : std_logic_vector(65 downto 0); -- cmd_xbar_demux:src1_data -> crosser_001:in_data
+ signal cmd_xbar_demux_src1_channel : std_logic_vector(1 downto 0); -- cmd_xbar_demux:src1_channel -> crosser_001:in_channel
+ signal cmd_xbar_demux_src1_ready : std_logic; -- crosser_001:in_ready -> cmd_xbar_demux:src1_ready
+ signal crosser_002_out_endofpacket : std_logic; -- crosser_002:out_endofpacket -> rsp_xbar_mux:sink0_endofpacket
+ signal crosser_002_out_valid : std_logic; -- crosser_002:out_valid -> rsp_xbar_mux:sink0_valid
+ signal crosser_002_out_startofpacket : std_logic; -- crosser_002:out_startofpacket -> rsp_xbar_mux:sink0_startofpacket
+ signal crosser_002_out_data : std_logic_vector(65 downto 0); -- crosser_002:out_data -> rsp_xbar_mux:sink0_data
+ signal crosser_002_out_channel : std_logic_vector(1 downto 0); -- crosser_002:out_channel -> rsp_xbar_mux:sink0_channel
+ signal crosser_002_out_ready : std_logic; -- rsp_xbar_mux:sink0_ready -> crosser_002:out_ready
+ signal rsp_xbar_demux_src0_endofpacket : std_logic; -- rsp_xbar_demux:src0_endofpacket -> crosser_002:in_endofpacket
+ signal rsp_xbar_demux_src0_valid : std_logic; -- rsp_xbar_demux:src0_valid -> crosser_002:in_valid
+ signal rsp_xbar_demux_src0_startofpacket : std_logic; -- rsp_xbar_demux:src0_startofpacket -> crosser_002:in_startofpacket
+ signal rsp_xbar_demux_src0_data : std_logic_vector(65 downto 0); -- rsp_xbar_demux:src0_data -> crosser_002:in_data
+ signal rsp_xbar_demux_src0_channel : std_logic_vector(1 downto 0); -- rsp_xbar_demux:src0_channel -> crosser_002:in_channel
+ signal rsp_xbar_demux_src0_ready : std_logic; -- crosser_002:in_ready -> rsp_xbar_demux:src0_ready
+ signal crosser_003_out_endofpacket : std_logic; -- crosser_003:out_endofpacket -> rsp_xbar_mux:sink1_endofpacket
+ signal crosser_003_out_valid : std_logic; -- crosser_003:out_valid -> rsp_xbar_mux:sink1_valid
+ signal crosser_003_out_startofpacket : std_logic; -- crosser_003:out_startofpacket -> rsp_xbar_mux:sink1_startofpacket
+ signal crosser_003_out_data : std_logic_vector(65 downto 0); -- crosser_003:out_data -> rsp_xbar_mux:sink1_data
+ signal crosser_003_out_channel : std_logic_vector(1 downto 0); -- crosser_003:out_channel -> rsp_xbar_mux:sink1_channel
+ signal crosser_003_out_ready : std_logic; -- rsp_xbar_mux:sink1_ready -> crosser_003:out_ready
+ signal rsp_xbar_demux_001_src0_endofpacket : std_logic; -- rsp_xbar_demux_001:src0_endofpacket -> crosser_003:in_endofpacket
+ signal rsp_xbar_demux_001_src0_valid : std_logic; -- rsp_xbar_demux_001:src0_valid -> crosser_003:in_valid
+ signal rsp_xbar_demux_001_src0_startofpacket : std_logic; -- rsp_xbar_demux_001:src0_startofpacket -> crosser_003:in_startofpacket
+ signal rsp_xbar_demux_001_src0_data : std_logic_vector(65 downto 0); -- rsp_xbar_demux_001:src0_data -> crosser_003:in_data
+ signal rsp_xbar_demux_001_src0_channel : std_logic_vector(1 downto 0); -- rsp_xbar_demux_001:src0_channel -> crosser_003:in_channel
+ signal rsp_xbar_demux_001_src0_ready : std_logic; -- crosser_003:in_ready -> rsp_xbar_demux_001:src0_ready
+ signal limiter_cmd_valid_data : std_logic_vector(1 downto 0); -- limiter:cmd_src_valid -> cmd_xbar_demux:sink_valid
+ signal limiter_001_cmd_valid_data : std_logic_vector(7 downto 0); -- limiter_001:cmd_src_valid -> cmd_xbar_demux_001:sink_valid
+ signal limiter_002_cmd_valid_data : std_logic_vector(6 downto 0); -- limiter_002:cmd_src_valid -> cmd_xbar_demux_002:sink_valid
+ signal rx_reset_reset_n_ports_inv : std_logic; -- rx_reset_reset_n:inv -> rst_controller_002:reset_in0
+ signal csr_reset_reset_n_ports_inv : std_logic; -- csr_reset_reset_n:inv -> rst_controller:reset_in0
+ signal tx_reset_reset_n_ports_inv : std_logic; -- tx_reset_reset_n:inv -> rst_controller_001:reset_in0
+ signal rst_controller_001_reset_out_reset_ports_inv : std_logic; -- rst_controller_001_reset_out_reset:inv -> [rxtx_dc_fifo_link_fault_status:out_reset_n, rxtx_dc_fifo_pauselen:out_reset_n, rxtx_timing_adapter_link_fault_status_tx:reset_n, rxtx_timing_adapter_pauselen_tx:reset_n, tx_st_error_adapter_stat:reset_n, tx_st_mux_flow_control_user_frame:reset_n, tx_st_pause_ctrl_error_adapter:reset_n, tx_st_timing_adapter_frame_decoder:reset_n, tx_st_timing_adapter_splitter_status_in:reset_n, tx_st_timing_adapter_splitter_status_output:reset_n, tx_st_timing_adapter_splitter_status_statistics:reset_n]
+ signal rst_controller_002_reset_out_reset_ports_inv : std_logic; -- rst_controller_002_reset_out_reset:inv -> [rx_st_error_adapter_stat:reset_n, rx_st_status_output_delay:reset_n, rx_st_status_statistics_delay:reset_n, rx_st_timing_adapter_frame_status_in:reset_n, rx_st_timing_adapter_interface_conversion:reset_n, rx_st_timing_adapter_lane_decoder:reset_n, rx_st_timing_adapter_link_fault_detection:reset_n, rx_st_timing_adapter_splitter_status_in:reset_n, rx_st_timing_adapter_splitter_status_output:reset_n, rx_st_timing_adapter_splitter_status_statistics:reset_n, rx_timing_adapter_frame_status_out_crc_checker:reset_n, rx_timing_adapter_frame_status_out_frame_decoder:reset_n, rxtx_dc_fifo_link_fault_status:in_reset_n, rxtx_dc_fifo_pauselen:in_reset_n, rxtx_timing_adapter_pauselen_rx:reset_n, txrx_timing_adapter_link_fault_status_export:reset_n, txrx_timing_adapter_link_fault_status_rx:reset_n]
+
+begin
+
+ merlin_master_translator : component altera_merlin_master_translator_0001
+ port map (
+ clk => csr_clk_clk, -- clk.clk
+ reset => rst_controller_reset_out_reset, -- reset.reset
+ uav_address => merlin_master_translator_avalon_universal_master_0_address, -- avalon_universal_master_0.address
+ uav_burstcount => merlin_master_translator_avalon_universal_master_0_burstcount, -- .burstcount
+ uav_read => merlin_master_translator_avalon_universal_master_0_read, -- .read
+ uav_write => merlin_master_translator_avalon_universal_master_0_write, -- .write
+ uav_waitrequest => merlin_master_translator_avalon_universal_master_0_waitrequest, -- .waitrequest
+ uav_readdatavalid => merlin_master_translator_avalon_universal_master_0_readdatavalid, -- .readdatavalid
+ uav_byteenable => merlin_master_translator_avalon_universal_master_0_byteenable, -- .byteenable
+ uav_readdata => merlin_master_translator_avalon_universal_master_0_readdata, -- .readdata
+ uav_writedata => merlin_master_translator_avalon_universal_master_0_writedata, -- .writedata
+ uav_lock => merlin_master_translator_avalon_universal_master_0_lock, -- .lock
+ uav_debugaccess => merlin_master_translator_avalon_universal_master_0_debugaccess, -- .debugaccess
+ av_address => csr_address, -- avalon_anti_master_0.address
+ av_waitrequest => csr_waitrequest, -- .waitrequest
+ av_read => csr_read, -- .read
+ av_readdata => csr_readdata, -- .readdata
+ av_write => csr_write, -- .write
+ av_writedata => csr_writedata -- .writedata
+ );
+
+ tx_bridge : component altera_avalon_mm_bridge_0001
+ port map (
+ clk => tx_clk_clk, -- clk.clk
+ reset => rst_controller_001_reset_out_reset, -- reset.reset
+ s0_waitrequest => tx_bridge_s0_translator_avalon_anti_slave_0_waitrequest, -- s0.waitrequest
+ s0_readdata => tx_bridge_s0_translator_avalon_anti_slave_0_readdata, -- .readdata
+ s0_readdatavalid => tx_bridge_s0_translator_avalon_anti_slave_0_readdatavalid, -- .readdatavalid
+ s0_burstcount(0) => tx_bridge_s0_translator_avalon_anti_slave_0_burstcount, -- .burstcount
+ s0_writedata => tx_bridge_s0_translator_avalon_anti_slave_0_writedata, -- .writedata
+ s0_address => tx_bridge_s0_translator_avalon_anti_slave_0_address, -- .address
+ s0_write => tx_bridge_s0_translator_avalon_anti_slave_0_write, -- .write
+ s0_read => tx_bridge_s0_translator_avalon_anti_slave_0_read, -- .read
+ s0_byteenable => tx_bridge_s0_translator_avalon_anti_slave_0_byteenable, -- .byteenable
+ s0_debugaccess => tx_bridge_s0_translator_avalon_anti_slave_0_debugaccess, -- .debugaccess
+ m0_waitrequest => tx_bridge_m0_waitrequest, -- m0.waitrequest
+ m0_readdata => tx_bridge_m0_readdata, -- .readdata
+ m0_readdatavalid => tx_bridge_m0_readdatavalid, -- .readdatavalid
+ m0_burstcount => tx_bridge_m0_burstcount, -- .burstcount
+ m0_writedata => tx_bridge_m0_writedata, -- .writedata
+ m0_address => tx_bridge_m0_address, -- .address
+ m0_write => tx_bridge_m0_write, -- .write
+ m0_read => tx_bridge_m0_read, -- .read
+ m0_byteenable => tx_bridge_m0_byteenable, -- .byteenable
+ m0_debugaccess => tx_bridge_m0_debugaccess -- .debugaccess
+ );
+
+ tx_eth_packet_underflow_control : component altera_eth_packet_underflow_control
+ generic map (
+ BITSPERSYMBOL => 8,
+ SYMBOLSPERBEAT => 8,
+ ERROR_WIDTH => 1
+ )
+ port map (
+ clk => tx_clk_clk, -- clock_reset.clk
+ reset => rst_controller_001_reset_out_reset, -- clock_reset_reset.reset
+ csr_readdata => tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_anti_slave_0_readdata, -- avalon_slave_0.readdata
+ csr_read => tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_anti_slave_0_read, -- .read
+ csr_address => tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_anti_slave_0_address, -- .address
+ data_sink_sop => avalon_st_tx_startofpacket, -- avalon_streaming_sink.startofpacket
+ data_sink_valid => avalon_st_tx_valid, -- .valid
+ data_sink_data => avalon_st_tx_data, -- .data
+ data_sink_empty => avalon_st_tx_empty, -- .empty
+ data_sink_ready => avalon_st_tx_ready, -- .ready
+ data_sink_error => avalon_st_tx_error, -- .error
+ data_sink_eop => avalon_st_tx_endofpacket, -- .endofpacket
+ data_src_sop => tx_eth_packet_underflow_control_avalon_streaming_source_startofpacket, -- avalon_streaming_source.startofpacket
+ data_src_eop => tx_eth_packet_underflow_control_avalon_streaming_source_endofpacket, -- .endofpacket
+ data_src_valid => tx_eth_packet_underflow_control_avalon_streaming_source_valid, -- .valid
+ data_src_data => tx_eth_packet_underflow_control_avalon_streaming_source_data, -- .data
+ data_src_empty => tx_eth_packet_underflow_control_avalon_streaming_source_empty, -- .empty
+ data_src_ready => tx_eth_packet_underflow_control_avalon_streaming_source_ready, -- .ready
+ data_src_error => tx_eth_packet_underflow_control_avalon_streaming_source_error -- .error
+ );
+
+ tx_eth_pad_inserter : component altera_eth_pad_inserter
+ generic map (
+ SYMBOLSPERBEAT => 8,
+ ERROR_WIDTH => 2
+ )
+ port map (
+ clk => tx_clk_clk, -- clock_reset.clk
+ reset => rst_controller_001_reset_out_reset, -- clock_reset_reset.reset
+ csr_write => tx_eth_pad_inserter_csr_translator_avalon_anti_slave_0_write, -- csr.write
+ csr_read => tx_eth_pad_inserter_csr_translator_avalon_anti_slave_0_read, -- .read
+ csr_address(0) => tx_eth_pad_inserter_csr_translator_avalon_anti_slave_0_address, -- .address
+ csr_writedata => tx_eth_pad_inserter_csr_translator_avalon_anti_slave_0_writedata, -- .writedata
+ csr_readdata => tx_eth_pad_inserter_csr_translator_avalon_anti_slave_0_readdata, -- .readdata
+ data_src_sop => tx_eth_pad_inserter_avalon_st_source_data_startofpacket, -- avalon_st_source_data.startofpacket
+ data_src_eop => tx_eth_pad_inserter_avalon_st_source_data_endofpacket, -- .endofpacket
+ data_src_valid => tx_eth_pad_inserter_avalon_st_source_data_valid, -- .valid
+ data_src_ready => tx_eth_pad_inserter_avalon_st_source_data_ready, -- .ready
+ data_src_data => tx_eth_pad_inserter_avalon_st_source_data_data, -- .data
+ data_src_empty => tx_eth_pad_inserter_avalon_st_source_data_empty, -- .empty
+ data_src_error => tx_eth_pad_inserter_avalon_st_source_data_error, -- .error
+ data_sink_sop => tx_eth_packet_underflow_control_avalon_streaming_source_startofpacket, -- avalon_st_sink_data.startofpacket
+ data_sink_eop => tx_eth_packet_underflow_control_avalon_streaming_source_endofpacket, -- .endofpacket
+ data_sink_valid => tx_eth_packet_underflow_control_avalon_streaming_source_valid, -- .valid
+ data_sink_ready => tx_eth_packet_underflow_control_avalon_streaming_source_ready, -- .ready
+ data_sink_data => tx_eth_packet_underflow_control_avalon_streaming_source_data, -- .data
+ data_sink_empty => tx_eth_packet_underflow_control_avalon_streaming_source_empty, -- .empty
+ data_sink_error => tx_eth_packet_underflow_control_avalon_streaming_source_error -- .error
+ );
+
+ tx_eth_pkt_backpressure_control : component ip_stratixiv_mac_10g_tx_eth_pkt_backpressure_control
+ generic map (
+ BITSPERSYMBOL => 8,
+ SYMBOLSPERBEAT => 8,
+ ERROR_WIDTH => 2,
+ USE_READY => 1
+ )
+ port map (
+ clk => tx_clk_clk, -- clock_reset.clk
+ reset => rst_controller_001_reset_out_reset, -- clock_reset_reset.reset
+ csr_write => tx_eth_pkt_backpressure_control_csr_translator_avalon_anti_slave_0_write, -- csr.write
+ csr_read => tx_eth_pkt_backpressure_control_csr_translator_avalon_anti_slave_0_read, -- .read
+ csr_address(0) => tx_eth_pkt_backpressure_control_csr_translator_avalon_anti_slave_0_address, -- .address
+ csr_writedata => tx_eth_pkt_backpressure_control_csr_translator_avalon_anti_slave_0_writedata, -- .writedata
+ csr_readdata => tx_eth_pkt_backpressure_control_csr_translator_avalon_anti_slave_0_readdata, -- .readdata
+ data_src_sop => tx_eth_pkt_backpressure_control_avalon_st_source_data_startofpacket, -- avalon_st_source_data.startofpacket
+ data_src_eop => tx_eth_pkt_backpressure_control_avalon_st_source_data_endofpacket, -- .endofpacket
+ data_src_valid => tx_eth_pkt_backpressure_control_avalon_st_source_data_valid, -- .valid
+ data_src_ready => tx_eth_pkt_backpressure_control_avalon_st_source_data_ready, -- .ready
+ data_src_data => tx_eth_pkt_backpressure_control_avalon_st_source_data_data, -- .data
+ data_src_empty => tx_eth_pkt_backpressure_control_avalon_st_source_data_empty, -- .empty
+ data_src_error => tx_eth_pkt_backpressure_control_avalon_st_source_data_error, -- .error
+ data_sink_sop => tx_eth_pad_inserter_avalon_st_source_data_startofpacket, -- avalon_st_sink_data.startofpacket
+ data_sink_eop => tx_eth_pad_inserter_avalon_st_source_data_endofpacket, -- .endofpacket
+ data_sink_valid => tx_eth_pad_inserter_avalon_st_source_data_valid, -- .valid
+ data_sink_ready => tx_eth_pad_inserter_avalon_st_source_data_ready, -- .ready
+ data_sink_data => tx_eth_pad_inserter_avalon_st_source_data_data, -- .data
+ data_sink_empty => tx_eth_pad_inserter_avalon_st_source_data_empty, -- .empty
+ data_sink_error => tx_eth_pad_inserter_avalon_st_source_data_error, -- .error
+ pausebeats_sink_valid => tx_eth_pause_beat_conversion_pause_beat_src_valid, -- avalon_st_pause.valid
+ pausebeats_sink_data => tx_eth_pause_beat_conversion_pause_beat_src_data -- .data
+ );
+
+ tx_eth_pause_beat_conversion : component altera_eth_pause_beat_conversion
+ port map (
+ clk => tx_clk_clk, -- clock_reset.clk
+ reset => rst_controller_001_reset_out_reset, -- clock_reset_reset.reset
+ pause_quanta_sink_valid => rxtx_timing_adapter_pauselen_tx_out_valid, -- pause_quanta_sink.valid
+ pause_quanta_sink_data => rxtx_timing_adapter_pauselen_tx_out_data, -- .data
+ pause_beat_src_valid => tx_eth_pause_beat_conversion_pause_beat_src_valid, -- pause_beat_src.valid
+ pause_beat_src_data => tx_eth_pause_beat_conversion_pause_beat_src_data -- .data
+ );
+
+ tx_eth_pause_ctrl_gen : component altera_eth_pause_ctrl_gen
+ generic map (
+ BITSPERSYMBOL => 8,
+ SYMBOLSPERBEAT => 8,
+ ERROR_WIDTH => 1
+ )
+ port map (
+ clk => tx_clk_clk, -- clock_reset.clk
+ reset => rst_controller_001_reset_out_reset, -- clock_reset_reset.reset
+ csr_address => tx_eth_pause_ctrl_gen_csr_translator_avalon_anti_slave_0_address, -- csr.address
+ csr_read => tx_eth_pause_ctrl_gen_csr_translator_avalon_anti_slave_0_read, -- .read
+ csr_readdata => tx_eth_pause_ctrl_gen_csr_translator_avalon_anti_slave_0_readdata, -- .readdata
+ csr_write => tx_eth_pause_ctrl_gen_csr_translator_avalon_anti_slave_0_write, -- .write
+ csr_writedata => tx_eth_pause_ctrl_gen_csr_translator_avalon_anti_slave_0_writedata, -- .writedata
+ pause_ctrl_sink_data => avalon_st_pause_data, -- pause_control.data
+ pause_source_sop => tx_eth_pause_ctrl_gen_pause_packet_startofpacket, -- pause_packet.startofpacket
+ pause_source_eop => tx_eth_pause_ctrl_gen_pause_packet_endofpacket, -- .endofpacket
+ pause_source_valid => tx_eth_pause_ctrl_gen_pause_packet_valid, -- .valid
+ pause_source_data => tx_eth_pause_ctrl_gen_pause_packet_data, -- .data
+ pause_source_empty => tx_eth_pause_ctrl_gen_pause_packet_empty, -- .empty
+ pause_source_error => tx_eth_pause_ctrl_gen_pause_packet_error, -- .error
+ pause_source_ready => tx_eth_pause_ctrl_gen_pause_packet_ready -- .ready
+ );
+
+ tx_st_pause_ctrl_error_adapter : component error_adapter_0001
+ port map (
+ clk => tx_clk_clk, -- clk.clk
+ reset_n => rst_controller_001_reset_out_reset_ports_inv, -- reset.reset_n
+ in_ready => tx_eth_pause_ctrl_gen_pause_packet_ready, -- in.ready
+ in_valid => tx_eth_pause_ctrl_gen_pause_packet_valid, -- .valid
+ in_data => tx_eth_pause_ctrl_gen_pause_packet_data, -- .data
+ in_error => tx_eth_pause_ctrl_gen_pause_packet_error, -- .error
+ in_startofpacket => tx_eth_pause_ctrl_gen_pause_packet_startofpacket, -- .startofpacket
+ in_endofpacket => tx_eth_pause_ctrl_gen_pause_packet_endofpacket, -- .endofpacket
+ in_empty => tx_eth_pause_ctrl_gen_pause_packet_empty, -- .empty
+ out_ready => tx_st_pause_ctrl_error_adapter_out_ready, -- out.ready
+ out_valid => tx_st_pause_ctrl_error_adapter_out_valid, -- .valid
+ out_data => tx_st_pause_ctrl_error_adapter_out_data, -- .data
+ out_error => tx_st_pause_ctrl_error_adapter_out_error, -- .error
+ out_startofpacket => tx_st_pause_ctrl_error_adapter_out_startofpacket, -- .startofpacket
+ out_endofpacket => tx_st_pause_ctrl_error_adapter_out_endofpacket, -- .endofpacket
+ out_empty => tx_st_pause_ctrl_error_adapter_out_empty -- .empty
+ );
+
+ tx_st_mux_flow_control_user_frame : component multiplexer_0001
+ port map (
+ clk => tx_clk_clk, -- clk.clk
+ reset_n => rst_controller_001_reset_out_reset_ports_inv, -- reset.reset_n
+ in0_valid => tx_eth_pkt_backpressure_control_avalon_st_source_data_valid, -- in0.valid
+ in0_ready => tx_eth_pkt_backpressure_control_avalon_st_source_data_ready, -- .ready
+ in0_data => tx_eth_pkt_backpressure_control_avalon_st_source_data_data, -- .data
+ in0_error => tx_eth_pkt_backpressure_control_avalon_st_source_data_error, -- .error
+ in0_startofpacket => tx_eth_pkt_backpressure_control_avalon_st_source_data_startofpacket, -- .startofpacket
+ in0_endofpacket => tx_eth_pkt_backpressure_control_avalon_st_source_data_endofpacket, -- .endofpacket
+ in0_empty => tx_eth_pkt_backpressure_control_avalon_st_source_data_empty, -- .empty
+ in1_valid => tx_st_pause_ctrl_error_adapter_out_valid, -- in1.valid
+ in1_ready => tx_st_pause_ctrl_error_adapter_out_ready, -- .ready
+ in1_data => tx_st_pause_ctrl_error_adapter_out_data, -- .data
+ in1_error => tx_st_pause_ctrl_error_adapter_out_error, -- .error
+ in1_startofpacket => tx_st_pause_ctrl_error_adapter_out_startofpacket, -- .startofpacket
+ in1_endofpacket => tx_st_pause_ctrl_error_adapter_out_endofpacket, -- .endofpacket
+ in1_empty => tx_st_pause_ctrl_error_adapter_out_empty, -- .empty
+ out_channel => open, -- out.channel
+ out_valid => tx_st_mux_flow_control_user_frame_out_valid, -- .valid
+ out_ready => tx_st_mux_flow_control_user_frame_out_ready, -- .ready
+ out_data => tx_st_mux_flow_control_user_frame_out_data, -- .data
+ out_error => tx_st_mux_flow_control_user_frame_out_error, -- .error
+ out_startofpacket => tx_st_mux_flow_control_user_frame_out_startofpacket, -- .startofpacket
+ out_endofpacket => tx_st_mux_flow_control_user_frame_out_endofpacket, -- .endofpacket
+ out_empty => tx_st_mux_flow_control_user_frame_out_empty -- .empty
+ );
+
+ tx_eth_address_inserter : component altera_eth_address_inserter
+ generic map (
+ BITSPERSYMBOL => 8,
+ SYMBOLSPERBEAT => 8,
+ ERROR_WIDTH => 2
+ )
+ port map (
+ clk => tx_clk_clk, -- clock_reset.clk
+ reset => rst_controller_001_reset_out_reset, -- clock_reset_reset.reset
+ csr_write => tx_eth_address_inserter_csr_translator_avalon_anti_slave_0_write, -- csr.write
+ csr_read => tx_eth_address_inserter_csr_translator_avalon_anti_slave_0_read, -- .read
+ csr_address => tx_eth_address_inserter_csr_translator_avalon_anti_slave_0_address, -- .address
+ csr_writedata => tx_eth_address_inserter_csr_translator_avalon_anti_slave_0_writedata, -- .writedata
+ csr_readdata => tx_eth_address_inserter_csr_translator_avalon_anti_slave_0_readdata, -- .readdata
+ data_sink_sop => tx_st_mux_flow_control_user_frame_out_startofpacket, -- avalon_streaming_sink.startofpacket
+ data_sink_eop => tx_st_mux_flow_control_user_frame_out_endofpacket, -- .endofpacket
+ data_sink_valid => tx_st_mux_flow_control_user_frame_out_valid, -- .valid
+ data_sink_ready => tx_st_mux_flow_control_user_frame_out_ready, -- .ready
+ data_sink_data => tx_st_mux_flow_control_user_frame_out_data, -- .data
+ data_sink_empty => tx_st_mux_flow_control_user_frame_out_empty, -- .empty
+ data_sink_error => tx_st_mux_flow_control_user_frame_out_error, -- .error
+ data_src_sop => tx_eth_address_inserter_avalon_streaming_source_startofpacket, -- avalon_streaming_source.startofpacket
+ data_src_eop => tx_eth_address_inserter_avalon_streaming_source_endofpacket, -- .endofpacket
+ data_src_valid => tx_eth_address_inserter_avalon_streaming_source_valid, -- .valid
+ data_src_ready => tx_eth_address_inserter_avalon_streaming_source_ready, -- .ready
+ data_src_data => tx_eth_address_inserter_avalon_streaming_source_data, -- .data
+ data_src_empty => tx_eth_address_inserter_avalon_streaming_source_empty, -- .empty
+ data_src_error => tx_eth_address_inserter_avalon_streaming_source_error -- .error
+ );
+
+ tx_eth_crc_inserter : component ip_stratixiv_mac_10g_tx_eth_crc_inserter
+ generic map (
+ BITSPERSYMBOL => 8,
+ SYMBOLSPERBEAT => 8,
+ ERROR_WIDTH => 2,
+ MODE_CHECKER_0_INSERTER_1 => 1
+ )
+ port map (
+ clk => tx_clk_clk, -- clock_reset.clk
+ reset => rst_controller_001_reset_out_reset, -- clock_reset_reset.reset
+ csr_write => tx_eth_crc_inserter_csr_translator_avalon_anti_slave_0_write, -- csr.write
+ csr_read => tx_eth_crc_inserter_csr_translator_avalon_anti_slave_0_read, -- .read
+ csr_address => tx_eth_crc_inserter_csr_translator_avalon_anti_slave_0_address, -- .address
+ csr_writedata => tx_eth_crc_inserter_csr_translator_avalon_anti_slave_0_writedata, -- .writedata
+ csr_readdata => tx_eth_crc_inserter_csr_translator_avalon_anti_slave_0_readdata, -- .readdata
+ data_sink_sop => tx_eth_address_inserter_avalon_streaming_source_startofpacket, -- avalon_streaming_sink.startofpacket
+ data_sink_eop => tx_eth_address_inserter_avalon_streaming_source_endofpacket, -- .endofpacket
+ data_sink_valid => tx_eth_address_inserter_avalon_streaming_source_valid, -- .valid
+ data_sink_ready => tx_eth_address_inserter_avalon_streaming_source_ready, -- .ready
+ data_sink_data => tx_eth_address_inserter_avalon_streaming_source_data, -- .data
+ data_sink_empty => tx_eth_address_inserter_avalon_streaming_source_empty, -- .empty
+ data_sink_error => tx_eth_address_inserter_avalon_streaming_source_error, -- .error
+ data_src_sop => tx_eth_crc_inserter_avalon_streaming_source_startofpacket, -- avalon_streaming_source.startofpacket
+ data_src_eop => tx_eth_crc_inserter_avalon_streaming_source_endofpacket, -- .endofpacket
+ data_src_valid => tx_eth_crc_inserter_avalon_streaming_source_valid, -- .valid
+ data_src_ready => tx_eth_crc_inserter_avalon_streaming_source_ready, -- .ready
+ data_src_data => tx_eth_crc_inserter_avalon_streaming_source_data, -- .data
+ data_src_empty => tx_eth_crc_inserter_avalon_streaming_source_empty, -- .empty
+ data_src_error => tx_eth_crc_inserter_avalon_streaming_source_error -- .error
+ );
+
+ tx_st_pipeline_stage_rs : component altera_avalon_st_pipeline_stage_0001
+ port map (
+ clk => tx_clk_clk, -- cr0.clk
+ reset => rst_controller_001_reset_out_reset, -- cr0_reset.reset
+ in_ready => tx_eth_crc_inserter_avalon_streaming_source_ready, -- sink0.ready
+ in_valid => tx_eth_crc_inserter_avalon_streaming_source_valid, -- .valid
+ in_startofpacket => tx_eth_crc_inserter_avalon_streaming_source_startofpacket, -- .startofpacket
+ in_endofpacket => tx_eth_crc_inserter_avalon_streaming_source_endofpacket, -- .endofpacket
+ in_empty => tx_eth_crc_inserter_avalon_streaming_source_empty, -- .empty
+ in_error => tx_eth_crc_inserter_avalon_streaming_source_error, -- .error
+ in_data => tx_eth_crc_inserter_avalon_streaming_source_data, -- .data
+ out_ready => tx_st_pipeline_stage_rs_source0_ready, -- source0.ready
+ out_valid => tx_st_pipeline_stage_rs_source0_valid, -- .valid
+ out_startofpacket => tx_st_pipeline_stage_rs_source0_startofpacket, -- .startofpacket
+ out_endofpacket => tx_st_pipeline_stage_rs_source0_endofpacket, -- .endofpacket
+ out_empty => tx_st_pipeline_stage_rs_source0_empty, -- .empty
+ out_error => tx_st_pipeline_stage_rs_source0_error, -- .error
+ out_data => tx_st_pipeline_stage_rs_source0_data -- .data
+ );
+
+ tx_st_splitter_1 : component altera_avalon_st_splitter_0001
+ port map (
+ clk => tx_clk_clk, -- clk.clk
+ in0_ready => tx_st_pipeline_stage_rs_source0_ready, -- in.ready
+ in0_valid => tx_st_pipeline_stage_rs_source0_valid, -- .valid
+ in0_startofpacket => tx_st_pipeline_stage_rs_source0_startofpacket, -- .startofpacket
+ in0_endofpacket => tx_st_pipeline_stage_rs_source0_endofpacket, -- .endofpacket
+ in0_empty => tx_st_pipeline_stage_rs_source0_empty, -- .empty
+ in0_error => tx_st_pipeline_stage_rs_source0_error, -- .error
+ in0_data => tx_st_pipeline_stage_rs_source0_data, -- .data
+ out0_ready => tx_st_splitter_1_out0_ready, -- out0.ready
+ out0_valid => tx_st_splitter_1_out0_valid, -- .valid
+ out0_startofpacket => tx_st_splitter_1_out0_startofpacket, -- .startofpacket
+ out0_endofpacket => tx_st_splitter_1_out0_endofpacket, -- .endofpacket
+ out0_empty => tx_st_splitter_1_out0_empty, -- .empty
+ out0_error => tx_st_splitter_1_out0_error, -- .error
+ out0_data => tx_st_splitter_1_out0_data, -- .data
+ out1_ready => tx_st_splitter_1_out1_ready, -- out1.ready
+ out1_valid => tx_st_splitter_1_out1_valid, -- .valid
+ out1_startofpacket => tx_st_splitter_1_out1_startofpacket, -- .startofpacket
+ out1_endofpacket => tx_st_splitter_1_out1_endofpacket, -- .endofpacket
+ out1_empty => tx_st_splitter_1_out1_empty, -- .empty
+ out1_error => tx_st_splitter_1_out1_error, -- .error
+ out1_data => tx_st_splitter_1_out1_data -- .data
+ );
+
+ tx_st_timing_adapter_frame_decoder : component timing_adapter_0001
+ port map (
+ clk => tx_clk_clk, -- clk.clk
+ reset_n => rst_controller_001_reset_out_reset_ports_inv, -- reset.reset_n
+ in_ready => tx_st_splitter_1_out0_ready, -- in.ready
+ in_valid => tx_st_splitter_1_out0_valid, -- .valid
+ in_data => tx_st_splitter_1_out0_data, -- .data
+ in_error => tx_st_splitter_1_out0_error, -- .error
+ in_startofpacket => tx_st_splitter_1_out0_startofpacket, -- .startofpacket
+ in_endofpacket => tx_st_splitter_1_out0_endofpacket, -- .endofpacket
+ in_empty => tx_st_splitter_1_out0_empty, -- .empty
+ out_valid => tx_st_timing_adapter_frame_decoder_out_valid, -- out.valid
+ out_data => tx_st_timing_adapter_frame_decoder_out_data, -- .data
+ out_error => tx_st_timing_adapter_frame_decoder_out_error, -- .error
+ out_startofpacket => tx_st_timing_adapter_frame_decoder_out_startofpacket, -- .startofpacket
+ out_endofpacket => tx_st_timing_adapter_frame_decoder_out_endofpacket, -- .endofpacket
+ out_empty => tx_st_timing_adapter_frame_decoder_out_empty -- .empty
+ );
+
+ tx_eth_frame_decoder : component ip_stratixiv_mac_10g_tx_eth_frame_decoder
+ generic map (
+ BITSPERSYMBOL => 8,
+ SYMBOLSPERBEAT => 8,
+ ERROR_WIDTH => 3,
+ ENABLE_SUPP_ADDR => 0,
+ ENABLE_PFC => 0,
+ PFC_PRIORITY_NUM => 8
+ )
+ port map (
+ clk => tx_clk_clk, -- clock_reset.clk
+ reset => rst_controller_001_reset_out_reset, -- clock_reset_reset.reset
+ csr_readdata => tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_anti_slave_0_readdata, -- avalom_mm_csr.readdata
+ csr_write => tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_anti_slave_0_write, -- .write
+ csr_read => tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_anti_slave_0_read, -- .read
+ csr_address => tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_anti_slave_0_address, -- .address
+ csr_writedata => tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_anti_slave_0_writedata, -- .writedata
+ data_sink_sop => tx_st_timing_adapter_frame_decoder_out_startofpacket, -- avalon_st_data_sink.startofpacket
+ data_sink_eop => tx_st_timing_adapter_frame_decoder_out_endofpacket, -- .endofpacket
+ data_sink_valid => tx_st_timing_adapter_frame_decoder_out_valid, -- .valid
+ data_sink_data => tx_st_timing_adapter_frame_decoder_out_data, -- .data
+ data_sink_empty => tx_st_timing_adapter_frame_decoder_out_empty, -- .empty
+ data_sink_error => tx_st_timing_adapter_frame_decoder_out_error, -- .error
+ rxstatus_src_valid => tx_eth_frame_decoder_avalon_st_rxstatus_src_valid, -- avalon_st_rxstatus_src.valid
+ rxstatus_src_data => tx_eth_frame_decoder_avalon_st_rxstatus_src_data, -- .data
+ rxstatus_src_error => tx_eth_frame_decoder_avalon_st_rxstatus_src_error, -- .error
+ data_sink_ready => open, -- (terminated)
+ data_src_sop => open, -- (terminated)
+ data_src_eop => open, -- (terminated)
+ data_src_valid => open, -- (terminated)
+ data_src_ready => '1', -- (terminated)
+ data_src_data => open, -- (terminated)
+ data_src_empty => open, -- (terminated)
+ data_src_error => open, -- (terminated)
+ pauselen_src_valid => open, -- (terminated)
+ pauselen_src_data => open, -- (terminated)
+ pfc_pause_quanta_src_valid => open, -- (terminated)
+ pfc_pause_quanta_src_data => open, -- (terminated)
+ pfc_status_src_valid => open, -- (terminated)
+ pfc_status_src_data => open, -- (terminated)
+ pktinfo_src_valid => open, -- (terminated)
+ pktinfo_src_data => open -- (terminated)
+ );
+
+ tx_st_error_adapter_stat : component error_adapter_0002
+ port map (
+ clk => tx_clk_clk, -- clk.clk
+ reset_n => rst_controller_001_reset_out_reset_ports_inv, -- reset.reset_n
+ in_valid => tx_eth_frame_decoder_avalon_st_rxstatus_src_valid, -- in.valid
+ in_data => tx_eth_frame_decoder_avalon_st_rxstatus_src_data, -- .data
+ in_error => tx_eth_frame_decoder_avalon_st_rxstatus_src_error, -- .error
+ out_valid => tx_st_error_adapter_stat_out_valid, -- out.valid
+ out_data => tx_st_error_adapter_stat_out_data, -- .data
+ out_error => tx_st_error_adapter_stat_out_error -- .error
+ );
+
+ tx_st_timing_adapter_splitter_status_in : component timing_adapter_0002
+ port map (
+ clk => tx_clk_clk, -- clk.clk
+ reset_n => rst_controller_001_reset_out_reset_ports_inv, -- reset.reset_n
+ in_valid => tx_st_error_adapter_stat_out_valid, -- in.valid
+ in_data => tx_st_error_adapter_stat_out_data, -- .data
+ in_error => tx_st_error_adapter_stat_out_error, -- .error
+ out_valid => tx_st_timing_adapter_splitter_status_in_out_valid, -- out.valid
+ out_data => tx_st_timing_adapter_splitter_status_in_out_data, -- .data
+ out_error => tx_st_timing_adapter_splitter_status_in_out_error, -- .error
+ out_ready => tx_st_timing_adapter_splitter_status_in_out_ready -- .ready
+ );
+
+ tx_st_timing_adapter_splitter_status_output : component timing_adapter_0003
+ port map (
+ clk => tx_clk_clk, -- clk.clk
+ reset_n => rst_controller_001_reset_out_reset_ports_inv, -- reset.reset_n
+ in_ready => tx_st_status_splitter_out1_ready, -- in.ready
+ in_valid => tx_st_status_splitter_out1_valid, -- .valid
+ in_data => tx_st_status_splitter_out1_data, -- .data
+ in_error => tx_st_status_splitter_out1_error, -- .error
+ out_valid => avalon_st_txstatus_valid, -- out.valid
+ out_data => avalon_st_txstatus_data, -- .data
+ out_error => avalon_st_txstatus_error -- .error
+ );
+
+ tx_st_status_splitter : component altera_avalon_st_splitter_0002
+ port map (
+ clk => tx_clk_clk, -- clk.clk
+ in0_ready => tx_st_timing_adapter_splitter_status_in_out_ready, -- in.ready
+ in0_valid => tx_st_timing_adapter_splitter_status_in_out_valid, -- .valid
+ in0_error => tx_st_timing_adapter_splitter_status_in_out_error, -- .error
+ in0_data => tx_st_timing_adapter_splitter_status_in_out_data, -- .data
+ out0_ready => tx_st_status_splitter_out0_ready, -- out0.ready
+ out0_valid => tx_st_status_splitter_out0_valid, -- .valid
+ out0_error => tx_st_status_splitter_out0_error, -- .error
+ out0_data => tx_st_status_splitter_out0_data, -- .data
+ out1_ready => tx_st_status_splitter_out1_ready, -- out1.ready
+ out1_valid => tx_st_status_splitter_out1_valid, -- .valid
+ out1_error => tx_st_status_splitter_out1_error, -- .error
+ out1_data => tx_st_status_splitter_out1_data -- .data
+ );
+
+ tx_st_timing_adapter_splitter_status_statistics : component timing_adapter_0003
+ port map (
+ clk => tx_clk_clk, -- clk.clk
+ reset_n => rst_controller_001_reset_out_reset_ports_inv, -- reset.reset_n
+ in_ready => tx_st_status_splitter_out0_ready, -- in.ready
+ in_valid => tx_st_status_splitter_out0_valid, -- .valid
+ in_data => tx_st_status_splitter_out0_data, -- .data
+ in_error => tx_st_status_splitter_out0_error, -- .error
+ out_valid => tx_st_timing_adapter_splitter_status_statistics_out_valid, -- out.valid
+ out_data => tx_st_timing_adapter_splitter_status_statistics_out_data, -- .data
+ out_error => tx_st_timing_adapter_splitter_status_statistics_out_error -- .error
+ );
+
+ tx_eth_statistics_collector : component altera_eth_10gmem_statistics_collector
+ generic map (
+ ENABLE_PFC => 0
+ )
+ port map (
+ clk => tx_clk_clk, -- clock_reset.clk
+ reset => rst_controller_001_reset_out_reset, -- clock_reset_reset.reset
+ csr_read => tx_eth_statistics_collector_csr_translator_avalon_anti_slave_0_read, -- csr.read
+ csr_address => tx_eth_statistics_collector_csr_translator_avalon_anti_slave_0_address, -- .address
+ csr_readdata => tx_eth_statistics_collector_csr_translator_avalon_anti_slave_0_readdata, -- .readdata
+ csr_write => tx_eth_statistics_collector_csr_translator_avalon_anti_slave_0_write, -- .write
+ csr_writedata => tx_eth_statistics_collector_csr_translator_avalon_anti_slave_0_writedata, -- .writedata
+ stat_sink_valid => tx_st_timing_adapter_splitter_status_statistics_out_valid, -- avalon_st_sink_data.valid
+ stat_sink_data => tx_st_timing_adapter_splitter_status_statistics_out_data, -- .data
+ stat_sink_error => tx_st_timing_adapter_splitter_status_statistics_out_error -- .error
+ );
+
+ tx_eth_packet_formatter : component altera_eth_packet_formatter
+ generic map (
+ ERROR_WIDTH => 3
+ )
+ port map (
+ clk => tx_clk_clk, -- clk.clk
+ reset => rst_controller_001_reset_out_reset, -- clk_reset.reset
+ data_sink_data => tx_st_splitter_1_out1_data, -- data_sink.data
+ data_sink_sop => tx_st_splitter_1_out1_startofpacket, -- .startofpacket
+ data_sink_eop => tx_st_splitter_1_out1_endofpacket, -- .endofpacket
+ data_sink_empty => tx_st_splitter_1_out1_empty, -- .empty
+ data_sink_error => tx_st_splitter_1_out1_error, -- .error
+ data_sink_valid => tx_st_splitter_1_out1_valid, -- .valid
+ data_sink_ready => tx_st_splitter_1_out1_ready, -- .ready
+ data_src_data => tx_eth_packet_formatter_data_src_data, -- data_src.data
+ data_src_sop => tx_eth_packet_formatter_data_src_startofpacket, -- .startofpacket
+ data_src_eop => tx_eth_packet_formatter_data_src_endofpacket, -- .endofpacket
+ data_src_empty => tx_eth_packet_formatter_data_src_empty, -- .empty
+ data_src_valid => tx_eth_packet_formatter_data_src_valid, -- .valid
+ data_src_ready => tx_eth_packet_formatter_data_src_ready, -- .ready
+ data_sink_data_preamble => "0000000000000000000000000000000000000000000000000000000000000000", -- (terminated)
+ data_sink_valid_preamble => '0', -- (terminated)
+ data_sink_ready_preamble => open -- (terminated)
+ );
+
+ tx_eth_xgmii_termination : component altera_eth_xgmii_termination
+ port map (
+ clk => tx_clk_clk, -- clock_reset.clk
+ reset => rst_controller_001_reset_out_reset, -- clock_reset_reset.reset
+ xgmii_src_data => tx_eth_xgmii_termination_avalon_streaming_source_data, -- avalon_streaming_source.data
+ data_sink_sop => tx_eth_packet_formatter_data_src_startofpacket, -- avalon_streaming_sink.startofpacket
+ data_sink_eop => tx_eth_packet_formatter_data_src_endofpacket, -- .endofpacket
+ data_sink_valid => tx_eth_packet_formatter_data_src_valid, -- .valid
+ data_sink_data => tx_eth_packet_formatter_data_src_data, -- .data
+ data_sink_empty => tx_eth_packet_formatter_data_src_empty, -- .empty
+ data_sink_ready => tx_eth_packet_formatter_data_src_ready -- .ready
+ );
+
+ tx_eth_link_fault_generation : component altera_eth_link_fault_generation
+ port map (
+ clk => tx_clk_clk, -- clk.clk
+ reset => rst_controller_001_reset_out_reset, -- clk_reset.reset
+ mii_sink_data => tx_eth_xgmii_termination_avalon_streaming_source_data, -- mii_sink.data
+ mii_src_data => xgmii_tx_data, -- mii_src.data
+ link_fault_sink_data => rxtx_timing_adapter_link_fault_status_tx_out_data -- link_fault_sink.data
+ );
+
+ rx_bridge : component altera_avalon_mm_bridge_0001
+ port map (
+ clk => rx_clk_clk, -- clk.clk
+ reset => rst_controller_002_reset_out_reset, -- reset.reset
+ s0_waitrequest => rx_bridge_s0_translator_avalon_anti_slave_0_waitrequest, -- s0.waitrequest
+ s0_readdata => rx_bridge_s0_translator_avalon_anti_slave_0_readdata, -- .readdata
+ s0_readdatavalid => rx_bridge_s0_translator_avalon_anti_slave_0_readdatavalid, -- .readdatavalid
+ s0_burstcount(0) => rx_bridge_s0_translator_avalon_anti_slave_0_burstcount, -- .burstcount
+ s0_writedata => rx_bridge_s0_translator_avalon_anti_slave_0_writedata, -- .writedata
+ s0_address => rx_bridge_s0_translator_avalon_anti_slave_0_address, -- .address
+ s0_write => rx_bridge_s0_translator_avalon_anti_slave_0_write, -- .write
+ s0_read => rx_bridge_s0_translator_avalon_anti_slave_0_read, -- .read
+ s0_byteenable => rx_bridge_s0_translator_avalon_anti_slave_0_byteenable, -- .byteenable
+ s0_debugaccess => rx_bridge_s0_translator_avalon_anti_slave_0_debugaccess, -- .debugaccess
+ m0_waitrequest => rx_bridge_m0_waitrequest, -- m0.waitrequest
+ m0_readdata => rx_bridge_m0_readdata, -- .readdata
+ m0_readdatavalid => rx_bridge_m0_readdatavalid, -- .readdatavalid
+ m0_burstcount => rx_bridge_m0_burstcount, -- .burstcount
+ m0_writedata => rx_bridge_m0_writedata, -- .writedata
+ m0_address => rx_bridge_m0_address, -- .address
+ m0_write => rx_bridge_m0_write, -- .write
+ m0_read => rx_bridge_m0_read, -- .read
+ m0_byteenable => rx_bridge_m0_byteenable, -- .byteenable
+ m0_debugaccess => rx_bridge_m0_debugaccess -- .debugaccess
+ );
+
+ rx_st_timing_adapter_interface_conversion : component timing_adapter_0004
+ port map (
+ clk => rx_clk_clk, -- clk.clk
+ reset_n => rst_controller_002_reset_out_reset_ports_inv, -- reset.reset_n
+ in_data => xgmii_rx_data, -- in.data
+ out_data => rx_st_timing_adapter_interface_conversion_out_data, -- out.data
+ out_ready => rx_st_timing_adapter_interface_conversion_out_ready, -- .ready
+ out_valid => rx_st_timing_adapter_interface_conversion_out_valid -- .valid
+ );
+
+ rx_st_splitter_xgmii : component altera_avalon_st_splitter_0003
+ port map (
+ clk => rx_clk_clk, -- clk.clk
+ in0_ready => rx_st_timing_adapter_interface_conversion_out_ready, -- in.ready
+ in0_valid => rx_st_timing_adapter_interface_conversion_out_valid, -- .valid
+ in0_data => rx_st_timing_adapter_interface_conversion_out_data, -- .data
+ out0_ready => rx_st_splitter_xgmii_out0_ready, -- out0.ready
+ out0_valid => rx_st_splitter_xgmii_out0_valid, -- .valid
+ out0_data => rx_st_splitter_xgmii_out0_data, -- .data
+ out1_ready => rx_st_splitter_xgmii_out1_ready, -- out1.ready
+ out1_valid => rx_st_splitter_xgmii_out1_valid, -- .valid
+ out1_data => rx_st_splitter_xgmii_out1_data -- .data
+ );
+
+ rx_st_timing_adapter_lane_decoder : component timing_adapter_0005
+ port map (
+ clk => rx_clk_clk, -- clk.clk
+ reset_n => rst_controller_002_reset_out_reset_ports_inv, -- reset.reset_n
+ in_ready => rx_st_splitter_xgmii_out0_ready, -- in.ready
+ in_valid => rx_st_splitter_xgmii_out0_valid, -- .valid
+ in_data => rx_st_splitter_xgmii_out0_data, -- .data
+ out_data => rx_st_timing_adapter_lane_decoder_out_data -- out.data
+ );
+
+ rx_st_timing_adapter_link_fault_detection : component timing_adapter_0005
+ port map (
+ clk => rx_clk_clk, -- clk.clk
+ reset_n => rst_controller_002_reset_out_reset_ports_inv, -- reset.reset_n
+ in_ready => rx_st_splitter_xgmii_out1_ready, -- in.ready
+ in_valid => rx_st_splitter_xgmii_out1_valid, -- .valid
+ in_data => rx_st_splitter_xgmii_out1_data, -- .data
+ out_data => rx_st_timing_adapter_link_fault_detection_out_data -- out.data
+ );
+
+ rx_eth_link_fault_detection : component altera_eth_link_fault_detection
+ port map (
+ clk => rx_clk_clk, -- clk.clk
+ reset => rst_controller_002_reset_out_reset, -- clk_reset.reset
+ mii_sink_data => rx_st_timing_adapter_link_fault_detection_out_data, -- mii_sink.data
+ link_fault_src_data => rx_eth_link_fault_detection_link_fault_src_data -- link_fault_src.data
+ );
+
+ rx_eth_lane_decoder : component altera_eth_lane_decoder
+ port map (
+ clk => rx_clk_clk, -- clock_reset.clk
+ reset => rst_controller_002_reset_out_reset, -- clock_reset_reset.reset
+ xgmii_sink_data => rx_st_timing_adapter_lane_decoder_out_data, -- avalon_streaming_sink.data
+ rxdata_src_eop => rx_eth_lane_decoder_avalon_streaming_source_endofpacket, -- avalon_streaming_source.endofpacket
+ rxdata_src_sop => rx_eth_lane_decoder_avalon_streaming_source_startofpacket, -- .startofpacket
+ rxdata_src_valid => rx_eth_lane_decoder_avalon_streaming_source_valid, -- .valid
+ rxdata_src_data => rx_eth_lane_decoder_avalon_streaming_source_data, -- .data
+ rxdata_src_empty => rx_eth_lane_decoder_avalon_streaming_source_empty, -- .empty
+ rxdata_src_error => rx_eth_lane_decoder_avalon_streaming_source_error, -- .error
+ csr_read => rx_eth_lane_decoder_csr_translator_avalon_anti_slave_0_read, -- csr.read
+ csr_write => rx_eth_lane_decoder_csr_translator_avalon_anti_slave_0_write, -- .write
+ csr_address => rx_eth_lane_decoder_csr_translator_avalon_anti_slave_0_address, -- .address
+ csr_writedata => rx_eth_lane_decoder_csr_translator_avalon_anti_slave_0_writedata, -- .writedata
+ csr_readdata => rx_eth_lane_decoder_csr_translator_avalon_anti_slave_0_readdata, -- .readdata
+ preamble_valid => open, -- (terminated)
+ preamble_bytes => open -- (terminated)
+ );
+
+ rx_eth_pkt_backpressure_control : component ip_stratixiv_mac_10g_rx_eth_pkt_backpressure_control
+ generic map (
+ BITSPERSYMBOL => 8,
+ SYMBOLSPERBEAT => 8,
+ ERROR_WIDTH => 1,
+ USE_READY => 0
+ )
+ port map (
+ clk => rx_clk_clk, -- clock_reset.clk
+ reset => rst_controller_002_reset_out_reset, -- clock_reset_reset.reset
+ csr_write => rx_eth_pkt_backpressure_control_csr_translator_avalon_anti_slave_0_write, -- csr.write
+ csr_read => rx_eth_pkt_backpressure_control_csr_translator_avalon_anti_slave_0_read, -- .read
+ csr_address(0) => rx_eth_pkt_backpressure_control_csr_translator_avalon_anti_slave_0_address, -- .address
+ csr_writedata => rx_eth_pkt_backpressure_control_csr_translator_avalon_anti_slave_0_writedata, -- .writedata
+ csr_readdata => rx_eth_pkt_backpressure_control_csr_translator_avalon_anti_slave_0_readdata, -- .readdata
+ data_src_sop => rx_eth_pkt_backpressure_control_avalon_st_source_data_startofpacket, -- avalon_st_source_data.startofpacket
+ data_src_eop => rx_eth_pkt_backpressure_control_avalon_st_source_data_endofpacket, -- .endofpacket
+ data_src_valid => rx_eth_pkt_backpressure_control_avalon_st_source_data_valid, -- .valid
+ data_src_data => rx_eth_pkt_backpressure_control_avalon_st_source_data_data, -- .data
+ data_src_empty => rx_eth_pkt_backpressure_control_avalon_st_source_data_empty, -- .empty
+ data_src_error => rx_eth_pkt_backpressure_control_avalon_st_source_data_error, -- .error
+ data_sink_sop => rx_eth_lane_decoder_avalon_streaming_source_startofpacket, -- avalon_st_sink_data.startofpacket
+ data_sink_eop => rx_eth_lane_decoder_avalon_streaming_source_endofpacket, -- .endofpacket
+ data_sink_valid => rx_eth_lane_decoder_avalon_streaming_source_valid, -- .valid
+ data_sink_data => rx_eth_lane_decoder_avalon_streaming_source_data, -- .data
+ data_sink_empty => rx_eth_lane_decoder_avalon_streaming_source_empty, -- .empty
+ data_sink_error => rx_eth_lane_decoder_avalon_streaming_source_error, -- .error
+ data_src_ready => '1', -- (terminated)
+ data_sink_ready => open, -- (terminated)
+ pausebeats_sink_valid => '0', -- (terminated)
+ pausebeats_sink_data => "00000000000000000000000000000000" -- (terminated)
+ );
+
+ rx_st_timing_adapter_frame_status_in : component timing_adapter_0006
+ port map (
+ clk => rx_clk_clk, -- clk.clk
+ reset_n => rst_controller_002_reset_out_reset_ports_inv, -- reset.reset_n
+ in_valid => rx_eth_pkt_backpressure_control_avalon_st_source_data_valid, -- in.valid
+ in_data => rx_eth_pkt_backpressure_control_avalon_st_source_data_data, -- .data
+ in_error => rx_eth_pkt_backpressure_control_avalon_st_source_data_error(0), -- .error
+ in_startofpacket => rx_eth_pkt_backpressure_control_avalon_st_source_data_startofpacket, -- .startofpacket
+ in_endofpacket => rx_eth_pkt_backpressure_control_avalon_st_source_data_endofpacket, -- .endofpacket
+ in_empty => rx_eth_pkt_backpressure_control_avalon_st_source_data_empty, -- .empty
+ out_valid => rx_st_timing_adapter_frame_status_in_out_valid, -- out.valid
+ out_data => rx_st_timing_adapter_frame_status_in_out_data, -- .data
+ out_error => rx_st_timing_adapter_frame_status_in_out_error, -- .error
+ out_startofpacket => rx_st_timing_adapter_frame_status_in_out_startofpacket, -- .startofpacket
+ out_endofpacket => rx_st_timing_adapter_frame_status_in_out_endofpacket, -- .endofpacket
+ out_empty => rx_st_timing_adapter_frame_status_in_out_empty, -- .empty
+ out_ready => rx_st_timing_adapter_frame_status_in_out_ready -- .ready
+ );
+
+ rx_st_frame_status_splitter : component altera_avalon_st_splitter_0004
+ port map (
+ clk => rx_clk_clk, -- clk.clk
+ in0_ready => rx_st_timing_adapter_frame_status_in_out_ready, -- in.ready
+ in0_valid => rx_st_timing_adapter_frame_status_in_out_valid, -- .valid
+ in0_startofpacket => rx_st_timing_adapter_frame_status_in_out_startofpacket, -- .startofpacket
+ in0_endofpacket => rx_st_timing_adapter_frame_status_in_out_endofpacket, -- .endofpacket
+ in0_empty => rx_st_timing_adapter_frame_status_in_out_empty, -- .empty
+ in0_error => rx_st_timing_adapter_frame_status_in_out_error, -- .error
+ in0_data => rx_st_timing_adapter_frame_status_in_out_data, -- .data
+ out0_ready => rx_st_frame_status_splitter_out0_ready, -- out0.ready
+ out0_valid => rx_st_frame_status_splitter_out0_valid, -- .valid
+ out0_startofpacket => rx_st_frame_status_splitter_out0_startofpacket, -- .startofpacket
+ out0_endofpacket => rx_st_frame_status_splitter_out0_endofpacket, -- .endofpacket
+ out0_empty => rx_st_frame_status_splitter_out0_empty, -- .empty
+ out0_error => rx_st_frame_status_splitter_out0_error, -- .error
+ out0_data => rx_st_frame_status_splitter_out0_data, -- .data
+ out1_ready => rx_st_frame_status_splitter_out1_ready, -- out1.ready
+ out1_valid => rx_st_frame_status_splitter_out1_valid, -- .valid
+ out1_startofpacket => rx_st_frame_status_splitter_out1_startofpacket, -- .startofpacket
+ out1_endofpacket => rx_st_frame_status_splitter_out1_endofpacket, -- .endofpacket
+ out1_empty => rx_st_frame_status_splitter_out1_empty, -- .empty
+ out1_error => rx_st_frame_status_splitter_out1_error, -- .error
+ out1_data => rx_st_frame_status_splitter_out1_data -- .data
+ );
+
+ rx_eth_frame_decoder : component ip_stratixiv_mac_10g_rx_eth_frame_decoder
+ generic map (
+ BITSPERSYMBOL => 8,
+ SYMBOLSPERBEAT => 8,
+ ERROR_WIDTH => 1,
+ ENABLE_SUPP_ADDR => 1,
+ ENABLE_PFC => 0,
+ PFC_PRIORITY_NUM => 8
+ )
+ port map (
+ clk => rx_clk_clk, -- clock_reset.clk
+ reset => rst_controller_002_reset_out_reset, -- clock_reset_reset.reset
+ csr_readdata => rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_anti_slave_0_readdata, -- avalom_mm_csr.readdata
+ csr_write => rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_anti_slave_0_write, -- .write
+ csr_read => rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_anti_slave_0_read, -- .read
+ csr_address => rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_anti_slave_0_address, -- .address
+ csr_writedata => rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_anti_slave_0_writedata, -- .writedata
+ data_sink_sop => rx_timing_adapter_frame_status_out_frame_decoder_out_startofpacket, -- avalon_st_data_sink.startofpacket
+ data_sink_eop => rx_timing_adapter_frame_status_out_frame_decoder_out_endofpacket, -- .endofpacket
+ data_sink_valid => rx_timing_adapter_frame_status_out_frame_decoder_out_valid, -- .valid
+ data_sink_data => rx_timing_adapter_frame_status_out_frame_decoder_out_data, -- .data
+ data_sink_empty => rx_timing_adapter_frame_status_out_frame_decoder_out_empty, -- .empty
+ data_sink_error(0) => rx_timing_adapter_frame_status_out_frame_decoder_out_error, -- .error
+ data_src_sop => rx_eth_frame_decoder_avalon_st_data_src_startofpacket, -- avalon_st_data_src.startofpacket
+ data_src_eop => rx_eth_frame_decoder_avalon_st_data_src_endofpacket, -- .endofpacket
+ data_src_valid => rx_eth_frame_decoder_avalon_st_data_src_valid, -- .valid
+ data_src_data => rx_eth_frame_decoder_avalon_st_data_src_data, -- .data
+ data_src_empty => rx_eth_frame_decoder_avalon_st_data_src_empty, -- .empty
+ data_src_error => rx_eth_frame_decoder_avalon_st_data_src_error, -- .error
+ pauselen_src_valid => rx_eth_frame_decoder_avalon_st_pauselen_src_valid, -- avalon_st_pauselen_src.valid
+ pauselen_src_data => rx_eth_frame_decoder_avalon_st_pauselen_src_data, -- .data
+ rxstatus_src_valid => rx_eth_frame_decoder_avalon_st_rxstatus_src_valid, -- avalon_st_rxstatus_src.valid
+ rxstatus_src_data => rx_eth_frame_decoder_avalon_st_rxstatus_src_data, -- .data
+ rxstatus_src_error => rx_eth_frame_decoder_avalon_st_rxstatus_src_error, -- .error
+ pktinfo_src_valid => rx_eth_frame_decoder_avalon_st_pktinfo_src_valid, -- avalon_st_pktinfo_src.valid
+ pktinfo_src_data => rx_eth_frame_decoder_avalon_st_pktinfo_src_data, -- .data
+ data_sink_ready => open, -- (terminated)
+ data_src_ready => '1', -- (terminated)
+ pfc_pause_quanta_src_valid => open, -- (terminated)
+ pfc_pause_quanta_src_data => open, -- (terminated)
+ pfc_status_src_valid => open, -- (terminated)
+ pfc_status_src_data => open -- (terminated)
+ );
+
+ rx_eth_crc_checker : component ip_stratixiv_mac_10g_rx_eth_crc_checker
+ generic map (
+ BITSPERSYMBOL => 8,
+ SYMBOLSPERBEAT => 8,
+ ERROR_WIDTH => 1,
+ MODE_CHECKER_0_INSERTER_1 => 0
+ )
+ port map (
+ clk => rx_clk_clk, -- clock_reset.clk
+ reset => rst_controller_002_reset_out_reset, -- clock_reset_reset.reset
+ csr_write => rx_eth_crc_checker_csr_translator_avalon_anti_slave_0_write, -- csr.write
+ csr_read => rx_eth_crc_checker_csr_translator_avalon_anti_slave_0_read, -- .read
+ csr_address => rx_eth_crc_checker_csr_translator_avalon_anti_slave_0_address, -- .address
+ csr_writedata => rx_eth_crc_checker_csr_translator_avalon_anti_slave_0_writedata, -- .writedata
+ csr_readdata => rx_eth_crc_checker_csr_translator_avalon_anti_slave_0_readdata, -- .readdata
+ data_sink_sop => rx_timing_adapter_frame_status_out_crc_checker_out_startofpacket, -- avalon_streaming_sink.startofpacket
+ data_sink_eop => rx_timing_adapter_frame_status_out_crc_checker_out_endofpacket, -- .endofpacket
+ data_sink_valid => rx_timing_adapter_frame_status_out_crc_checker_out_valid, -- .valid
+ data_sink_data => rx_timing_adapter_frame_status_out_crc_checker_out_data, -- .data
+ data_sink_empty => rx_timing_adapter_frame_status_out_crc_checker_out_empty, -- .empty
+ data_sink_error(0) => rx_timing_adapter_frame_status_out_crc_checker_out_error, -- .error
+ data_src_sop => rx_eth_crc_checker_avalon_streaming_source_startofpacket, -- avalon_streaming_source.startofpacket
+ data_src_eop => rx_eth_crc_checker_avalon_streaming_source_endofpacket, -- .endofpacket
+ data_src_valid => rx_eth_crc_checker_avalon_streaming_source_valid, -- .valid
+ data_src_data => rx_eth_crc_checker_avalon_streaming_source_data, -- .data
+ data_src_empty => rx_eth_crc_checker_avalon_streaming_source_empty, -- .empty
+ data_src_error => rx_eth_crc_checker_avalon_streaming_source_error, -- .error
+ data_sink_ready => open, -- (terminated)
+ data_src_ready => '1' -- (terminated)
+ );
+
+ rx_timing_adapter_frame_status_out_frame_decoder : component timing_adapter_0007
+ port map (
+ clk => rx_clk_clk, -- clk.clk
+ reset_n => rst_controller_002_reset_out_reset_ports_inv, -- reset.reset_n
+ in_ready => rx_st_frame_status_splitter_out0_ready, -- in.ready
+ in_valid => rx_st_frame_status_splitter_out0_valid, -- .valid
+ in_data => rx_st_frame_status_splitter_out0_data, -- .data
+ in_error => rx_st_frame_status_splitter_out0_error, -- .error
+ in_startofpacket => rx_st_frame_status_splitter_out0_startofpacket, -- .startofpacket
+ in_endofpacket => rx_st_frame_status_splitter_out0_endofpacket, -- .endofpacket
+ in_empty => rx_st_frame_status_splitter_out0_empty, -- .empty
+ out_valid => rx_timing_adapter_frame_status_out_frame_decoder_out_valid, -- out.valid
+ out_data => rx_timing_adapter_frame_status_out_frame_decoder_out_data, -- .data
+ out_error => rx_timing_adapter_frame_status_out_frame_decoder_out_error, -- .error
+ out_startofpacket => rx_timing_adapter_frame_status_out_frame_decoder_out_startofpacket, -- .startofpacket
+ out_endofpacket => rx_timing_adapter_frame_status_out_frame_decoder_out_endofpacket, -- .endofpacket
+ out_empty => rx_timing_adapter_frame_status_out_frame_decoder_out_empty -- .empty
+ );
+
+ rx_timing_adapter_frame_status_out_crc_checker : component timing_adapter_0007
+ port map (
+ clk => rx_clk_clk, -- clk.clk
+ reset_n => rst_controller_002_reset_out_reset_ports_inv, -- reset.reset_n
+ in_ready => rx_st_frame_status_splitter_out1_ready, -- in.ready
+ in_valid => rx_st_frame_status_splitter_out1_valid, -- .valid
+ in_data => rx_st_frame_status_splitter_out1_data, -- .data
+ in_error => rx_st_frame_status_splitter_out1_error, -- .error
+ in_startofpacket => rx_st_frame_status_splitter_out1_startofpacket, -- .startofpacket
+ in_endofpacket => rx_st_frame_status_splitter_out1_endofpacket, -- .endofpacket
+ in_empty => rx_st_frame_status_splitter_out1_empty, -- .empty
+ out_valid => rx_timing_adapter_frame_status_out_crc_checker_out_valid, -- out.valid
+ out_data => rx_timing_adapter_frame_status_out_crc_checker_out_data, -- .data
+ out_error => rx_timing_adapter_frame_status_out_crc_checker_out_error, -- .error
+ out_startofpacket => rx_timing_adapter_frame_status_out_crc_checker_out_startofpacket, -- .startofpacket
+ out_endofpacket => rx_timing_adapter_frame_status_out_crc_checker_out_endofpacket, -- .endofpacket
+ out_empty => rx_timing_adapter_frame_status_out_crc_checker_out_empty -- .empty
+ );
+
+ rx_eth_frame_status_merger : component altera_eth_frame_status_merger
+ port map (
+ clk => rx_clk_clk, -- clock_reset.clk
+ reset => rst_controller_002_reset_out_reset, -- clock_reset_reset.reset
+ frame_decoder_data_sink_sop => rx_eth_frame_decoder_avalon_st_data_src_startofpacket, -- frame_decoder_data_sink.startofpacket
+ frame_decoder_data_sink_eop => rx_eth_frame_decoder_avalon_st_data_src_endofpacket, -- .endofpacket
+ frame_decoder_data_sink_valid => rx_eth_frame_decoder_avalon_st_data_src_valid, -- .valid
+ frame_decoder_data_sink_data => rx_eth_frame_decoder_avalon_st_data_src_data, -- .data
+ frame_decoder_data_sink_empty => rx_eth_frame_decoder_avalon_st_data_src_empty, -- .empty
+ frame_decoder_data_sink_error => rx_eth_frame_decoder_avalon_st_data_src_error, -- .error
+ crc_checker_data_sink_sop => rx_eth_crc_checker_avalon_streaming_source_startofpacket, -- crc_checker_data_sink.startofpacket
+ crc_checker_data_sink_eop => rx_eth_crc_checker_avalon_streaming_source_endofpacket, -- .endofpacket
+ crc_checker_data_sink_valid => rx_eth_crc_checker_avalon_streaming_source_valid, -- .valid
+ crc_checker_data_sink_data => rx_eth_crc_checker_avalon_streaming_source_data, -- .data
+ crc_checker_data_sink_empty => rx_eth_crc_checker_avalon_streaming_source_empty, -- .empty
+ crc_checker_data_sink_error => rx_eth_crc_checker_avalon_streaming_source_error, -- .error
+ data_src_sop => rx_eth_frame_status_merger_data_src_startofpacket, -- data_src.startofpacket
+ data_src_eop => rx_eth_frame_status_merger_data_src_endofpacket, -- .endofpacket
+ data_src_valid => rx_eth_frame_status_merger_data_src_valid, -- .valid
+ data_src_data => rx_eth_frame_status_merger_data_src_data, -- .data
+ data_src_empty => rx_eth_frame_status_merger_data_src_empty, -- .empty
+ data_src_error => rx_eth_frame_status_merger_data_src_error, -- .error
+ pauselen_sink_valid => rx_eth_frame_decoder_avalon_st_pauselen_src_valid, -- pauselen_sink.valid
+ pauselen_sink_data => rx_eth_frame_decoder_avalon_st_pauselen_src_data, -- .data
+ pauselen_src_valid => rx_eth_frame_status_merger_pauselen_src_valid, -- pauselen_src.valid
+ pauselen_src_data => rx_eth_frame_status_merger_pauselen_src_data, -- .data
+ rxstatus_sink_valid => rx_eth_frame_decoder_avalon_st_rxstatus_src_valid, -- rxstatus_sink.valid
+ rxstatus_sink_data => rx_eth_frame_decoder_avalon_st_rxstatus_src_data, -- .data
+ rxstatus_sink_error => rx_eth_frame_decoder_avalon_st_rxstatus_src_error, -- .error
+ rxstatus_src_valid => rx_eth_frame_status_merger_rxstatus_src_valid, -- rxstatus_src.valid
+ rxstatus_src_data => rx_eth_frame_status_merger_rxstatus_src_data, -- .data
+ rxstatus_src_error => rx_eth_frame_status_merger_rxstatus_src_error, -- .error
+ pfc_pause_quanta_sink_valid => '0', -- (terminated)
+ pfc_pause_quanta_sink_data => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", -- (terminated)
+ pfc_pause_quanta_src_valid => open, -- (terminated)
+ pfc_pause_quanta_src_data => open -- (terminated)
+ );
+
+ rx_eth_crc_pad_rem : component altera_eth_crc_pad_rem
+ generic map (
+ BITSPERSYMBOL => 8,
+ SYMBOLSPERBEAT => 8,
+ ERRORWIDTH => 5
+ )
+ port map (
+ clk => rx_clk_clk, -- clock_reset.clk
+ reset => rst_controller_002_reset_out_reset, -- clock_reset_reset.reset
+ csr_read => rx_eth_crc_pad_rem_csr_translator_avalon_anti_slave_0_read, -- csr.read
+ csr_write => rx_eth_crc_pad_rem_csr_translator_avalon_anti_slave_0_write, -- .write
+ csr_address => rx_eth_crc_pad_rem_csr_translator_avalon_anti_slave_0_address, -- .address
+ csr_writedata => rx_eth_crc_pad_rem_csr_translator_avalon_anti_slave_0_writedata, -- .writedata
+ csr_readdata => rx_eth_crc_pad_rem_csr_translator_avalon_anti_slave_0_readdata, -- .readdata
+ data_sink_sop => rx_eth_frame_status_merger_data_src_startofpacket, -- avalon_streaming_sink_data.startofpacket
+ data_sink_eop => rx_eth_frame_status_merger_data_src_endofpacket, -- .endofpacket
+ data_sink_valid => rx_eth_frame_status_merger_data_src_valid, -- .valid
+ data_sink_data => rx_eth_frame_status_merger_data_src_data, -- .data
+ data_sink_empty => rx_eth_frame_status_merger_data_src_empty, -- .empty
+ data_sink_error => rx_eth_frame_status_merger_data_src_error, -- .error
+ status_sink_valid => rx_eth_frame_decoder_avalon_st_pktinfo_src_valid, -- avalon_streaming_sink_status.valid
+ status_sink_data => rx_eth_frame_decoder_avalon_st_pktinfo_src_data, -- .data
+ data_source_sop => rx_eth_crc_pad_rem_avalon_streaming_source_data_startofpacket, -- avalon_streaming_source_data.startofpacket
+ data_source_eop => rx_eth_crc_pad_rem_avalon_streaming_source_data_endofpacket, -- .endofpacket
+ data_source_valid => rx_eth_crc_pad_rem_avalon_streaming_source_data_valid, -- .valid
+ data_source_data => rx_eth_crc_pad_rem_avalon_streaming_source_data_data, -- .data
+ data_source_empty => rx_eth_crc_pad_rem_avalon_streaming_source_data_empty, -- .empty
+ data_source_error => rx_eth_crc_pad_rem_avalon_streaming_source_data_error -- .error
+ );
+
+ rx_eth_packet_overflow_control : component altera_eth_packet_overflow_control
+ generic map (
+ BITSPERSYMBOL => 8,
+ SYMBOLSPERBEAT => 8,
+ ERROR_WIDTH => 5
+ )
+ port map (
+ clk => rx_clk_clk, -- clock_reset.clk
+ reset => rst_controller_002_reset_out_reset, -- clock_reset_reset.reset
+ data_sink_sop => rx_eth_crc_pad_rem_avalon_streaming_source_data_startofpacket, -- avalon_streaming_sink.startofpacket
+ data_sink_eop => rx_eth_crc_pad_rem_avalon_streaming_source_data_endofpacket, -- .endofpacket
+ data_sink_valid => rx_eth_crc_pad_rem_avalon_streaming_source_data_valid, -- .valid
+ data_sink_empty => rx_eth_crc_pad_rem_avalon_streaming_source_data_empty, -- .empty
+ data_sink_error => rx_eth_crc_pad_rem_avalon_streaming_source_data_error, -- .error
+ data_sink_data => rx_eth_crc_pad_rem_avalon_streaming_source_data_data, -- .data
+ data_src_sop => avalon_st_rx_startofpacket, -- avalon_streaming_source.startofpacket
+ data_src_eop => avalon_st_rx_endofpacket, -- .endofpacket
+ data_src_valid => avalon_st_rx_valid, -- .valid
+ data_src_ready => avalon_st_rx_ready, -- .ready
+ data_src_data => avalon_st_rx_data, -- .data
+ data_src_empty => avalon_st_rx_empty, -- .empty
+ data_src_error => avalon_st_rx_error, -- .error
+ csr_address => rx_eth_packet_overflow_control_csr_translator_avalon_anti_slave_0_address, -- csr.address
+ csr_read => rx_eth_packet_overflow_control_csr_translator_avalon_anti_slave_0_read, -- .read
+ csr_readdata => rx_eth_packet_overflow_control_csr_translator_avalon_anti_slave_0_readdata -- .readdata
+ );
+
+ rx_st_status_output_delay : component altera_avalon_st_delay_0001
+ port map (
+ in0_valid => rx_st_timing_adapter_splitter_status_output_out_valid, -- in.valid
+ in0_data => rx_st_timing_adapter_splitter_status_output_out_data, -- .data
+ in0_error => rx_st_timing_adapter_splitter_status_output_out_error, -- .error
+ out0_valid => avalon_st_rxstatus_valid, -- out.valid
+ out0_data => avalon_st_rxstatus_data, -- .data
+ out0_error => avalon_st_rxstatus_error, -- .error
+ clk => rx_clk_clk, -- clk.clk
+ reset_n => rst_controller_002_reset_out_reset_ports_inv -- clk_reset.reset_n
+ );
+
+ rx_st_error_adapter_stat : component error_adapter_0003
+ port map (
+ clk => rx_clk_clk, -- clk.clk
+ reset_n => rst_controller_002_reset_out_reset_ports_inv, -- reset.reset_n
+ in_valid => rx_eth_frame_status_merger_rxstatus_src_valid, -- in.valid
+ in_data => rx_eth_frame_status_merger_rxstatus_src_data, -- .data
+ in_error => rx_eth_frame_status_merger_rxstatus_src_error, -- .error
+ out_valid => rx_st_error_adapter_stat_out_valid, -- out.valid
+ out_data => rx_st_error_adapter_stat_out_data, -- .data
+ out_error => rx_st_error_adapter_stat_out_error -- .error
+ );
+
+ rx_st_timing_adapter_splitter_status_in : component timing_adapter_0002
+ port map (
+ clk => rx_clk_clk, -- clk.clk
+ reset_n => rst_controller_002_reset_out_reset_ports_inv, -- reset.reset_n
+ in_valid => rx_st_error_adapter_stat_out_valid, -- in.valid
+ in_data => rx_st_error_adapter_stat_out_data, -- .data
+ in_error => rx_st_error_adapter_stat_out_error, -- .error
+ out_valid => rx_st_timing_adapter_splitter_status_in_out_valid, -- out.valid
+ out_data => rx_st_timing_adapter_splitter_status_in_out_data, -- .data
+ out_error => rx_st_timing_adapter_splitter_status_in_out_error, -- .error
+ out_ready => rx_st_timing_adapter_splitter_status_in_out_ready -- .ready
+ );
+
+ rx_st_status_splitter : component altera_avalon_st_splitter_0002
+ port map (
+ clk => rx_clk_clk, -- clk.clk
+ in0_ready => rx_st_timing_adapter_splitter_status_in_out_ready, -- in.ready
+ in0_valid => rx_st_timing_adapter_splitter_status_in_out_valid, -- .valid
+ in0_error => rx_st_timing_adapter_splitter_status_in_out_error, -- .error
+ in0_data => rx_st_timing_adapter_splitter_status_in_out_data, -- .data
+ out0_ready => rx_st_status_splitter_out0_ready, -- out0.ready
+ out0_valid => rx_st_status_splitter_out0_valid, -- .valid
+ out0_error => rx_st_status_splitter_out0_error, -- .error
+ out0_data => rx_st_status_splitter_out0_data, -- .data
+ out1_ready => rx_st_status_splitter_out1_ready, -- out1.ready
+ out1_valid => rx_st_status_splitter_out1_valid, -- .valid
+ out1_error => rx_st_status_splitter_out1_error, -- .error
+ out1_data => rx_st_status_splitter_out1_data -- .data
+ );
+
+ rx_st_timing_adapter_splitter_status_statistics : component timing_adapter_0003
+ port map (
+ clk => rx_clk_clk, -- clk.clk
+ reset_n => rst_controller_002_reset_out_reset_ports_inv, -- reset.reset_n
+ in_ready => rx_st_status_splitter_out0_ready, -- in.ready
+ in_valid => rx_st_status_splitter_out0_valid, -- .valid
+ in_data => rx_st_status_splitter_out0_data, -- .data
+ in_error => rx_st_status_splitter_out0_error, -- .error
+ out_valid => rx_st_timing_adapter_splitter_status_statistics_out_valid, -- out.valid
+ out_data => rx_st_timing_adapter_splitter_status_statistics_out_data, -- .data
+ out_error => rx_st_timing_adapter_splitter_status_statistics_out_error -- .error
+ );
+
+ rx_st_timing_adapter_splitter_status_output : component timing_adapter_0003
+ port map (
+ clk => rx_clk_clk, -- clk.clk
+ reset_n => rst_controller_002_reset_out_reset_ports_inv, -- reset.reset_n
+ in_ready => rx_st_status_splitter_out1_ready, -- in.ready
+ in_valid => rx_st_status_splitter_out1_valid, -- .valid
+ in_data => rx_st_status_splitter_out1_data, -- .data
+ in_error => rx_st_status_splitter_out1_error, -- .error
+ out_valid => rx_st_timing_adapter_splitter_status_output_out_valid, -- out.valid
+ out_data => rx_st_timing_adapter_splitter_status_output_out_data, -- .data
+ out_error => rx_st_timing_adapter_splitter_status_output_out_error -- .error
+ );
+
+ rx_st_status_statistics_delay : component altera_avalon_st_delay_0002
+ port map (
+ in0_valid => rx_st_timing_adapter_splitter_status_statistics_out_valid, -- in.valid
+ in0_data => rx_st_timing_adapter_splitter_status_statistics_out_data, -- .data
+ in0_error => rx_st_timing_adapter_splitter_status_statistics_out_error, -- .error
+ out0_valid => rx_st_status_statistics_delay_out_valid, -- out.valid
+ out0_data => rx_st_status_statistics_delay_out_data, -- .data
+ out0_error => rx_st_status_statistics_delay_out_error, -- .error
+ clk => rx_clk_clk, -- clk.clk
+ reset_n => rst_controller_002_reset_out_reset_ports_inv -- clk_reset.reset_n
+ );
+
+ rx_eth_statistics_collector : component altera_eth_10gmem_statistics_collector
+ generic map (
+ ENABLE_PFC => 0
+ )
+ port map (
+ clk => rx_clk_clk, -- clock_reset.clk
+ reset => rst_controller_002_reset_out_reset, -- clock_reset_reset.reset
+ csr_read => rx_eth_statistics_collector_csr_translator_avalon_anti_slave_0_read, -- csr.read
+ csr_address => rx_eth_statistics_collector_csr_translator_avalon_anti_slave_0_address, -- .address
+ csr_readdata => rx_eth_statistics_collector_csr_translator_avalon_anti_slave_0_readdata, -- .readdata
+ csr_write => rx_eth_statistics_collector_csr_translator_avalon_anti_slave_0_write, -- .write
+ csr_writedata => rx_eth_statistics_collector_csr_translator_avalon_anti_slave_0_writedata, -- .writedata
+ stat_sink_valid => rx_st_status_statistics_delay_out_valid, -- avalon_st_sink_data.valid
+ stat_sink_data => rx_st_status_statistics_delay_out_data, -- .data
+ stat_sink_error => rx_st_status_statistics_delay_out_error -- .error
+ );
+
+ txrx_timing_adapter_link_fault_status_rx : component timing_adapter_0008
+ port map (
+ clk => rx_clk_clk, -- clk.clk
+ reset_n => rst_controller_002_reset_out_reset_ports_inv, -- reset.reset_n
+ in_data => rx_eth_link_fault_detection_link_fault_src_data, -- in.data
+ out_data => txrx_timing_adapter_link_fault_status_rx_out_data, -- out.data
+ out_ready => txrx_timing_adapter_link_fault_status_rx_out_ready, -- .ready
+ out_valid => txrx_timing_adapter_link_fault_status_rx_out_valid -- .valid
+ );
+
+ txrx_st_splitter_link_fault_status : component altera_avalon_st_splitter_0005
+ port map (
+ clk => rx_clk_clk, -- clk.clk
+ in0_ready => txrx_timing_adapter_link_fault_status_rx_out_ready, -- in.ready
+ in0_valid => txrx_timing_adapter_link_fault_status_rx_out_valid, -- .valid
+ in0_data => txrx_timing_adapter_link_fault_status_rx_out_data, -- .data
+ out0_ready => txrx_st_splitter_link_fault_status_out0_ready, -- out0.ready
+ out0_valid => txrx_st_splitter_link_fault_status_out0_valid, -- .valid
+ out0_data => txrx_st_splitter_link_fault_status_out0_data, -- .data
+ out1_ready => txrx_st_splitter_link_fault_status_out1_ready, -- out1.ready
+ out1_valid => txrx_st_splitter_link_fault_status_out1_valid, -- .valid
+ out1_data => txrx_st_splitter_link_fault_status_out1_data -- .data
+ );
+
+ txrx_timing_adapter_link_fault_status_export : component timing_adapter_0009
+ port map (
+ clk => rx_clk_clk, -- clk.clk
+ reset_n => rst_controller_002_reset_out_reset_ports_inv, -- reset.reset_n
+ in_ready => txrx_st_splitter_link_fault_status_out0_ready, -- in.ready
+ in_valid => txrx_st_splitter_link_fault_status_out0_valid, -- .valid
+ in_data => txrx_st_splitter_link_fault_status_out0_data, -- .data
+ out_data => link_fault_status_xgmii_rx_data -- out.data
+ );
+
+ rxtx_dc_fifo_link_fault_status : component altera_avalon_dc_fifo_0001
+ port map (
+ in_clk => rx_clk_clk, -- in_clk.clk
+ in_reset_n => rst_controller_002_reset_out_reset_ports_inv, -- in_clk_reset.reset_n
+ out_clk => tx_clk_clk, -- out_clk.clk
+ out_reset_n => rst_controller_001_reset_out_reset_ports_inv, -- out_clk_reset.reset_n
+ in_data => txrx_st_splitter_link_fault_status_out1_data, -- in.data
+ in_valid => txrx_st_splitter_link_fault_status_out1_valid, -- .valid
+ in_ready => txrx_st_splitter_link_fault_status_out1_ready, -- .ready
+ out_data => rxtx_dc_fifo_link_fault_status_out_data, -- out.data
+ out_valid => rxtx_dc_fifo_link_fault_status_out_valid, -- .valid
+ out_ready => rxtx_dc_fifo_link_fault_status_out_ready -- .ready
+ );
+
+ rxtx_timing_adapter_link_fault_status_tx : component timing_adapter_0009
+ port map (
+ clk => tx_clk_clk, -- clk.clk
+ reset_n => rst_controller_001_reset_out_reset_ports_inv, -- reset.reset_n
+ in_ready => rxtx_dc_fifo_link_fault_status_out_ready, -- in.ready
+ in_valid => rxtx_dc_fifo_link_fault_status_out_valid, -- .valid
+ in_data => rxtx_dc_fifo_link_fault_status_out_data, -- .data
+ out_data => rxtx_timing_adapter_link_fault_status_tx_out_data -- out.data
+ );
+
+ rxtx_timing_adapter_pauselen_rx : component timing_adapter_0010
+ port map (
+ clk => rx_clk_clk, -- clk.clk
+ reset_n => rst_controller_002_reset_out_reset_ports_inv, -- reset.reset_n
+ in_valid => rx_eth_frame_status_merger_pauselen_src_valid, -- in.valid
+ in_data => rx_eth_frame_status_merger_pauselen_src_data, -- .data
+ out_valid => rxtx_timing_adapter_pauselen_rx_out_valid, -- out.valid
+ out_data => rxtx_timing_adapter_pauselen_rx_out_data, -- .data
+ out_ready => rxtx_timing_adapter_pauselen_rx_out_ready -- .ready
+ );
+
+ rxtx_dc_fifo_pauselen : component altera_avalon_dc_fifo_0002
+ port map (
+ in_clk => rx_clk_clk, -- in_clk.clk
+ in_reset_n => rst_controller_002_reset_out_reset_ports_inv, -- in_clk_reset.reset_n
+ out_clk => tx_clk_clk, -- out_clk.clk
+ out_reset_n => rst_controller_001_reset_out_reset_ports_inv, -- out_clk_reset.reset_n
+ in_data => rxtx_timing_adapter_pauselen_rx_out_data, -- in.data
+ in_valid => rxtx_timing_adapter_pauselen_rx_out_valid, -- .valid
+ in_ready => rxtx_timing_adapter_pauselen_rx_out_ready, -- .ready
+ out_data => rxtx_dc_fifo_pauselen_out_data, -- out.data
+ out_valid => rxtx_dc_fifo_pauselen_out_valid, -- .valid
+ out_ready => rxtx_dc_fifo_pauselen_out_ready -- .ready
+ );
+
+ rxtx_timing_adapter_pauselen_tx : component timing_adapter_0011
+ port map (
+ clk => tx_clk_clk, -- clk.clk
+ reset_n => rst_controller_001_reset_out_reset_ports_inv, -- reset.reset_n
+ in_ready => rxtx_dc_fifo_pauselen_out_ready, -- in.ready
+ in_valid => rxtx_dc_fifo_pauselen_out_valid, -- .valid
+ in_data => rxtx_dc_fifo_pauselen_out_data, -- .data
+ out_valid => rxtx_timing_adapter_pauselen_tx_out_valid, -- out.valid
+ out_data => rxtx_timing_adapter_pauselen_tx_out_data -- .data
+ );
+
+ merlin_master_translator_avalon_universal_master_0_translator : component altera_merlin_master_translator_0002
+ port map (
+ clk => csr_clk_clk, -- clk.clk
+ reset => rst_controller_reset_out_reset, -- reset.reset
+ uav_address => merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_address, -- avalon_universal_master_0.address
+ uav_burstcount => merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_burstcount, -- .burstcount
+ uav_read => merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_read, -- .read
+ uav_write => merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_write, -- .write
+ uav_waitrequest => merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_waitrequest, -- .waitrequest
+ uav_readdatavalid => merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_readdatavalid, -- .readdatavalid
+ uav_byteenable => merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_byteenable, -- .byteenable
+ uav_readdata => merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_readdata, -- .readdata
+ uav_writedata => merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_writedata, -- .writedata
+ uav_lock => merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_lock, -- .lock
+ uav_debugaccess => merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_debugaccess, -- .debugaccess
+ av_address => merlin_master_translator_avalon_universal_master_0_address, -- avalon_anti_master_0.address
+ av_waitrequest => merlin_master_translator_avalon_universal_master_0_waitrequest, -- .waitrequest
+ av_burstcount => merlin_master_translator_avalon_universal_master_0_burstcount, -- .burstcount
+ av_byteenable => merlin_master_translator_avalon_universal_master_0_byteenable, -- .byteenable
+ av_read => merlin_master_translator_avalon_universal_master_0_read, -- .read
+ av_readdata => merlin_master_translator_avalon_universal_master_0_readdata, -- .readdata
+ av_readdatavalid => merlin_master_translator_avalon_universal_master_0_readdatavalid, -- .readdatavalid
+ av_write => merlin_master_translator_avalon_universal_master_0_write, -- .write
+ av_writedata => merlin_master_translator_avalon_universal_master_0_writedata, -- .writedata
+ av_lock => merlin_master_translator_avalon_universal_master_0_lock, -- .lock
+ av_debugaccess => merlin_master_translator_avalon_universal_master_0_debugaccess -- .debugaccess
+ );
+
+ tx_bridge_s0_translator : component altera_merlin_slave_translator_0001
+ port map (
+ clk => tx_clk_clk, -- clk.clk
+ reset => rst_controller_001_reset_out_reset, -- reset.reset
+ uav_address => tx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_address, -- avalon_universal_slave_0.address
+ uav_burstcount => tx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_burstcount, -- .burstcount
+ uav_read => tx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_read, -- .read
+ uav_write => tx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_write, -- .write
+ uav_waitrequest => tx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_waitrequest, -- .waitrequest
+ uav_readdatavalid => tx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_readdatavalid, -- .readdatavalid
+ uav_byteenable => tx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_byteenable, -- .byteenable
+ uav_readdata => tx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_readdata, -- .readdata
+ uav_writedata => tx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_writedata, -- .writedata
+ uav_lock => tx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_lock, -- .lock
+ uav_debugaccess => tx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_debugaccess, -- .debugaccess
+ av_address => tx_bridge_s0_translator_avalon_anti_slave_0_address, -- avalon_anti_slave_0.address
+ av_write => tx_bridge_s0_translator_avalon_anti_slave_0_write, -- .write
+ av_read => tx_bridge_s0_translator_avalon_anti_slave_0_read, -- .read
+ av_readdata => tx_bridge_s0_translator_avalon_anti_slave_0_readdata, -- .readdata
+ av_writedata => tx_bridge_s0_translator_avalon_anti_slave_0_writedata, -- .writedata
+ av_burstcount => tx_bridge_s0_translator_avalon_anti_slave_0_burstcount, -- .burstcount
+ av_byteenable => tx_bridge_s0_translator_avalon_anti_slave_0_byteenable, -- .byteenable
+ av_readdatavalid => tx_bridge_s0_translator_avalon_anti_slave_0_readdatavalid, -- .readdatavalid
+ av_waitrequest => tx_bridge_s0_translator_avalon_anti_slave_0_waitrequest, -- .waitrequest
+ av_debugaccess => tx_bridge_s0_translator_avalon_anti_slave_0_debugaccess -- .debugaccess
+ );
+
+ rx_bridge_s0_translator : component altera_merlin_slave_translator_0001
+ port map (
+ clk => rx_clk_clk, -- clk.clk
+ reset => rst_controller_002_reset_out_reset, -- reset.reset
+ uav_address => rx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_address, -- avalon_universal_slave_0.address
+ uav_burstcount => rx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_burstcount, -- .burstcount
+ uav_read => rx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_read, -- .read
+ uav_write => rx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_write, -- .write
+ uav_waitrequest => rx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_waitrequest, -- .waitrequest
+ uav_readdatavalid => rx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_readdatavalid, -- .readdatavalid
+ uav_byteenable => rx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_byteenable, -- .byteenable
+ uav_readdata => rx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_readdata, -- .readdata
+ uav_writedata => rx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_writedata, -- .writedata
+ uav_lock => rx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_lock, -- .lock
+ uav_debugaccess => rx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_debugaccess, -- .debugaccess
+ av_address => rx_bridge_s0_translator_avalon_anti_slave_0_address, -- avalon_anti_slave_0.address
+ av_write => rx_bridge_s0_translator_avalon_anti_slave_0_write, -- .write
+ av_read => rx_bridge_s0_translator_avalon_anti_slave_0_read, -- .read
+ av_readdata => rx_bridge_s0_translator_avalon_anti_slave_0_readdata, -- .readdata
+ av_writedata => rx_bridge_s0_translator_avalon_anti_slave_0_writedata, -- .writedata
+ av_burstcount => rx_bridge_s0_translator_avalon_anti_slave_0_burstcount, -- .burstcount
+ av_byteenable => rx_bridge_s0_translator_avalon_anti_slave_0_byteenable, -- .byteenable
+ av_readdatavalid => rx_bridge_s0_translator_avalon_anti_slave_0_readdatavalid, -- .readdatavalid
+ av_waitrequest => rx_bridge_s0_translator_avalon_anti_slave_0_waitrequest, -- .waitrequest
+ av_debugaccess => rx_bridge_s0_translator_avalon_anti_slave_0_debugaccess -- .debugaccess
+ );
+
+ tx_bridge_m0_translator : component altera_merlin_master_translator_0003
+ port map (
+ clk => tx_clk_clk, -- clk.clk
+ reset => rst_controller_001_reset_out_reset, -- reset.reset
+ uav_address => tx_bridge_m0_translator_avalon_universal_master_0_address, -- avalon_universal_master_0.address
+ uav_burstcount => tx_bridge_m0_translator_avalon_universal_master_0_burstcount, -- .burstcount
+ uav_read => tx_bridge_m0_translator_avalon_universal_master_0_read, -- .read
+ uav_write => tx_bridge_m0_translator_avalon_universal_master_0_write, -- .write
+ uav_waitrequest => tx_bridge_m0_translator_avalon_universal_master_0_waitrequest, -- .waitrequest
+ uav_readdatavalid => tx_bridge_m0_translator_avalon_universal_master_0_readdatavalid, -- .readdatavalid
+ uav_byteenable => tx_bridge_m0_translator_avalon_universal_master_0_byteenable, -- .byteenable
+ uav_readdata => tx_bridge_m0_translator_avalon_universal_master_0_readdata, -- .readdata
+ uav_writedata => tx_bridge_m0_translator_avalon_universal_master_0_writedata, -- .writedata
+ uav_lock => tx_bridge_m0_translator_avalon_universal_master_0_lock, -- .lock
+ uav_debugaccess => tx_bridge_m0_translator_avalon_universal_master_0_debugaccess, -- .debugaccess
+ av_address => tx_bridge_m0_address, -- avalon_anti_master_0.address
+ av_waitrequest => tx_bridge_m0_waitrequest, -- .waitrequest
+ av_burstcount => tx_bridge_m0_burstcount(0), -- .burstcount
+ av_byteenable => tx_bridge_m0_byteenable, -- .byteenable
+ av_read => tx_bridge_m0_read, -- .read
+ av_readdata => tx_bridge_m0_readdata, -- .readdata
+ av_readdatavalid => tx_bridge_m0_readdatavalid, -- .readdatavalid
+ av_write => tx_bridge_m0_write, -- .write
+ av_writedata => tx_bridge_m0_writedata, -- .writedata
+ av_debugaccess => tx_bridge_m0_debugaccess -- .debugaccess
+ );
+
+ tx_eth_pkt_backpressure_control_csr_translator : component altera_merlin_slave_translator_0002
+ port map (
+ clk => tx_clk_clk, -- clk.clk
+ reset => rst_controller_001_reset_out_reset, -- reset.reset
+ uav_address => tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_address, -- avalon_universal_slave_0.address
+ uav_burstcount => tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_burstcount, -- .burstcount
+ uav_read => tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_read, -- .read
+ uav_write => tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_write, -- .write
+ uav_waitrequest => tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_waitrequest, -- .waitrequest
+ uav_readdatavalid => tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_readdatavalid, -- .readdatavalid
+ uav_byteenable => tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_byteenable, -- .byteenable
+ uav_readdata => tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_readdata, -- .readdata
+ uav_writedata => tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_writedata, -- .writedata
+ uav_lock => tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_lock, -- .lock
+ uav_debugaccess => tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_debugaccess, -- .debugaccess
+ av_address => tx_eth_pkt_backpressure_control_csr_translator_avalon_anti_slave_0_address, -- avalon_anti_slave_0.address
+ av_write => tx_eth_pkt_backpressure_control_csr_translator_avalon_anti_slave_0_write, -- .write
+ av_read => tx_eth_pkt_backpressure_control_csr_translator_avalon_anti_slave_0_read, -- .read
+ av_readdata => tx_eth_pkt_backpressure_control_csr_translator_avalon_anti_slave_0_readdata, -- .readdata
+ av_writedata => tx_eth_pkt_backpressure_control_csr_translator_avalon_anti_slave_0_writedata -- .writedata
+ );
+
+ tx_eth_pad_inserter_csr_translator : component altera_merlin_slave_translator_0002
+ port map (
+ clk => tx_clk_clk, -- clk.clk
+ reset => rst_controller_001_reset_out_reset, -- reset.reset
+ uav_address => tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_m0_address, -- avalon_universal_slave_0.address
+ uav_burstcount => tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_m0_burstcount, -- .burstcount
+ uav_read => tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_m0_read, -- .read
+ uav_write => tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_m0_write, -- .write
+ uav_waitrequest => tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_m0_waitrequest, -- .waitrequest
+ uav_readdatavalid => tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_m0_readdatavalid, -- .readdatavalid
+ uav_byteenable => tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_m0_byteenable, -- .byteenable
+ uav_readdata => tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_m0_readdata, -- .readdata
+ uav_writedata => tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_m0_writedata, -- .writedata
+ uav_lock => tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_m0_lock, -- .lock
+ uav_debugaccess => tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_m0_debugaccess, -- .debugaccess
+ av_address => tx_eth_pad_inserter_csr_translator_avalon_anti_slave_0_address, -- avalon_anti_slave_0.address
+ av_write => tx_eth_pad_inserter_csr_translator_avalon_anti_slave_0_write, -- .write
+ av_read => tx_eth_pad_inserter_csr_translator_avalon_anti_slave_0_read, -- .read
+ av_readdata => tx_eth_pad_inserter_csr_translator_avalon_anti_slave_0_readdata, -- .readdata
+ av_writedata => tx_eth_pad_inserter_csr_translator_avalon_anti_slave_0_writedata -- .writedata
+ );
+
+ tx_eth_crc_inserter_csr_translator : component altera_merlin_slave_translator_0002
+ port map (
+ clk => tx_clk_clk, -- clk.clk
+ reset => rst_controller_001_reset_out_reset, -- reset.reset
+ uav_address => tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_m0_address, -- avalon_universal_slave_0.address
+ uav_burstcount => tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_m0_burstcount, -- .burstcount
+ uav_read => tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_m0_read, -- .read
+ uav_write => tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_m0_write, -- .write
+ uav_waitrequest => tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_m0_waitrequest, -- .waitrequest
+ uav_readdatavalid => tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_m0_readdatavalid, -- .readdatavalid
+ uav_byteenable => tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_m0_byteenable, -- .byteenable
+ uav_readdata => tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_m0_readdata, -- .readdata
+ uav_writedata => tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_m0_writedata, -- .writedata
+ uav_lock => tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_m0_lock, -- .lock
+ uav_debugaccess => tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_m0_debugaccess, -- .debugaccess
+ av_address => tx_eth_crc_inserter_csr_translator_avalon_anti_slave_0_address, -- avalon_anti_slave_0.address
+ av_write => tx_eth_crc_inserter_csr_translator_avalon_anti_slave_0_write, -- .write
+ av_read => tx_eth_crc_inserter_csr_translator_avalon_anti_slave_0_read, -- .read
+ av_readdata => tx_eth_crc_inserter_csr_translator_avalon_anti_slave_0_readdata, -- .readdata
+ av_writedata => tx_eth_crc_inserter_csr_translator_avalon_anti_slave_0_writedata -- .writedata
+ );
+
+ tx_eth_pause_ctrl_gen_csr_translator : component altera_merlin_slave_translator_0003
+ port map (
+ clk => tx_clk_clk, -- clk.clk
+ reset => rst_controller_001_reset_out_reset, -- reset.reset
+ uav_address => tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_m0_address, -- avalon_universal_slave_0.address
+ uav_burstcount => tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_m0_burstcount, -- .burstcount
+ uav_read => tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_m0_read, -- .read
+ uav_write => tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_m0_write, -- .write
+ uav_waitrequest => tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_m0_waitrequest, -- .waitrequest
+ uav_readdatavalid => tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_m0_readdatavalid, -- .readdatavalid
+ uav_byteenable => tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_m0_byteenable, -- .byteenable
+ uav_readdata => tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_m0_readdata, -- .readdata
+ uav_writedata => tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_m0_writedata, -- .writedata
+ uav_lock => tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_m0_lock, -- .lock
+ uav_debugaccess => tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_m0_debugaccess, -- .debugaccess
+ av_address => tx_eth_pause_ctrl_gen_csr_translator_avalon_anti_slave_0_address, -- avalon_anti_slave_0.address
+ av_write => tx_eth_pause_ctrl_gen_csr_translator_avalon_anti_slave_0_write, -- .write
+ av_read => tx_eth_pause_ctrl_gen_csr_translator_avalon_anti_slave_0_read, -- .read
+ av_readdata => tx_eth_pause_ctrl_gen_csr_translator_avalon_anti_slave_0_readdata, -- .readdata
+ av_writedata => tx_eth_pause_ctrl_gen_csr_translator_avalon_anti_slave_0_writedata -- .writedata
+ );
+
+ tx_eth_address_inserter_csr_translator : component altera_merlin_slave_translator_0003
+ port map (
+ clk => tx_clk_clk, -- clk.clk
+ reset => rst_controller_001_reset_out_reset, -- reset.reset
+ uav_address => tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_m0_address, -- avalon_universal_slave_0.address
+ uav_burstcount => tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_m0_burstcount, -- .burstcount
+ uav_read => tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_m0_read, -- .read
+ uav_write => tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_m0_write, -- .write
+ uav_waitrequest => tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_m0_waitrequest, -- .waitrequest
+ uav_readdatavalid => tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_m0_readdatavalid, -- .readdatavalid
+ uav_byteenable => tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_m0_byteenable, -- .byteenable
+ uav_readdata => tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_m0_readdata, -- .readdata
+ uav_writedata => tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_m0_writedata, -- .writedata
+ uav_lock => tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_m0_lock, -- .lock
+ uav_debugaccess => tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_m0_debugaccess, -- .debugaccess
+ av_address => tx_eth_address_inserter_csr_translator_avalon_anti_slave_0_address, -- avalon_anti_slave_0.address
+ av_write => tx_eth_address_inserter_csr_translator_avalon_anti_slave_0_write, -- .write
+ av_read => tx_eth_address_inserter_csr_translator_avalon_anti_slave_0_read, -- .read
+ av_readdata => tx_eth_address_inserter_csr_translator_avalon_anti_slave_0_readdata, -- .readdata
+ av_writedata => tx_eth_address_inserter_csr_translator_avalon_anti_slave_0_writedata -- .writedata
+ );
+
+ tx_eth_packet_underflow_control_avalon_slave_0_translator : component altera_merlin_slave_translator_0004
+ port map (
+ clk => tx_clk_clk, -- clk.clk
+ reset => rst_controller_001_reset_out_reset, -- reset.reset
+ uav_address => tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_address, -- avalon_universal_slave_0.address
+ uav_burstcount => tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_burstcount, -- .burstcount
+ uav_read => tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_read, -- .read
+ uav_write => tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_write, -- .write
+ uav_waitrequest => tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_waitrequest, -- .waitrequest
+ uav_readdatavalid => tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_readdatavalid, -- .readdatavalid
+ uav_byteenable => tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_byteenable, -- .byteenable
+ uav_readdata => tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_readdata, -- .readdata
+ uav_writedata => tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_writedata, -- .writedata
+ uav_lock => tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_lock, -- .lock
+ uav_debugaccess => tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_debugaccess, -- .debugaccess
+ av_address => tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_anti_slave_0_address, -- avalon_anti_slave_0.address
+ av_read => tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_anti_slave_0_read, -- .read
+ av_readdata => tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_anti_slave_0_readdata -- .readdata
+ );
+
+ tx_eth_frame_decoder_avalom_mm_csr_translator : component altera_merlin_slave_translator_0005
+ port map (
+ clk => tx_clk_clk, -- clk.clk
+ reset => rst_controller_001_reset_out_reset, -- reset.reset
+ uav_address => tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_address, -- avalon_universal_slave_0.address
+ uav_burstcount => tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_burstcount, -- .burstcount
+ uav_read => tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_read, -- .read
+ uav_write => tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_write, -- .write
+ uav_waitrequest => tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_waitrequest, -- .waitrequest
+ uav_readdatavalid => tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_readdatavalid, -- .readdatavalid
+ uav_byteenable => tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_byteenable, -- .byteenable
+ uav_readdata => tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_readdata, -- .readdata
+ uav_writedata => tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_writedata, -- .writedata
+ uav_lock => tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_lock, -- .lock
+ uav_debugaccess => tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_debugaccess, -- .debugaccess
+ av_address => tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_anti_slave_0_address, -- avalon_anti_slave_0.address
+ av_write => tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_anti_slave_0_write, -- .write
+ av_read => tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_anti_slave_0_read, -- .read
+ av_readdata => tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_anti_slave_0_readdata, -- .readdata
+ av_writedata => tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_anti_slave_0_writedata -- .writedata
+ );
+
+ tx_eth_statistics_collector_csr_translator : component altera_merlin_slave_translator_0006
+ port map (
+ clk => tx_clk_clk, -- clk.clk
+ reset => rst_controller_001_reset_out_reset, -- reset.reset
+ uav_address => tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_address, -- avalon_universal_slave_0.address
+ uav_burstcount => tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_burstcount, -- .burstcount
+ uav_read => tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_read, -- .read
+ uav_write => tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_write, -- .write
+ uav_waitrequest => tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_waitrequest, -- .waitrequest
+ uav_readdatavalid => tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_readdatavalid, -- .readdatavalid
+ uav_byteenable => tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_byteenable, -- .byteenable
+ uav_readdata => tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_readdata, -- .readdata
+ uav_writedata => tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_writedata, -- .writedata
+ uav_lock => tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_lock, -- .lock
+ uav_debugaccess => tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_debugaccess, -- .debugaccess
+ av_address => tx_eth_statistics_collector_csr_translator_avalon_anti_slave_0_address, -- avalon_anti_slave_0.address
+ av_write => tx_eth_statistics_collector_csr_translator_avalon_anti_slave_0_write, -- .write
+ av_read => tx_eth_statistics_collector_csr_translator_avalon_anti_slave_0_read, -- .read
+ av_readdata => tx_eth_statistics_collector_csr_translator_avalon_anti_slave_0_readdata, -- .readdata
+ av_writedata => tx_eth_statistics_collector_csr_translator_avalon_anti_slave_0_writedata -- .writedata
+ );
+
+ rx_bridge_m0_translator : component altera_merlin_master_translator_0003
+ port map (
+ clk => rx_clk_clk, -- clk.clk
+ reset => rst_controller_002_reset_out_reset, -- reset.reset
+ uav_address => rx_bridge_m0_translator_avalon_universal_master_0_address, -- avalon_universal_master_0.address
+ uav_burstcount => rx_bridge_m0_translator_avalon_universal_master_0_burstcount, -- .burstcount
+ uav_read => rx_bridge_m0_translator_avalon_universal_master_0_read, -- .read
+ uav_write => rx_bridge_m0_translator_avalon_universal_master_0_write, -- .write
+ uav_waitrequest => rx_bridge_m0_translator_avalon_universal_master_0_waitrequest, -- .waitrequest
+ uav_readdatavalid => rx_bridge_m0_translator_avalon_universal_master_0_readdatavalid, -- .readdatavalid
+ uav_byteenable => rx_bridge_m0_translator_avalon_universal_master_0_byteenable, -- .byteenable
+ uav_readdata => rx_bridge_m0_translator_avalon_universal_master_0_readdata, -- .readdata
+ uav_writedata => rx_bridge_m0_translator_avalon_universal_master_0_writedata, -- .writedata
+ uav_lock => rx_bridge_m0_translator_avalon_universal_master_0_lock, -- .lock
+ uav_debugaccess => rx_bridge_m0_translator_avalon_universal_master_0_debugaccess, -- .debugaccess
+ av_address => rx_bridge_m0_address, -- avalon_anti_master_0.address
+ av_waitrequest => rx_bridge_m0_waitrequest, -- .waitrequest
+ av_burstcount => rx_bridge_m0_burstcount(0), -- .burstcount
+ av_byteenable => rx_bridge_m0_byteenable, -- .byteenable
+ av_read => rx_bridge_m0_read, -- .read
+ av_readdata => rx_bridge_m0_readdata, -- .readdata
+ av_readdatavalid => rx_bridge_m0_readdatavalid, -- .readdatavalid
+ av_write => rx_bridge_m0_write, -- .write
+ av_writedata => rx_bridge_m0_writedata, -- .writedata
+ av_debugaccess => rx_bridge_m0_debugaccess -- .debugaccess
+ );
+
+ rx_eth_pkt_backpressure_control_csr_translator : component altera_merlin_slave_translator_0002
+ port map (
+ clk => rx_clk_clk, -- clk.clk
+ reset => rst_controller_002_reset_out_reset, -- reset.reset
+ uav_address => rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_address, -- avalon_universal_slave_0.address
+ uav_burstcount => rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_burstcount, -- .burstcount
+ uav_read => rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_read, -- .read
+ uav_write => rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_write, -- .write
+ uav_waitrequest => rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_waitrequest, -- .waitrequest
+ uav_readdatavalid => rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_readdatavalid, -- .readdatavalid
+ uav_byteenable => rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_byteenable, -- .byteenable
+ uav_readdata => rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_readdata, -- .readdata
+ uav_writedata => rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_writedata, -- .writedata
+ uav_lock => rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_lock, -- .lock
+ uav_debugaccess => rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_debugaccess, -- .debugaccess
+ av_address => rx_eth_pkt_backpressure_control_csr_translator_avalon_anti_slave_0_address, -- avalon_anti_slave_0.address
+ av_write => rx_eth_pkt_backpressure_control_csr_translator_avalon_anti_slave_0_write, -- .write
+ av_read => rx_eth_pkt_backpressure_control_csr_translator_avalon_anti_slave_0_read, -- .read
+ av_readdata => rx_eth_pkt_backpressure_control_csr_translator_avalon_anti_slave_0_readdata, -- .readdata
+ av_writedata => rx_eth_pkt_backpressure_control_csr_translator_avalon_anti_slave_0_writedata -- .writedata
+ );
+
+ rx_eth_crc_pad_rem_csr_translator : component altera_merlin_slave_translator_0003
+ port map (
+ clk => rx_clk_clk, -- clk.clk
+ reset => rst_controller_002_reset_out_reset, -- reset.reset
+ uav_address => rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_m0_address, -- avalon_universal_slave_0.address
+ uav_burstcount => rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_m0_burstcount, -- .burstcount
+ uav_read => rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_m0_read, -- .read
+ uav_write => rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_m0_write, -- .write
+ uav_waitrequest => rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_m0_waitrequest, -- .waitrequest
+ uav_readdatavalid => rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_m0_readdatavalid, -- .readdatavalid
+ uav_byteenable => rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_m0_byteenable, -- .byteenable
+ uav_readdata => rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_m0_readdata, -- .readdata
+ uav_writedata => rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_m0_writedata, -- .writedata
+ uav_lock => rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_m0_lock, -- .lock
+ uav_debugaccess => rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_m0_debugaccess, -- .debugaccess
+ av_address => rx_eth_crc_pad_rem_csr_translator_avalon_anti_slave_0_address, -- avalon_anti_slave_0.address
+ av_write => rx_eth_crc_pad_rem_csr_translator_avalon_anti_slave_0_write, -- .write
+ av_read => rx_eth_crc_pad_rem_csr_translator_avalon_anti_slave_0_read, -- .read
+ av_readdata => rx_eth_crc_pad_rem_csr_translator_avalon_anti_slave_0_readdata, -- .readdata
+ av_writedata => rx_eth_crc_pad_rem_csr_translator_avalon_anti_slave_0_writedata -- .writedata
+ );
+
+ rx_eth_crc_checker_csr_translator : component altera_merlin_slave_translator_0002
+ port map (
+ clk => rx_clk_clk, -- clk.clk
+ reset => rst_controller_002_reset_out_reset, -- reset.reset
+ uav_address => rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_m0_address, -- avalon_universal_slave_0.address
+ uav_burstcount => rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_m0_burstcount, -- .burstcount
+ uav_read => rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_m0_read, -- .read
+ uav_write => rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_m0_write, -- .write
+ uav_waitrequest => rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_m0_waitrequest, -- .waitrequest
+ uav_readdatavalid => rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_m0_readdatavalid, -- .readdatavalid
+ uav_byteenable => rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_m0_byteenable, -- .byteenable
+ uav_readdata => rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_m0_readdata, -- .readdata
+ uav_writedata => rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_m0_writedata, -- .writedata
+ uav_lock => rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_m0_lock, -- .lock
+ uav_debugaccess => rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_m0_debugaccess, -- .debugaccess
+ av_address => rx_eth_crc_checker_csr_translator_avalon_anti_slave_0_address, -- avalon_anti_slave_0.address
+ av_write => rx_eth_crc_checker_csr_translator_avalon_anti_slave_0_write, -- .write
+ av_read => rx_eth_crc_checker_csr_translator_avalon_anti_slave_0_read, -- .read
+ av_readdata => rx_eth_crc_checker_csr_translator_avalon_anti_slave_0_readdata, -- .readdata
+ av_writedata => rx_eth_crc_checker_csr_translator_avalon_anti_slave_0_writedata -- .writedata
+ );
+
+ rx_eth_frame_decoder_avalom_mm_csr_translator : component altera_merlin_slave_translator_0005
+ port map (
+ clk => rx_clk_clk, -- clk.clk
+ reset => rst_controller_002_reset_out_reset, -- reset.reset
+ uav_address => rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_address, -- avalon_universal_slave_0.address
+ uav_burstcount => rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_burstcount, -- .burstcount
+ uav_read => rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_read, -- .read
+ uav_write => rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_write, -- .write
+ uav_waitrequest => rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_waitrequest, -- .waitrequest
+ uav_readdatavalid => rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_readdatavalid, -- .readdatavalid
+ uav_byteenable => rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_byteenable, -- .byteenable
+ uav_readdata => rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_readdata, -- .readdata
+ uav_writedata => rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_writedata, -- .writedata
+ uav_lock => rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_lock, -- .lock
+ uav_debugaccess => rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_debugaccess, -- .debugaccess
+ av_address => rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_anti_slave_0_address, -- avalon_anti_slave_0.address
+ av_write => rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_anti_slave_0_write, -- .write
+ av_read => rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_anti_slave_0_read, -- .read
+ av_readdata => rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_anti_slave_0_readdata, -- .readdata
+ av_writedata => rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_anti_slave_0_writedata -- .writedata
+ );
+
+ rx_eth_packet_overflow_control_csr_translator : component altera_merlin_slave_translator_0007
+ port map (
+ clk => rx_clk_clk, -- clk.clk
+ reset => rst_controller_002_reset_out_reset, -- reset.reset
+ uav_address => rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_m0_address, -- avalon_universal_slave_0.address
+ uav_burstcount => rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_m0_burstcount, -- .burstcount
+ uav_read => rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_m0_read, -- .read
+ uav_write => rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_m0_write, -- .write
+ uav_waitrequest => rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_m0_waitrequest, -- .waitrequest
+ uav_readdatavalid => rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_m0_readdatavalid, -- .readdatavalid
+ uav_byteenable => rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_m0_byteenable, -- .byteenable
+ uav_readdata => rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_m0_readdata, -- .readdata
+ uav_writedata => rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_m0_writedata, -- .writedata
+ uav_lock => rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_m0_lock, -- .lock
+ uav_debugaccess => rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_m0_debugaccess, -- .debugaccess
+ av_address => rx_eth_packet_overflow_control_csr_translator_avalon_anti_slave_0_address, -- avalon_anti_slave_0.address
+ av_read => rx_eth_packet_overflow_control_csr_translator_avalon_anti_slave_0_read, -- .read
+ av_readdata => rx_eth_packet_overflow_control_csr_translator_avalon_anti_slave_0_readdata -- .readdata
+ );
+
+ rx_eth_statistics_collector_csr_translator : component altera_merlin_slave_translator_0006
+ port map (
+ clk => rx_clk_clk, -- clk.clk
+ reset => rst_controller_002_reset_out_reset, -- reset.reset
+ uav_address => rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_address, -- avalon_universal_slave_0.address
+ uav_burstcount => rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_burstcount, -- .burstcount
+ uav_read => rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_read, -- .read
+ uav_write => rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_write, -- .write
+ uav_waitrequest => rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_waitrequest, -- .waitrequest
+ uav_readdatavalid => rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_readdatavalid, -- .readdatavalid
+ uav_byteenable => rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_byteenable, -- .byteenable
+ uav_readdata => rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_readdata, -- .readdata
+ uav_writedata => rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_writedata, -- .writedata
+ uav_lock => rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_lock, -- .lock
+ uav_debugaccess => rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_debugaccess, -- .debugaccess
+ av_address => rx_eth_statistics_collector_csr_translator_avalon_anti_slave_0_address, -- avalon_anti_slave_0.address
+ av_write => rx_eth_statistics_collector_csr_translator_avalon_anti_slave_0_write, -- .write
+ av_read => rx_eth_statistics_collector_csr_translator_avalon_anti_slave_0_read, -- .read
+ av_readdata => rx_eth_statistics_collector_csr_translator_avalon_anti_slave_0_readdata, -- .readdata
+ av_writedata => rx_eth_statistics_collector_csr_translator_avalon_anti_slave_0_writedata -- .writedata
+ );
+
+ rx_eth_lane_decoder_csr_translator : component altera_merlin_slave_translator_0002
+ port map (
+ clk => rx_clk_clk, -- clk.clk
+ reset => rst_controller_002_reset_out_reset, -- reset.reset
+ uav_address => rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_m0_address, -- avalon_universal_slave_0.address
+ uav_burstcount => rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_m0_burstcount, -- .burstcount
+ uav_read => rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_m0_read, -- .read
+ uav_write => rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_m0_write, -- .write
+ uav_waitrequest => rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_m0_waitrequest, -- .waitrequest
+ uav_readdatavalid => rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_m0_readdatavalid, -- .readdatavalid
+ uav_byteenable => rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_m0_byteenable, -- .byteenable
+ uav_readdata => rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_m0_readdata, -- .readdata
+ uav_writedata => rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_m0_writedata, -- .writedata
+ uav_lock => rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_m0_lock, -- .lock
+ uav_debugaccess => rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_m0_debugaccess, -- .debugaccess
+ av_address => rx_eth_lane_decoder_csr_translator_avalon_anti_slave_0_address, -- avalon_anti_slave_0.address
+ av_write => rx_eth_lane_decoder_csr_translator_avalon_anti_slave_0_write, -- .write
+ av_read => rx_eth_lane_decoder_csr_translator_avalon_anti_slave_0_read, -- .read
+ av_readdata => rx_eth_lane_decoder_csr_translator_avalon_anti_slave_0_readdata, -- .readdata
+ av_writedata => rx_eth_lane_decoder_csr_translator_avalon_anti_slave_0_writedata -- .writedata
+ );
+
+ tx_bridge_s0_translator_avalon_universal_slave_0_agent : component altera_merlin_slave_agent_0001
+ port map (
+ clk => tx_clk_clk, -- clk.clk
+ reset => rst_controller_001_reset_out_reset, -- clk_reset.reset
+ m0_address => tx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_address, -- m0.address
+ m0_burstcount => tx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_burstcount, -- .burstcount
+ m0_byteenable => tx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_byteenable, -- .byteenable
+ m0_debugaccess => tx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_debugaccess, -- .debugaccess
+ m0_lock => tx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_lock, -- .lock
+ m0_readdata => tx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_readdata, -- .readdata
+ m0_readdatavalid => tx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_readdatavalid, -- .readdatavalid
+ m0_read => tx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_read, -- .read
+ m0_waitrequest => tx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_waitrequest, -- .waitrequest
+ m0_writedata => tx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_writedata, -- .writedata
+ m0_write => tx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_write, -- .write
+ rp_endofpacket => tx_bridge_s0_translator_avalon_universal_slave_0_agent_rp_endofpacket, -- rp.endofpacket
+ rp_ready => tx_bridge_s0_translator_avalon_universal_slave_0_agent_rp_ready, -- .ready
+ rp_valid => tx_bridge_s0_translator_avalon_universal_slave_0_agent_rp_valid, -- .valid
+ rp_data => tx_bridge_s0_translator_avalon_universal_slave_0_agent_rp_data, -- .data
+ rp_startofpacket => tx_bridge_s0_translator_avalon_universal_slave_0_agent_rp_startofpacket, -- .startofpacket
+ cp_ready => crosser_out_ready, -- cp.ready
+ cp_valid => crosser_out_valid, -- .valid
+ cp_data => crosser_out_data, -- .data
+ cp_startofpacket => crosser_out_startofpacket, -- .startofpacket
+ cp_endofpacket => crosser_out_endofpacket, -- .endofpacket
+ cp_channel => crosser_out_channel, -- .channel
+ rf_sink_ready => tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready, -- rf_sink.ready
+ rf_sink_valid => tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid, -- .valid
+ rf_sink_startofpacket => tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket, -- .startofpacket
+ rf_sink_endofpacket => tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket, -- .endofpacket
+ rf_sink_data => tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data, -- .data
+ rf_source_ready => tx_bridge_s0_translator_avalon_universal_slave_0_agent_rf_source_ready, -- rf_source.ready
+ rf_source_valid => tx_bridge_s0_translator_avalon_universal_slave_0_agent_rf_source_valid, -- .valid
+ rf_source_startofpacket => tx_bridge_s0_translator_avalon_universal_slave_0_agent_rf_source_startofpacket, -- .startofpacket
+ rf_source_endofpacket => tx_bridge_s0_translator_avalon_universal_slave_0_agent_rf_source_endofpacket, -- .endofpacket
+ rf_source_data => tx_bridge_s0_translator_avalon_universal_slave_0_agent_rf_source_data, -- .data
+ rdata_fifo_sink_ready => tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_ready, -- rdata_fifo_sink.ready
+ rdata_fifo_sink_valid => tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_valid, -- .valid
+ rdata_fifo_sink_data => tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data, -- .data
+ rdata_fifo_src_ready => tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready, -- rdata_fifo_src.ready
+ rdata_fifo_src_valid => tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid, -- .valid
+ rdata_fifo_src_data => tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data -- .data
+ );
+
+ tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo : component altera_avalon_sc_fifo_0001
+ port map (
+ clk => tx_clk_clk, -- clk.clk
+ reset => rst_controller_001_reset_out_reset, -- clk_reset.reset
+ in_data => tx_bridge_s0_translator_avalon_universal_slave_0_agent_rf_source_data, -- in.data
+ in_valid => tx_bridge_s0_translator_avalon_universal_slave_0_agent_rf_source_valid, -- .valid
+ in_ready => tx_bridge_s0_translator_avalon_universal_slave_0_agent_rf_source_ready, -- .ready
+ in_startofpacket => tx_bridge_s0_translator_avalon_universal_slave_0_agent_rf_source_startofpacket, -- .startofpacket
+ in_endofpacket => tx_bridge_s0_translator_avalon_universal_slave_0_agent_rf_source_endofpacket, -- .endofpacket
+ out_data => tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data, -- out.data
+ out_valid => tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid, -- .valid
+ out_ready => tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready, -- .ready
+ out_startofpacket => tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket, -- .startofpacket
+ out_endofpacket => tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket -- .endofpacket
+ );
+
+ tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo : component altera_avalon_sc_fifo_0002
+ port map (
+ clk => tx_clk_clk, -- clk.clk
+ reset => rst_controller_001_reset_out_reset, -- clk_reset.reset
+ in_data => tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data, -- in.data
+ in_valid => tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid, -- .valid
+ in_ready => tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready, -- .ready
+ out_data => tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data, -- out.data
+ out_valid => tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_valid, -- .valid
+ out_ready => tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_ready -- .ready
+ );
+
+ merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_agent : component altera_merlin_master_agent_0001
+ port map (
+ clk => csr_clk_clk, -- clk.clk
+ reset => rst_controller_reset_out_reset, -- clk_reset.reset
+ av_address => merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_address, -- av.address
+ av_write => merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_write, -- .write
+ av_read => merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_read, -- .read
+ av_writedata => merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_writedata, -- .writedata
+ av_readdata => merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_readdata, -- .readdata
+ av_waitrequest => merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_waitrequest, -- .waitrequest
+ av_readdatavalid => merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_readdatavalid, -- .readdatavalid
+ av_byteenable => merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_byteenable, -- .byteenable
+ av_burstcount => merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_burstcount, -- .burstcount
+ av_debugaccess => merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_debugaccess, -- .debugaccess
+ av_lock => merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_lock, -- .lock
+ cp_valid => merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_agent_cp_valid, -- cp.valid
+ cp_data => merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_agent_cp_data, -- .data
+ cp_startofpacket => merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_agent_cp_startofpacket, -- .startofpacket
+ cp_endofpacket => merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_agent_cp_endofpacket, -- .endofpacket
+ cp_ready => merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_agent_cp_ready, -- .ready
+ rp_valid => limiter_rsp_src_valid, -- rp.valid
+ rp_data => limiter_rsp_src_data, -- .data
+ rp_channel => limiter_rsp_src_channel, -- .channel
+ rp_startofpacket => limiter_rsp_src_startofpacket, -- .startofpacket
+ rp_endofpacket => limiter_rsp_src_endofpacket, -- .endofpacket
+ rp_ready => limiter_rsp_src_ready -- .ready
+ );
+
+ rx_bridge_s0_translator_avalon_universal_slave_0_agent : component altera_merlin_slave_agent_0002
+ port map (
+ clk => rx_clk_clk, -- clk.clk
+ reset => rst_controller_002_reset_out_reset, -- clk_reset.reset
+ m0_address => rx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_address, -- m0.address
+ m0_burstcount => rx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_burstcount, -- .burstcount
+ m0_byteenable => rx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_byteenable, -- .byteenable
+ m0_debugaccess => rx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_debugaccess, -- .debugaccess
+ m0_lock => rx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_lock, -- .lock
+ m0_readdata => rx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_readdata, -- .readdata
+ m0_readdatavalid => rx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_readdatavalid, -- .readdatavalid
+ m0_read => rx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_read, -- .read
+ m0_waitrequest => rx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_waitrequest, -- .waitrequest
+ m0_writedata => rx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_writedata, -- .writedata
+ m0_write => rx_bridge_s0_translator_avalon_universal_slave_0_agent_m0_write, -- .write
+ rp_endofpacket => rx_bridge_s0_translator_avalon_universal_slave_0_agent_rp_endofpacket, -- rp.endofpacket
+ rp_ready => rx_bridge_s0_translator_avalon_universal_slave_0_agent_rp_ready, -- .ready
+ rp_valid => rx_bridge_s0_translator_avalon_universal_slave_0_agent_rp_valid, -- .valid
+ rp_data => rx_bridge_s0_translator_avalon_universal_slave_0_agent_rp_data, -- .data
+ rp_startofpacket => rx_bridge_s0_translator_avalon_universal_slave_0_agent_rp_startofpacket, -- .startofpacket
+ cp_ready => crosser_001_out_ready, -- cp.ready
+ cp_valid => crosser_001_out_valid, -- .valid
+ cp_data => crosser_001_out_data, -- .data
+ cp_startofpacket => crosser_001_out_startofpacket, -- .startofpacket
+ cp_endofpacket => crosser_001_out_endofpacket, -- .endofpacket
+ cp_channel => crosser_001_out_channel, -- .channel
+ rf_sink_ready => rx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready, -- rf_sink.ready
+ rf_sink_valid => rx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid, -- .valid
+ rf_sink_startofpacket => rx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket, -- .startofpacket
+ rf_sink_endofpacket => rx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket, -- .endofpacket
+ rf_sink_data => rx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data, -- .data
+ rf_source_ready => rx_bridge_s0_translator_avalon_universal_slave_0_agent_rf_source_ready, -- rf_source.ready
+ rf_source_valid => rx_bridge_s0_translator_avalon_universal_slave_0_agent_rf_source_valid, -- .valid
+ rf_source_startofpacket => rx_bridge_s0_translator_avalon_universal_slave_0_agent_rf_source_startofpacket, -- .startofpacket
+ rf_source_endofpacket => rx_bridge_s0_translator_avalon_universal_slave_0_agent_rf_source_endofpacket, -- .endofpacket
+ rf_source_data => rx_bridge_s0_translator_avalon_universal_slave_0_agent_rf_source_data, -- .data
+ rdata_fifo_sink_ready => rx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_ready, -- rdata_fifo_sink.ready
+ rdata_fifo_sink_valid => rx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_valid, -- .valid
+ rdata_fifo_sink_data => rx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data, -- .data
+ rdata_fifo_src_ready => rx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready, -- rdata_fifo_src.ready
+ rdata_fifo_src_valid => rx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid, -- .valid
+ rdata_fifo_src_data => rx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data -- .data
+ );
+
+ rx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo : component altera_avalon_sc_fifo_0001
+ port map (
+ clk => rx_clk_clk, -- clk.clk
+ reset => rst_controller_002_reset_out_reset, -- clk_reset.reset
+ in_data => rx_bridge_s0_translator_avalon_universal_slave_0_agent_rf_source_data, -- in.data
+ in_valid => rx_bridge_s0_translator_avalon_universal_slave_0_agent_rf_source_valid, -- .valid
+ in_ready => rx_bridge_s0_translator_avalon_universal_slave_0_agent_rf_source_ready, -- .ready
+ in_startofpacket => rx_bridge_s0_translator_avalon_universal_slave_0_agent_rf_source_startofpacket, -- .startofpacket
+ in_endofpacket => rx_bridge_s0_translator_avalon_universal_slave_0_agent_rf_source_endofpacket, -- .endofpacket
+ out_data => rx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data, -- out.data
+ out_valid => rx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid, -- .valid
+ out_ready => rx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready, -- .ready
+ out_startofpacket => rx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket, -- .startofpacket
+ out_endofpacket => rx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket -- .endofpacket
+ );
+
+ rx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo : component altera_avalon_sc_fifo_0002
+ port map (
+ clk => rx_clk_clk, -- clk.clk
+ reset => rst_controller_002_reset_out_reset, -- clk_reset.reset
+ in_data => rx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data, -- in.data
+ in_valid => rx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid, -- .valid
+ in_ready => rx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready, -- .ready
+ out_data => rx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data, -- out.data
+ out_valid => rx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_valid, -- .valid
+ out_ready => rx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_ready -- .ready
+ );
+
+ tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent : component altera_merlin_slave_agent_0003
+ port map (
+ clk => tx_clk_clk, -- clk.clk
+ reset => rst_controller_001_reset_out_reset, -- clk_reset.reset
+ m0_address => tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_address, -- m0.address
+ m0_burstcount => tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_burstcount, -- .burstcount
+ m0_byteenable => tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_byteenable, -- .byteenable
+ m0_debugaccess => tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_debugaccess, -- .debugaccess
+ m0_lock => tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_lock, -- .lock
+ m0_readdata => tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_readdata, -- .readdata
+ m0_readdatavalid => tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_readdatavalid, -- .readdatavalid
+ m0_read => tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_read, -- .read
+ m0_waitrequest => tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_waitrequest, -- .waitrequest
+ m0_writedata => tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_writedata, -- .writedata
+ m0_write => tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_write, -- .write
+ rp_endofpacket => tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rp_endofpacket, -- rp.endofpacket
+ rp_ready => tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rp_ready, -- .ready
+ rp_valid => tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rp_valid, -- .valid
+ rp_data => tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rp_data, -- .data
+ rp_startofpacket => tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rp_startofpacket, -- .startofpacket
+ cp_ready => cmd_xbar_demux_001_src7_ready, -- cp.ready
+ cp_valid => cmd_xbar_demux_001_src7_valid, -- .valid
+ cp_data => cmd_xbar_demux_001_src7_data, -- .data
+ cp_startofpacket => cmd_xbar_demux_001_src7_startofpacket, -- .startofpacket
+ cp_endofpacket => cmd_xbar_demux_001_src7_endofpacket, -- .endofpacket
+ cp_channel => cmd_xbar_demux_001_src7_channel, -- .channel
+ rf_sink_ready => tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready, -- rf_sink.ready
+ rf_sink_valid => tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid, -- .valid
+ rf_sink_startofpacket => tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket, -- .startofpacket
+ rf_sink_endofpacket => tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket, -- .endofpacket
+ rf_sink_data => tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data, -- .data
+ rf_source_ready => tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rf_source_ready, -- rf_source.ready
+ rf_source_valid => tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rf_source_valid, -- .valid
+ rf_source_startofpacket => tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rf_source_startofpacket, -- .startofpacket
+ rf_source_endofpacket => tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rf_source_endofpacket, -- .endofpacket
+ rf_source_data => tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rf_source_data, -- .data
+ rdata_fifo_sink_ready => tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready, -- rdata_fifo_sink.ready
+ rdata_fifo_sink_valid => tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid, -- .valid
+ rdata_fifo_sink_data => tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data, -- .data
+ rdata_fifo_src_ready => tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready, -- rdata_fifo_src.ready
+ rdata_fifo_src_valid => tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid, -- .valid
+ rdata_fifo_src_data => tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data -- .data
+ );
+
+ tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo : component altera_avalon_sc_fifo_0003
+ port map (
+ clk => tx_clk_clk, -- clk.clk
+ reset => rst_controller_001_reset_out_reset, -- clk_reset.reset
+ in_data => tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rf_source_data, -- in.data
+ in_valid => tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rf_source_valid, -- .valid
+ in_ready => tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rf_source_ready, -- .ready
+ in_startofpacket => tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rf_source_startofpacket, -- .startofpacket
+ in_endofpacket => tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rf_source_endofpacket, -- .endofpacket
+ out_data => tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data, -- out.data
+ out_valid => tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid, -- .valid
+ out_ready => tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready, -- .ready
+ out_startofpacket => tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket, -- .startofpacket
+ out_endofpacket => tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket -- .endofpacket
+ );
+
+ tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent : component altera_merlin_slave_agent_0004
+ port map (
+ clk => tx_clk_clk, -- clk.clk
+ reset => rst_controller_001_reset_out_reset, -- clk_reset.reset
+ m0_address => tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_m0_address, -- m0.address
+ m0_burstcount => tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_m0_burstcount, -- .burstcount
+ m0_byteenable => tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_m0_byteenable, -- .byteenable
+ m0_debugaccess => tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_m0_debugaccess, -- .debugaccess
+ m0_lock => tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_m0_lock, -- .lock
+ m0_readdata => tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_m0_readdata, -- .readdata
+ m0_readdatavalid => tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_m0_readdatavalid, -- .readdatavalid
+ m0_read => tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_m0_read, -- .read
+ m0_waitrequest => tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_m0_waitrequest, -- .waitrequest
+ m0_writedata => tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_m0_writedata, -- .writedata
+ m0_write => tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_m0_write, -- .write
+ rp_endofpacket => tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rp_endofpacket, -- rp.endofpacket
+ rp_ready => tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rp_ready, -- .ready
+ rp_valid => tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rp_valid, -- .valid
+ rp_data => tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rp_data, -- .data
+ rp_startofpacket => tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rp_startofpacket, -- .startofpacket
+ cp_ready => cmd_xbar_demux_001_src1_ready, -- cp.ready
+ cp_valid => cmd_xbar_demux_001_src1_valid, -- .valid
+ cp_data => cmd_xbar_demux_001_src1_data, -- .data
+ cp_startofpacket => cmd_xbar_demux_001_src1_startofpacket, -- .startofpacket
+ cp_endofpacket => cmd_xbar_demux_001_src1_endofpacket, -- .endofpacket
+ cp_channel => cmd_xbar_demux_001_src1_channel, -- .channel
+ rf_sink_ready => tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready, -- rf_sink.ready
+ rf_sink_valid => tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid, -- .valid
+ rf_sink_startofpacket => tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket, -- .startofpacket
+ rf_sink_endofpacket => tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket, -- .endofpacket
+ rf_sink_data => tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data, -- .data
+ rf_source_ready => tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rf_source_ready, -- rf_source.ready
+ rf_source_valid => tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rf_source_valid, -- .valid
+ rf_source_startofpacket => tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rf_source_startofpacket, -- .startofpacket
+ rf_source_endofpacket => tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rf_source_endofpacket, -- .endofpacket
+ rf_source_data => tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rf_source_data, -- .data
+ rdata_fifo_sink_ready => tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready, -- rdata_fifo_sink.ready
+ rdata_fifo_sink_valid => tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid, -- .valid
+ rdata_fifo_sink_data => tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data, -- .data
+ rdata_fifo_src_ready => tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready, -- rdata_fifo_src.ready
+ rdata_fifo_src_valid => tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid, -- .valid
+ rdata_fifo_src_data => tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data -- .data
+ );
+
+ tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo : component altera_avalon_sc_fifo_0004
+ port map (
+ clk => tx_clk_clk, -- clk.clk
+ reset => rst_controller_001_reset_out_reset, -- clk_reset.reset
+ in_data => tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rf_source_data, -- in.data
+ in_valid => tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rf_source_valid, -- .valid
+ in_ready => tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rf_source_ready, -- .ready
+ in_startofpacket => tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rf_source_startofpacket, -- .startofpacket
+ in_endofpacket => tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rf_source_endofpacket, -- .endofpacket
+ out_data => tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data, -- out.data
+ out_valid => tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid, -- .valid
+ out_ready => tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready, -- .ready
+ out_startofpacket => tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket, -- .startofpacket
+ out_endofpacket => tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket -- .endofpacket
+ );
+
+ tx_bridge_m0_translator_avalon_universal_master_0_agent : component altera_merlin_master_agent_0002
+ port map (
+ clk => tx_clk_clk, -- clk.clk
+ reset => rst_controller_001_reset_out_reset, -- clk_reset.reset
+ av_address => tx_bridge_m0_translator_avalon_universal_master_0_address, -- av.address
+ av_write => tx_bridge_m0_translator_avalon_universal_master_0_write, -- .write
+ av_read => tx_bridge_m0_translator_avalon_universal_master_0_read, -- .read
+ av_writedata => tx_bridge_m0_translator_avalon_universal_master_0_writedata, -- .writedata
+ av_readdata => tx_bridge_m0_translator_avalon_universal_master_0_readdata, -- .readdata
+ av_waitrequest => tx_bridge_m0_translator_avalon_universal_master_0_waitrequest, -- .waitrequest
+ av_readdatavalid => tx_bridge_m0_translator_avalon_universal_master_0_readdatavalid, -- .readdatavalid
+ av_byteenable => tx_bridge_m0_translator_avalon_universal_master_0_byteenable, -- .byteenable
+ av_burstcount => tx_bridge_m0_translator_avalon_universal_master_0_burstcount, -- .burstcount
+ av_debugaccess => tx_bridge_m0_translator_avalon_universal_master_0_debugaccess, -- .debugaccess
+ av_lock => tx_bridge_m0_translator_avalon_universal_master_0_lock, -- .lock
+ cp_valid => tx_bridge_m0_translator_avalon_universal_master_0_agent_cp_valid, -- cp.valid
+ cp_data => tx_bridge_m0_translator_avalon_universal_master_0_agent_cp_data, -- .data
+ cp_startofpacket => tx_bridge_m0_translator_avalon_universal_master_0_agent_cp_startofpacket, -- .startofpacket
+ cp_endofpacket => tx_bridge_m0_translator_avalon_universal_master_0_agent_cp_endofpacket, -- .endofpacket
+ cp_ready => tx_bridge_m0_translator_avalon_universal_master_0_agent_cp_ready, -- .ready
+ rp_valid => limiter_001_rsp_src_valid, -- rp.valid
+ rp_data => limiter_001_rsp_src_data, -- .data
+ rp_channel => limiter_001_rsp_src_channel, -- .channel
+ rp_startofpacket => limiter_001_rsp_src_startofpacket, -- .startofpacket
+ rp_endofpacket => limiter_001_rsp_src_endofpacket, -- .endofpacket
+ rp_ready => limiter_001_rsp_src_ready -- .ready
+ );
+
+ tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent : component altera_merlin_slave_agent_0005
+ port map (
+ clk => tx_clk_clk, -- clk.clk
+ reset => rst_controller_001_reset_out_reset, -- clk_reset.reset
+ m0_address => tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_m0_address, -- m0.address
+ m0_burstcount => tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_m0_burstcount, -- .burstcount
+ m0_byteenable => tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_m0_byteenable, -- .byteenable
+ m0_debugaccess => tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_m0_debugaccess, -- .debugaccess
+ m0_lock => tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_m0_lock, -- .lock
+ m0_readdata => tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_m0_readdata, -- .readdata
+ m0_readdatavalid => tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_m0_readdatavalid, -- .readdatavalid
+ m0_read => tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_m0_read, -- .read
+ m0_waitrequest => tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_m0_waitrequest, -- .waitrequest
+ m0_writedata => tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_m0_writedata, -- .writedata
+ m0_write => tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_m0_write, -- .write
+ rp_endofpacket => tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rp_endofpacket, -- rp.endofpacket
+ rp_ready => tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rp_ready, -- .ready
+ rp_valid => tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rp_valid, -- .valid
+ rp_data => tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rp_data, -- .data
+ rp_startofpacket => tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rp_startofpacket, -- .startofpacket
+ cp_ready => cmd_xbar_demux_001_src2_ready, -- cp.ready
+ cp_valid => cmd_xbar_demux_001_src2_valid, -- .valid
+ cp_data => cmd_xbar_demux_001_src2_data, -- .data
+ cp_startofpacket => cmd_xbar_demux_001_src2_startofpacket, -- .startofpacket
+ cp_endofpacket => cmd_xbar_demux_001_src2_endofpacket, -- .endofpacket
+ cp_channel => cmd_xbar_demux_001_src2_channel, -- .channel
+ rf_sink_ready => tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready, -- rf_sink.ready
+ rf_sink_valid => tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid, -- .valid
+ rf_sink_startofpacket => tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket, -- .startofpacket
+ rf_sink_endofpacket => tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket, -- .endofpacket
+ rf_sink_data => tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data, -- .data
+ rf_source_ready => tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rf_source_ready, -- rf_source.ready
+ rf_source_valid => tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rf_source_valid, -- .valid
+ rf_source_startofpacket => tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rf_source_startofpacket, -- .startofpacket
+ rf_source_endofpacket => tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rf_source_endofpacket, -- .endofpacket
+ rf_source_data => tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rf_source_data, -- .data
+ rdata_fifo_sink_ready => tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready, -- rdata_fifo_sink.ready
+ rdata_fifo_sink_valid => tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid, -- .valid
+ rdata_fifo_sink_data => tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data, -- .data
+ rdata_fifo_src_ready => tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready, -- rdata_fifo_src.ready
+ rdata_fifo_src_valid => tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid, -- .valid
+ rdata_fifo_src_data => tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data -- .data
+ );
+
+ tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo : component altera_avalon_sc_fifo_0004
+ port map (
+ clk => tx_clk_clk, -- clk.clk
+ reset => rst_controller_001_reset_out_reset, -- clk_reset.reset
+ in_data => tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rf_source_data, -- in.data
+ in_valid => tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rf_source_valid, -- .valid
+ in_ready => tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rf_source_ready, -- .ready
+ in_startofpacket => tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rf_source_startofpacket, -- .startofpacket
+ in_endofpacket => tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rf_source_endofpacket, -- .endofpacket
+ out_data => tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data, -- out.data
+ out_valid => tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid, -- .valid
+ out_ready => tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready, -- .ready
+ out_startofpacket => tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket, -- .startofpacket
+ out_endofpacket => tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket -- .endofpacket
+ );
+
+ tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent : component altera_merlin_slave_agent_0006
+ port map (
+ clk => tx_clk_clk, -- clk.clk
+ reset => rst_controller_001_reset_out_reset, -- clk_reset.reset
+ m0_address => tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_m0_address, -- m0.address
+ m0_burstcount => tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_m0_burstcount, -- .burstcount
+ m0_byteenable => tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_m0_byteenable, -- .byteenable
+ m0_debugaccess => tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_m0_debugaccess, -- .debugaccess
+ m0_lock => tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_m0_lock, -- .lock
+ m0_readdata => tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_m0_readdata, -- .readdata
+ m0_readdatavalid => tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_m0_readdatavalid, -- .readdatavalid
+ m0_read => tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_m0_read, -- .read
+ m0_waitrequest => tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_m0_waitrequest, -- .waitrequest
+ m0_writedata => tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_m0_writedata, -- .writedata
+ m0_write => tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_m0_write, -- .write
+ rp_endofpacket => tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rp_endofpacket, -- rp.endofpacket
+ rp_ready => tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rp_ready, -- .ready
+ rp_valid => tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rp_valid, -- .valid
+ rp_data => tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rp_data, -- .data
+ rp_startofpacket => tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rp_startofpacket, -- .startofpacket
+ cp_ready => cmd_xbar_demux_001_src4_ready, -- cp.ready
+ cp_valid => cmd_xbar_demux_001_src4_valid, -- .valid
+ cp_data => cmd_xbar_demux_001_src4_data, -- .data
+ cp_startofpacket => cmd_xbar_demux_001_src4_startofpacket, -- .startofpacket
+ cp_endofpacket => cmd_xbar_demux_001_src4_endofpacket, -- .endofpacket
+ cp_channel => cmd_xbar_demux_001_src4_channel, -- .channel
+ rf_sink_ready => tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready, -- rf_sink.ready
+ rf_sink_valid => tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid, -- .valid
+ rf_sink_startofpacket => tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket, -- .startofpacket
+ rf_sink_endofpacket => tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket, -- .endofpacket
+ rf_sink_data => tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data, -- .data
+ rf_source_ready => tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rf_source_ready, -- rf_source.ready
+ rf_source_valid => tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rf_source_valid, -- .valid
+ rf_source_startofpacket => tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rf_source_startofpacket, -- .startofpacket
+ rf_source_endofpacket => tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rf_source_endofpacket, -- .endofpacket
+ rf_source_data => tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rf_source_data, -- .data
+ rdata_fifo_sink_ready => tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready, -- rdata_fifo_sink.ready
+ rdata_fifo_sink_valid => tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid, -- .valid
+ rdata_fifo_sink_data => tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data, -- .data
+ rdata_fifo_src_ready => tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready, -- rdata_fifo_src.ready
+ rdata_fifo_src_valid => tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid, -- .valid
+ rdata_fifo_src_data => tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data -- .data
+ );
+
+ tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo : component altera_avalon_sc_fifo_0004
+ port map (
+ clk => tx_clk_clk, -- clk.clk
+ reset => rst_controller_001_reset_out_reset, -- clk_reset.reset
+ in_data => tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rf_source_data, -- in.data
+ in_valid => tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rf_source_valid, -- .valid
+ in_ready => tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rf_source_ready, -- .ready
+ in_startofpacket => tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rf_source_startofpacket, -- .startofpacket
+ in_endofpacket => tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rf_source_endofpacket, -- .endofpacket
+ out_data => tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data, -- out.data
+ out_valid => tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid, -- .valid
+ out_ready => tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready, -- .ready
+ out_startofpacket => tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket, -- .startofpacket
+ out_endofpacket => tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket -- .endofpacket
+ );
+
+ tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent : component altera_merlin_slave_agent_0007
+ port map (
+ clk => tx_clk_clk, -- clk.clk
+ reset => rst_controller_001_reset_out_reset, -- clk_reset.reset
+ m0_address => tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_address, -- m0.address
+ m0_burstcount => tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_burstcount, -- .burstcount
+ m0_byteenable => tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_byteenable, -- .byteenable
+ m0_debugaccess => tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_debugaccess, -- .debugaccess
+ m0_lock => tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_lock, -- .lock
+ m0_readdata => tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_readdata, -- .readdata
+ m0_readdatavalid => tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_readdatavalid, -- .readdatavalid
+ m0_read => tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_read, -- .read
+ m0_waitrequest => tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_waitrequest, -- .waitrequest
+ m0_writedata => tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_writedata, -- .writedata
+ m0_write => tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_write, -- .write
+ rp_endofpacket => tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rp_endofpacket, -- rp.endofpacket
+ rp_ready => tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rp_ready, -- .ready
+ rp_valid => tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rp_valid, -- .valid
+ rp_data => tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rp_data, -- .data
+ rp_startofpacket => tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rp_startofpacket, -- .startofpacket
+ cp_ready => cmd_xbar_demux_001_src6_ready, -- cp.ready
+ cp_valid => cmd_xbar_demux_001_src6_valid, -- .valid
+ cp_data => cmd_xbar_demux_001_src6_data, -- .data
+ cp_startofpacket => cmd_xbar_demux_001_src6_startofpacket, -- .startofpacket
+ cp_endofpacket => cmd_xbar_demux_001_src6_endofpacket, -- .endofpacket
+ cp_channel => cmd_xbar_demux_001_src6_channel, -- .channel
+ rf_sink_ready => tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready, -- rf_sink.ready
+ rf_sink_valid => tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid, -- .valid
+ rf_sink_startofpacket => tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket, -- .startofpacket
+ rf_sink_endofpacket => tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket, -- .endofpacket
+ rf_sink_data => tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data, -- .data
+ rf_source_ready => tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rf_source_ready, -- rf_source.ready
+ rf_source_valid => tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rf_source_valid, -- .valid
+ rf_source_startofpacket => tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rf_source_startofpacket, -- .startofpacket
+ rf_source_endofpacket => tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rf_source_endofpacket, -- .endofpacket
+ rf_source_data => tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rf_source_data, -- .data
+ rdata_fifo_sink_ready => tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready, -- rdata_fifo_sink.ready
+ rdata_fifo_sink_valid => tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid, -- .valid
+ rdata_fifo_sink_data => tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data, -- .data
+ rdata_fifo_src_ready => tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready, -- rdata_fifo_src.ready
+ rdata_fifo_src_valid => tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid, -- .valid
+ rdata_fifo_src_data => tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data -- .data
+ );
+
+ tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rsp_fifo : component altera_avalon_sc_fifo_0004
+ port map (
+ clk => tx_clk_clk, -- clk.clk
+ reset => rst_controller_001_reset_out_reset, -- clk_reset.reset
+ in_data => tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rf_source_data, -- in.data
+ in_valid => tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rf_source_valid, -- .valid
+ in_ready => tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rf_source_ready, -- .ready
+ in_startofpacket => tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rf_source_startofpacket, -- .startofpacket
+ in_endofpacket => tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rf_source_endofpacket, -- .endofpacket
+ out_data => tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data, -- out.data
+ out_valid => tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid, -- .valid
+ out_ready => tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready, -- .ready
+ out_startofpacket => tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket, -- .startofpacket
+ out_endofpacket => tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket -- .endofpacket
+ );
+
+ tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent : component altera_merlin_slave_agent_0008
+ port map (
+ clk => tx_clk_clk, -- clk.clk
+ reset => rst_controller_001_reset_out_reset, -- clk_reset.reset
+ m0_address => tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_address, -- m0.address
+ m0_burstcount => tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_burstcount, -- .burstcount
+ m0_byteenable => tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_byteenable, -- .byteenable
+ m0_debugaccess => tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_debugaccess, -- .debugaccess
+ m0_lock => tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_lock, -- .lock
+ m0_readdata => tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_readdata, -- .readdata
+ m0_readdatavalid => tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_readdatavalid, -- .readdatavalid
+ m0_read => tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_read, -- .read
+ m0_waitrequest => tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_waitrequest, -- .waitrequest
+ m0_writedata => tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_writedata, -- .writedata
+ m0_write => tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_write, -- .write
+ rp_endofpacket => tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rp_endofpacket, -- rp.endofpacket
+ rp_ready => tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rp_ready, -- .ready
+ rp_valid => tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rp_valid, -- .valid
+ rp_data => tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rp_data, -- .data
+ rp_startofpacket => tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rp_startofpacket, -- .startofpacket
+ cp_ready => cmd_xbar_demux_001_src0_ready, -- cp.ready
+ cp_valid => cmd_xbar_demux_001_src0_valid, -- .valid
+ cp_data => cmd_xbar_demux_001_src0_data, -- .data
+ cp_startofpacket => cmd_xbar_demux_001_src0_startofpacket, -- .startofpacket
+ cp_endofpacket => cmd_xbar_demux_001_src0_endofpacket, -- .endofpacket
+ cp_channel => cmd_xbar_demux_001_src0_channel, -- .channel
+ rf_sink_ready => tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready, -- rf_sink.ready
+ rf_sink_valid => tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid, -- .valid
+ rf_sink_startofpacket => tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket, -- .startofpacket
+ rf_sink_endofpacket => tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket, -- .endofpacket
+ rf_sink_data => tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data, -- .data
+ rf_source_ready => tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rf_source_ready, -- rf_source.ready
+ rf_source_valid => tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rf_source_valid, -- .valid
+ rf_source_startofpacket => tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rf_source_startofpacket, -- .startofpacket
+ rf_source_endofpacket => tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rf_source_endofpacket, -- .endofpacket
+ rf_source_data => tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rf_source_data, -- .data
+ rdata_fifo_sink_ready => tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready, -- rdata_fifo_sink.ready
+ rdata_fifo_sink_valid => tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid, -- .valid
+ rdata_fifo_sink_data => tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data, -- .data
+ rdata_fifo_src_ready => tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready, -- rdata_fifo_src.ready
+ rdata_fifo_src_valid => tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid, -- .valid
+ rdata_fifo_src_data => tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data -- .data
+ );
+
+ tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo : component altera_avalon_sc_fifo_0004
+ port map (
+ clk => tx_clk_clk, -- clk.clk
+ reset => rst_controller_001_reset_out_reset, -- clk_reset.reset
+ in_data => tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rf_source_data, -- in.data
+ in_valid => tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rf_source_valid, -- .valid
+ in_ready => tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rf_source_ready, -- .ready
+ in_startofpacket => tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rf_source_startofpacket, -- .startofpacket
+ in_endofpacket => tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rf_source_endofpacket, -- .endofpacket
+ out_data => tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data, -- out.data
+ out_valid => tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid, -- .valid
+ out_ready => tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready, -- .ready
+ out_startofpacket => tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket, -- .startofpacket
+ out_endofpacket => tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket -- .endofpacket
+ );
+
+ tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent : component altera_merlin_slave_agent_0009
+ port map (
+ clk => tx_clk_clk, -- clk.clk
+ reset => rst_controller_001_reset_out_reset, -- clk_reset.reset
+ m0_address => tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_address, -- m0.address
+ m0_burstcount => tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_burstcount, -- .burstcount
+ m0_byteenable => tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_byteenable, -- .byteenable
+ m0_debugaccess => tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_debugaccess, -- .debugaccess
+ m0_lock => tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_lock, -- .lock
+ m0_readdata => tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_readdata, -- .readdata
+ m0_readdatavalid => tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_readdatavalid, -- .readdatavalid
+ m0_read => tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_read, -- .read
+ m0_waitrequest => tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_waitrequest, -- .waitrequest
+ m0_writedata => tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_writedata, -- .writedata
+ m0_write => tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_write, -- .write
+ rp_endofpacket => tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rp_endofpacket, -- rp.endofpacket
+ rp_ready => tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rp_ready, -- .ready
+ rp_valid => tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rp_valid, -- .valid
+ rp_data => tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rp_data, -- .data
+ rp_startofpacket => tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rp_startofpacket, -- .startofpacket
+ cp_ready => cmd_xbar_demux_001_src5_ready, -- cp.ready
+ cp_valid => cmd_xbar_demux_001_src5_valid, -- .valid
+ cp_data => cmd_xbar_demux_001_src5_data, -- .data
+ cp_startofpacket => cmd_xbar_demux_001_src5_startofpacket, -- .startofpacket
+ cp_endofpacket => cmd_xbar_demux_001_src5_endofpacket, -- .endofpacket
+ cp_channel => cmd_xbar_demux_001_src5_channel, -- .channel
+ rf_sink_ready => tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready, -- rf_sink.ready
+ rf_sink_valid => tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid, -- .valid
+ rf_sink_startofpacket => tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket, -- .startofpacket
+ rf_sink_endofpacket => tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket, -- .endofpacket
+ rf_sink_data => tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data, -- .data
+ rf_source_ready => tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rf_source_ready, -- rf_source.ready
+ rf_source_valid => tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rf_source_valid, -- .valid
+ rf_source_startofpacket => tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rf_source_startofpacket, -- .startofpacket
+ rf_source_endofpacket => tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rf_source_endofpacket, -- .endofpacket
+ rf_source_data => tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rf_source_data, -- .data
+ rdata_fifo_sink_ready => tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready, -- rdata_fifo_sink.ready
+ rdata_fifo_sink_valid => tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid, -- .valid
+ rdata_fifo_sink_data => tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data, -- .data
+ rdata_fifo_src_ready => tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready, -- rdata_fifo_src.ready
+ rdata_fifo_src_valid => tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid, -- .valid
+ rdata_fifo_src_data => tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data -- .data
+ );
+
+ tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo : component altera_avalon_sc_fifo_0004
+ port map (
+ clk => tx_clk_clk, -- clk.clk
+ reset => rst_controller_001_reset_out_reset, -- clk_reset.reset
+ in_data => tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rf_source_data, -- in.data
+ in_valid => tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rf_source_valid, -- .valid
+ in_ready => tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rf_source_ready, -- .ready
+ in_startofpacket => tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rf_source_startofpacket, -- .startofpacket
+ in_endofpacket => tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rf_source_endofpacket, -- .endofpacket
+ out_data => tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data, -- out.data
+ out_valid => tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid, -- .valid
+ out_ready => tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready, -- .ready
+ out_startofpacket => tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket, -- .startofpacket
+ out_endofpacket => tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket -- .endofpacket
+ );
+
+ tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent : component altera_merlin_slave_agent_0010
+ port map (
+ clk => tx_clk_clk, -- clk.clk
+ reset => rst_controller_001_reset_out_reset, -- clk_reset.reset
+ m0_address => tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_m0_address, -- m0.address
+ m0_burstcount => tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_m0_burstcount, -- .burstcount
+ m0_byteenable => tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_m0_byteenable, -- .byteenable
+ m0_debugaccess => tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_m0_debugaccess, -- .debugaccess
+ m0_lock => tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_m0_lock, -- .lock
+ m0_readdata => tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_m0_readdata, -- .readdata
+ m0_readdatavalid => tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_m0_readdatavalid, -- .readdatavalid
+ m0_read => tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_m0_read, -- .read
+ m0_waitrequest => tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_m0_waitrequest, -- .waitrequest
+ m0_writedata => tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_m0_writedata, -- .writedata
+ m0_write => tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_m0_write, -- .write
+ rp_endofpacket => tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rp_endofpacket, -- rp.endofpacket
+ rp_ready => tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rp_ready, -- .ready
+ rp_valid => tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rp_valid, -- .valid
+ rp_data => tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rp_data, -- .data
+ rp_startofpacket => tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rp_startofpacket, -- .startofpacket
+ cp_ready => cmd_xbar_demux_001_src3_ready, -- cp.ready
+ cp_valid => cmd_xbar_demux_001_src3_valid, -- .valid
+ cp_data => cmd_xbar_demux_001_src3_data, -- .data
+ cp_startofpacket => cmd_xbar_demux_001_src3_startofpacket, -- .startofpacket
+ cp_endofpacket => cmd_xbar_demux_001_src3_endofpacket, -- .endofpacket
+ cp_channel => cmd_xbar_demux_001_src3_channel, -- .channel
+ rf_sink_ready => tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready, -- rf_sink.ready
+ rf_sink_valid => tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid, -- .valid
+ rf_sink_startofpacket => tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket, -- .startofpacket
+ rf_sink_endofpacket => tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket, -- .endofpacket
+ rf_sink_data => tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data, -- .data
+ rf_source_ready => tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rf_source_ready, -- rf_source.ready
+ rf_source_valid => tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rf_source_valid, -- .valid
+ rf_source_startofpacket => tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rf_source_startofpacket, -- .startofpacket
+ rf_source_endofpacket => tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rf_source_endofpacket, -- .endofpacket
+ rf_source_data => tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rf_source_data, -- .data
+ rdata_fifo_sink_ready => tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready, -- rdata_fifo_sink.ready
+ rdata_fifo_sink_valid => tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid, -- .valid
+ rdata_fifo_sink_data => tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data, -- .data
+ rdata_fifo_src_ready => tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready, -- rdata_fifo_src.ready
+ rdata_fifo_src_valid => tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid, -- .valid
+ rdata_fifo_src_data => tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data -- .data
+ );
+
+ tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rsp_fifo : component altera_avalon_sc_fifo_0004
+ port map (
+ clk => tx_clk_clk, -- clk.clk
+ reset => rst_controller_001_reset_out_reset, -- clk_reset.reset
+ in_data => tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rf_source_data, -- in.data
+ in_valid => tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rf_source_valid, -- .valid
+ in_ready => tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rf_source_ready, -- .ready
+ in_startofpacket => tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rf_source_startofpacket, -- .startofpacket
+ in_endofpacket => tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rf_source_endofpacket, -- .endofpacket
+ out_data => tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data, -- out.data
+ out_valid => tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid, -- .valid
+ out_ready => tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready, -- .ready
+ out_startofpacket => tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket, -- .startofpacket
+ out_endofpacket => tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket -- .endofpacket
+ );
+
+ rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent : component altera_merlin_slave_agent_0011
+ port map (
+ clk => rx_clk_clk, -- clk.clk
+ reset => rst_controller_002_reset_out_reset, -- clk_reset.reset
+ m0_address => rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_m0_address, -- m0.address
+ m0_burstcount => rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_m0_burstcount, -- .burstcount
+ m0_byteenable => rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_m0_byteenable, -- .byteenable
+ m0_debugaccess => rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_m0_debugaccess, -- .debugaccess
+ m0_lock => rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_m0_lock, -- .lock
+ m0_readdata => rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_m0_readdata, -- .readdata
+ m0_readdatavalid => rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_m0_readdatavalid, -- .readdatavalid
+ m0_read => rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_m0_read, -- .read
+ m0_waitrequest => rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_m0_waitrequest, -- .waitrequest
+ m0_writedata => rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_m0_writedata, -- .writedata
+ m0_write => rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_m0_write, -- .write
+ rp_endofpacket => rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rp_endofpacket, -- rp.endofpacket
+ rp_ready => rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rp_ready, -- .ready
+ rp_valid => rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rp_valid, -- .valid
+ rp_data => rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rp_data, -- .data
+ rp_startofpacket => rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rp_startofpacket, -- .startofpacket
+ cp_ready => cmd_xbar_demux_002_src1_ready, -- cp.ready
+ cp_valid => cmd_xbar_demux_002_src1_valid, -- .valid
+ cp_data => cmd_xbar_demux_002_src1_data, -- .data
+ cp_startofpacket => cmd_xbar_demux_002_src1_startofpacket, -- .startofpacket
+ cp_endofpacket => cmd_xbar_demux_002_src1_endofpacket, -- .endofpacket
+ cp_channel => cmd_xbar_demux_002_src1_channel, -- .channel
+ rf_sink_ready => rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready, -- rf_sink.ready
+ rf_sink_valid => rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid, -- .valid
+ rf_sink_startofpacket => rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket, -- .startofpacket
+ rf_sink_endofpacket => rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket, -- .endofpacket
+ rf_sink_data => rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data, -- .data
+ rf_source_ready => rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rf_source_ready, -- rf_source.ready
+ rf_source_valid => rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rf_source_valid, -- .valid
+ rf_source_startofpacket => rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rf_source_startofpacket, -- .startofpacket
+ rf_source_endofpacket => rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rf_source_endofpacket, -- .endofpacket
+ rf_source_data => rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rf_source_data, -- .data
+ rdata_fifo_sink_ready => rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready, -- rdata_fifo_sink.ready
+ rdata_fifo_sink_valid => rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid, -- .valid
+ rdata_fifo_sink_data => rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data, -- .data
+ rdata_fifo_src_ready => rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready, -- rdata_fifo_src.ready
+ rdata_fifo_src_valid => rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid, -- .valid
+ rdata_fifo_src_data => rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data -- .data
+ );
+
+ rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rsp_fifo : component altera_avalon_sc_fifo_0004
+ port map (
+ clk => rx_clk_clk, -- clk.clk
+ reset => rst_controller_002_reset_out_reset, -- clk_reset.reset
+ in_data => rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rf_source_data, -- in.data
+ in_valid => rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rf_source_valid, -- .valid
+ in_ready => rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rf_source_ready, -- .ready
+ in_startofpacket => rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rf_source_startofpacket, -- .startofpacket
+ in_endofpacket => rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rf_source_endofpacket, -- .endofpacket
+ out_data => rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data, -- out.data
+ out_valid => rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid, -- .valid
+ out_ready => rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready, -- .ready
+ out_startofpacket => rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket, -- .startofpacket
+ out_endofpacket => rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket -- .endofpacket
+ );
+
+ rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent : component altera_merlin_slave_agent_0012
+ port map (
+ clk => rx_clk_clk, -- clk.clk
+ reset => rst_controller_002_reset_out_reset, -- clk_reset.reset
+ m0_address => rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_address, -- m0.address
+ m0_burstcount => rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_burstcount, -- .burstcount
+ m0_byteenable => rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_byteenable, -- .byteenable
+ m0_debugaccess => rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_debugaccess, -- .debugaccess
+ m0_lock => rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_lock, -- .lock
+ m0_readdata => rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_readdata, -- .readdata
+ m0_readdatavalid => rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_readdatavalid, -- .readdatavalid
+ m0_read => rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_read, -- .read
+ m0_waitrequest => rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_waitrequest, -- .waitrequest
+ m0_writedata => rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_writedata, -- .writedata
+ m0_write => rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_m0_write, -- .write
+ rp_endofpacket => rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rp_endofpacket, -- rp.endofpacket
+ rp_ready => rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rp_ready, -- .ready
+ rp_valid => rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rp_valid, -- .valid
+ rp_data => rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rp_data, -- .data
+ rp_startofpacket => rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rp_startofpacket, -- .startofpacket
+ cp_ready => cmd_xbar_demux_002_src3_ready, -- cp.ready
+ cp_valid => cmd_xbar_demux_002_src3_valid, -- .valid
+ cp_data => cmd_xbar_demux_002_src3_data, -- .data
+ cp_startofpacket => cmd_xbar_demux_002_src3_startofpacket, -- .startofpacket
+ cp_endofpacket => cmd_xbar_demux_002_src3_endofpacket, -- .endofpacket
+ cp_channel => cmd_xbar_demux_002_src3_channel, -- .channel
+ rf_sink_ready => rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready, -- rf_sink.ready
+ rf_sink_valid => rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid, -- .valid
+ rf_sink_startofpacket => rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket, -- .startofpacket
+ rf_sink_endofpacket => rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket, -- .endofpacket
+ rf_sink_data => rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data, -- .data
+ rf_source_ready => rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rf_source_ready, -- rf_source.ready
+ rf_source_valid => rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rf_source_valid, -- .valid
+ rf_source_startofpacket => rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rf_source_startofpacket, -- .startofpacket
+ rf_source_endofpacket => rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rf_source_endofpacket, -- .endofpacket
+ rf_source_data => rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rf_source_data, -- .data
+ rdata_fifo_sink_ready => rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready, -- rdata_fifo_sink.ready
+ rdata_fifo_sink_valid => rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid, -- .valid
+ rdata_fifo_sink_data => rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data, -- .data
+ rdata_fifo_src_ready => rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready, -- rdata_fifo_src.ready
+ rdata_fifo_src_valid => rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid, -- .valid
+ rdata_fifo_src_data => rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data -- .data
+ );
+
+ rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rsp_fifo : component altera_avalon_sc_fifo_0004
+ port map (
+ clk => rx_clk_clk, -- clk.clk
+ reset => rst_controller_002_reset_out_reset, -- clk_reset.reset
+ in_data => rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rf_source_data, -- in.data
+ in_valid => rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rf_source_valid, -- .valid
+ in_ready => rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rf_source_ready, -- .ready
+ in_startofpacket => rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rf_source_startofpacket, -- .startofpacket
+ in_endofpacket => rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rf_source_endofpacket, -- .endofpacket
+ out_data => rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data, -- out.data
+ out_valid => rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid, -- .valid
+ out_ready => rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready, -- .ready
+ out_startofpacket => rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket, -- .startofpacket
+ out_endofpacket => rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket -- .endofpacket
+ );
+
+ rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent : component altera_merlin_slave_agent_0013
+ port map (
+ clk => rx_clk_clk, -- clk.clk
+ reset => rst_controller_002_reset_out_reset, -- clk_reset.reset
+ m0_address => rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_m0_address, -- m0.address
+ m0_burstcount => rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_m0_burstcount, -- .burstcount
+ m0_byteenable => rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_m0_byteenable, -- .byteenable
+ m0_debugaccess => rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_m0_debugaccess, -- .debugaccess
+ m0_lock => rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_m0_lock, -- .lock
+ m0_readdata => rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_m0_readdata, -- .readdata
+ m0_readdatavalid => rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_m0_readdatavalid, -- .readdatavalid
+ m0_read => rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_m0_read, -- .read
+ m0_waitrequest => rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_m0_waitrequest, -- .waitrequest
+ m0_writedata => rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_m0_writedata, -- .writedata
+ m0_write => rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_m0_write, -- .write
+ rp_endofpacket => rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rp_endofpacket, -- rp.endofpacket
+ rp_ready => rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rp_ready, -- .ready
+ rp_valid => rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rp_valid, -- .valid
+ rp_data => rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rp_data, -- .data
+ rp_startofpacket => rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rp_startofpacket, -- .startofpacket
+ cp_ready => cmd_xbar_demux_002_src2_ready, -- cp.ready
+ cp_valid => cmd_xbar_demux_002_src2_valid, -- .valid
+ cp_data => cmd_xbar_demux_002_src2_data, -- .data
+ cp_startofpacket => cmd_xbar_demux_002_src2_startofpacket, -- .startofpacket
+ cp_endofpacket => cmd_xbar_demux_002_src2_endofpacket, -- .endofpacket
+ cp_channel => cmd_xbar_demux_002_src2_channel, -- .channel
+ rf_sink_ready => rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready, -- rf_sink.ready
+ rf_sink_valid => rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid, -- .valid
+ rf_sink_startofpacket => rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket, -- .startofpacket
+ rf_sink_endofpacket => rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket, -- .endofpacket
+ rf_sink_data => rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data, -- .data
+ rf_source_ready => rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rf_source_ready, -- rf_source.ready
+ rf_source_valid => rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rf_source_valid, -- .valid
+ rf_source_startofpacket => rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rf_source_startofpacket, -- .startofpacket
+ rf_source_endofpacket => rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rf_source_endofpacket, -- .endofpacket
+ rf_source_data => rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rf_source_data, -- .data
+ rdata_fifo_sink_ready => rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready, -- rdata_fifo_sink.ready
+ rdata_fifo_sink_valid => rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid, -- .valid
+ rdata_fifo_sink_data => rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data, -- .data
+ rdata_fifo_src_ready => rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready, -- rdata_fifo_src.ready
+ rdata_fifo_src_valid => rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid, -- .valid
+ rdata_fifo_src_data => rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data -- .data
+ );
+
+ rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rsp_fifo : component altera_avalon_sc_fifo_0004
+ port map (
+ clk => rx_clk_clk, -- clk.clk
+ reset => rst_controller_002_reset_out_reset, -- clk_reset.reset
+ in_data => rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rf_source_data, -- in.data
+ in_valid => rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rf_source_valid, -- .valid
+ in_ready => rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rf_source_ready, -- .ready
+ in_startofpacket => rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rf_source_startofpacket, -- .startofpacket
+ in_endofpacket => rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rf_source_endofpacket, -- .endofpacket
+ out_data => rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data, -- out.data
+ out_valid => rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid, -- .valid
+ out_ready => rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready, -- .ready
+ out_startofpacket => rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket, -- .startofpacket
+ out_endofpacket => rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket -- .endofpacket
+ );
+
+ rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent : component altera_merlin_slave_agent_0014
+ port map (
+ clk => rx_clk_clk, -- clk.clk
+ reset => rst_controller_002_reset_out_reset, -- clk_reset.reset
+ m0_address => rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_m0_address, -- m0.address
+ m0_burstcount => rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_m0_burstcount, -- .burstcount
+ m0_byteenable => rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_m0_byteenable, -- .byteenable
+ m0_debugaccess => rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_m0_debugaccess, -- .debugaccess
+ m0_lock => rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_m0_lock, -- .lock
+ m0_readdata => rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_m0_readdata, -- .readdata
+ m0_readdatavalid => rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_m0_readdatavalid, -- .readdatavalid
+ m0_read => rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_m0_read, -- .read
+ m0_waitrequest => rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_m0_waitrequest, -- .waitrequest
+ m0_writedata => rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_m0_writedata, -- .writedata
+ m0_write => rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_m0_write, -- .write
+ rp_endofpacket => rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rp_endofpacket, -- rp.endofpacket
+ rp_ready => rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rp_ready, -- .ready
+ rp_valid => rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rp_valid, -- .valid
+ rp_data => rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rp_data, -- .data
+ rp_startofpacket => rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rp_startofpacket, -- .startofpacket
+ cp_ready => cmd_xbar_demux_002_src6_ready, -- cp.ready
+ cp_valid => cmd_xbar_demux_002_src6_valid, -- .valid
+ cp_data => cmd_xbar_demux_002_src6_data, -- .data
+ cp_startofpacket => cmd_xbar_demux_002_src6_startofpacket, -- .startofpacket
+ cp_endofpacket => cmd_xbar_demux_002_src6_endofpacket, -- .endofpacket
+ cp_channel => cmd_xbar_demux_002_src6_channel, -- .channel
+ rf_sink_ready => rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready, -- rf_sink.ready
+ rf_sink_valid => rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid, -- .valid
+ rf_sink_startofpacket => rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket, -- .startofpacket
+ rf_sink_endofpacket => rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket, -- .endofpacket
+ rf_sink_data => rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data, -- .data
+ rf_source_ready => rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rf_source_ready, -- rf_source.ready
+ rf_source_valid => rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rf_source_valid, -- .valid
+ rf_source_startofpacket => rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rf_source_startofpacket, -- .startofpacket
+ rf_source_endofpacket => rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rf_source_endofpacket, -- .endofpacket
+ rf_source_data => rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rf_source_data, -- .data
+ rdata_fifo_sink_ready => rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready, -- rdata_fifo_sink.ready
+ rdata_fifo_sink_valid => rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid, -- .valid
+ rdata_fifo_sink_data => rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data, -- .data
+ rdata_fifo_src_ready => rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready, -- rdata_fifo_src.ready
+ rdata_fifo_src_valid => rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid, -- .valid
+ rdata_fifo_src_data => rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data -- .data
+ );
+
+ rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rsp_fifo : component altera_avalon_sc_fifo_0004
+ port map (
+ clk => rx_clk_clk, -- clk.clk
+ reset => rst_controller_002_reset_out_reset, -- clk_reset.reset
+ in_data => rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rf_source_data, -- in.data
+ in_valid => rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rf_source_valid, -- .valid
+ in_ready => rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rf_source_ready, -- .ready
+ in_startofpacket => rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rf_source_startofpacket, -- .startofpacket
+ in_endofpacket => rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rf_source_endofpacket, -- .endofpacket
+ out_data => rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data, -- out.data
+ out_valid => rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid, -- .valid
+ out_ready => rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready, -- .ready
+ out_startofpacket => rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket, -- .startofpacket
+ out_endofpacket => rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket -- .endofpacket
+ );
+
+ rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent : component altera_merlin_slave_agent_0015
+ port map (
+ clk => rx_clk_clk, -- clk.clk
+ reset => rst_controller_002_reset_out_reset, -- clk_reset.reset
+ m0_address => rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_m0_address, -- m0.address
+ m0_burstcount => rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_m0_burstcount, -- .burstcount
+ m0_byteenable => rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_m0_byteenable, -- .byteenable
+ m0_debugaccess => rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_m0_debugaccess, -- .debugaccess
+ m0_lock => rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_m0_lock, -- .lock
+ m0_readdata => rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_m0_readdata, -- .readdata
+ m0_readdatavalid => rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_m0_readdatavalid, -- .readdatavalid
+ m0_read => rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_m0_read, -- .read
+ m0_waitrequest => rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_m0_waitrequest, -- .waitrequest
+ m0_writedata => rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_m0_writedata, -- .writedata
+ m0_write => rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_m0_write, -- .write
+ rp_endofpacket => rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rp_endofpacket, -- rp.endofpacket
+ rp_ready => rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rp_ready, -- .ready
+ rp_valid => rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rp_valid, -- .valid
+ rp_data => rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rp_data, -- .data
+ rp_startofpacket => rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rp_startofpacket, -- .startofpacket
+ cp_ready => cmd_xbar_demux_002_src4_ready, -- cp.ready
+ cp_valid => cmd_xbar_demux_002_src4_valid, -- .valid
+ cp_data => cmd_xbar_demux_002_src4_data, -- .data
+ cp_startofpacket => cmd_xbar_demux_002_src4_startofpacket, -- .startofpacket
+ cp_endofpacket => cmd_xbar_demux_002_src4_endofpacket, -- .endofpacket
+ cp_channel => cmd_xbar_demux_002_src4_channel, -- .channel
+ rf_sink_ready => rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready, -- rf_sink.ready
+ rf_sink_valid => rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid, -- .valid
+ rf_sink_startofpacket => rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket, -- .startofpacket
+ rf_sink_endofpacket => rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket, -- .endofpacket
+ rf_sink_data => rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data, -- .data
+ rf_source_ready => rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rf_source_ready, -- rf_source.ready
+ rf_source_valid => rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rf_source_valid, -- .valid
+ rf_source_startofpacket => rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rf_source_startofpacket, -- .startofpacket
+ rf_source_endofpacket => rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rf_source_endofpacket, -- .endofpacket
+ rf_source_data => rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rf_source_data, -- .data
+ rdata_fifo_sink_ready => rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready, -- rdata_fifo_sink.ready
+ rdata_fifo_sink_valid => rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid, -- .valid
+ rdata_fifo_sink_data => rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data, -- .data
+ rdata_fifo_src_ready => rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready, -- rdata_fifo_src.ready
+ rdata_fifo_src_valid => rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid, -- .valid
+ rdata_fifo_src_data => rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data -- .data
+ );
+
+ rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo : component altera_avalon_sc_fifo_0004
+ port map (
+ clk => rx_clk_clk, -- clk.clk
+ reset => rst_controller_002_reset_out_reset, -- clk_reset.reset
+ in_data => rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rf_source_data, -- in.data
+ in_valid => rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rf_source_valid, -- .valid
+ in_ready => rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rf_source_ready, -- .ready
+ in_startofpacket => rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rf_source_startofpacket, -- .startofpacket
+ in_endofpacket => rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rf_source_endofpacket, -- .endofpacket
+ out_data => rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data, -- out.data
+ out_valid => rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid, -- .valid
+ out_ready => rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready, -- .ready
+ out_startofpacket => rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket, -- .startofpacket
+ out_endofpacket => rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket -- .endofpacket
+ );
+
+ rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent : component altera_merlin_slave_agent_0016
+ port map (
+ clk => rx_clk_clk, -- clk.clk
+ reset => rst_controller_002_reset_out_reset, -- clk_reset.reset
+ m0_address => rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_address, -- m0.address
+ m0_burstcount => rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_burstcount, -- .burstcount
+ m0_byteenable => rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_byteenable, -- .byteenable
+ m0_debugaccess => rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_debugaccess, -- .debugaccess
+ m0_lock => rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_lock, -- .lock
+ m0_readdata => rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_readdata, -- .readdata
+ m0_readdatavalid => rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_readdatavalid, -- .readdatavalid
+ m0_read => rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_read, -- .read
+ m0_waitrequest => rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_waitrequest, -- .waitrequest
+ m0_writedata => rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_writedata, -- .writedata
+ m0_write => rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_m0_write, -- .write
+ rp_endofpacket => rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rp_endofpacket, -- rp.endofpacket
+ rp_ready => rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rp_ready, -- .ready
+ rp_valid => rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rp_valid, -- .valid
+ rp_data => rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rp_data, -- .data
+ rp_startofpacket => rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rp_startofpacket, -- .startofpacket
+ cp_ready => cmd_xbar_demux_002_src0_ready, -- cp.ready
+ cp_valid => cmd_xbar_demux_002_src0_valid, -- .valid
+ cp_data => cmd_xbar_demux_002_src0_data, -- .data
+ cp_startofpacket => cmd_xbar_demux_002_src0_startofpacket, -- .startofpacket
+ cp_endofpacket => cmd_xbar_demux_002_src0_endofpacket, -- .endofpacket
+ cp_channel => cmd_xbar_demux_002_src0_channel, -- .channel
+ rf_sink_ready => rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready, -- rf_sink.ready
+ rf_sink_valid => rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid, -- .valid
+ rf_sink_startofpacket => rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket, -- .startofpacket
+ rf_sink_endofpacket => rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket, -- .endofpacket
+ rf_sink_data => rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data, -- .data
+ rf_source_ready => rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rf_source_ready, -- rf_source.ready
+ rf_source_valid => rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rf_source_valid, -- .valid
+ rf_source_startofpacket => rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rf_source_startofpacket, -- .startofpacket
+ rf_source_endofpacket => rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rf_source_endofpacket, -- .endofpacket
+ rf_source_data => rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rf_source_data, -- .data
+ rdata_fifo_sink_ready => rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready, -- rdata_fifo_sink.ready
+ rdata_fifo_sink_valid => rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid, -- .valid
+ rdata_fifo_sink_data => rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data, -- .data
+ rdata_fifo_src_ready => rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready, -- rdata_fifo_src.ready
+ rdata_fifo_src_valid => rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid, -- .valid
+ rdata_fifo_src_data => rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data -- .data
+ );
+
+ rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo : component altera_avalon_sc_fifo_0004
+ port map (
+ clk => rx_clk_clk, -- clk.clk
+ reset => rst_controller_002_reset_out_reset, -- clk_reset.reset
+ in_data => rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rf_source_data, -- in.data
+ in_valid => rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rf_source_valid, -- .valid
+ in_ready => rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rf_source_ready, -- .ready
+ in_startofpacket => rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rf_source_startofpacket, -- .startofpacket
+ in_endofpacket => rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rf_source_endofpacket, -- .endofpacket
+ out_data => rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data, -- out.data
+ out_valid => rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid, -- .valid
+ out_ready => rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready, -- .ready
+ out_startofpacket => rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket, -- .startofpacket
+ out_endofpacket => rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket -- .endofpacket
+ );
+
+ rx_bridge_m0_translator_avalon_universal_master_0_agent : component altera_merlin_master_agent_0003
+ port map (
+ clk => rx_clk_clk, -- clk.clk
+ reset => rst_controller_002_reset_out_reset, -- clk_reset.reset
+ av_address => rx_bridge_m0_translator_avalon_universal_master_0_address, -- av.address
+ av_write => rx_bridge_m0_translator_avalon_universal_master_0_write, -- .write
+ av_read => rx_bridge_m0_translator_avalon_universal_master_0_read, -- .read
+ av_writedata => rx_bridge_m0_translator_avalon_universal_master_0_writedata, -- .writedata
+ av_readdata => rx_bridge_m0_translator_avalon_universal_master_0_readdata, -- .readdata
+ av_waitrequest => rx_bridge_m0_translator_avalon_universal_master_0_waitrequest, -- .waitrequest
+ av_readdatavalid => rx_bridge_m0_translator_avalon_universal_master_0_readdatavalid, -- .readdatavalid
+ av_byteenable => rx_bridge_m0_translator_avalon_universal_master_0_byteenable, -- .byteenable
+ av_burstcount => rx_bridge_m0_translator_avalon_universal_master_0_burstcount, -- .burstcount
+ av_debugaccess => rx_bridge_m0_translator_avalon_universal_master_0_debugaccess, -- .debugaccess
+ av_lock => rx_bridge_m0_translator_avalon_universal_master_0_lock, -- .lock
+ cp_valid => rx_bridge_m0_translator_avalon_universal_master_0_agent_cp_valid, -- cp.valid
+ cp_data => rx_bridge_m0_translator_avalon_universal_master_0_agent_cp_data, -- .data
+ cp_startofpacket => rx_bridge_m0_translator_avalon_universal_master_0_agent_cp_startofpacket, -- .startofpacket
+ cp_endofpacket => rx_bridge_m0_translator_avalon_universal_master_0_agent_cp_endofpacket, -- .endofpacket
+ cp_ready => rx_bridge_m0_translator_avalon_universal_master_0_agent_cp_ready, -- .ready
+ rp_valid => limiter_002_rsp_src_valid, -- rp.valid
+ rp_data => limiter_002_rsp_src_data, -- .data
+ rp_channel => limiter_002_rsp_src_channel, -- .channel
+ rp_startofpacket => limiter_002_rsp_src_startofpacket, -- .startofpacket
+ rp_endofpacket => limiter_002_rsp_src_endofpacket, -- .endofpacket
+ rp_ready => limiter_002_rsp_src_ready -- .ready
+ );
+
+ rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent : component altera_merlin_slave_agent_0017
+ port map (
+ clk => rx_clk_clk, -- clk.clk
+ reset => rst_controller_002_reset_out_reset, -- clk_reset.reset
+ m0_address => rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_address, -- m0.address
+ m0_burstcount => rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_burstcount, -- .burstcount
+ m0_byteenable => rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_byteenable, -- .byteenable
+ m0_debugaccess => rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_debugaccess, -- .debugaccess
+ m0_lock => rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_lock, -- .lock
+ m0_readdata => rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_readdata, -- .readdata
+ m0_readdatavalid => rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_readdatavalid, -- .readdatavalid
+ m0_read => rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_read, -- .read
+ m0_waitrequest => rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_waitrequest, -- .waitrequest
+ m0_writedata => rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_writedata, -- .writedata
+ m0_write => rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_m0_write, -- .write
+ rp_endofpacket => rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rp_endofpacket, -- rp.endofpacket
+ rp_ready => rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rp_ready, -- .ready
+ rp_valid => rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rp_valid, -- .valid
+ rp_data => rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rp_data, -- .data
+ rp_startofpacket => rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rp_startofpacket, -- .startofpacket
+ cp_ready => cmd_xbar_demux_002_src5_ready, -- cp.ready
+ cp_valid => cmd_xbar_demux_002_src5_valid, -- .valid
+ cp_data => cmd_xbar_demux_002_src5_data, -- .data
+ cp_startofpacket => cmd_xbar_demux_002_src5_startofpacket, -- .startofpacket
+ cp_endofpacket => cmd_xbar_demux_002_src5_endofpacket, -- .endofpacket
+ cp_channel => cmd_xbar_demux_002_src5_channel, -- .channel
+ rf_sink_ready => rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready, -- rf_sink.ready
+ rf_sink_valid => rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid, -- .valid
+ rf_sink_startofpacket => rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket, -- .startofpacket
+ rf_sink_endofpacket => rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket, -- .endofpacket
+ rf_sink_data => rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data, -- .data
+ rf_source_ready => rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rf_source_ready, -- rf_source.ready
+ rf_source_valid => rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rf_source_valid, -- .valid
+ rf_source_startofpacket => rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rf_source_startofpacket, -- .startofpacket
+ rf_source_endofpacket => rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rf_source_endofpacket, -- .endofpacket
+ rf_source_data => rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rf_source_data, -- .data
+ rdata_fifo_sink_ready => rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready, -- rdata_fifo_sink.ready
+ rdata_fifo_sink_valid => rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid, -- .valid
+ rdata_fifo_sink_data => rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data, -- .data
+ rdata_fifo_src_ready => rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready, -- rdata_fifo_src.ready
+ rdata_fifo_src_valid => rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid, -- .valid
+ rdata_fifo_src_data => rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data -- .data
+ );
+
+ rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo : component altera_avalon_sc_fifo_0003
+ port map (
+ clk => rx_clk_clk, -- clk.clk
+ reset => rst_controller_002_reset_out_reset, -- clk_reset.reset
+ in_data => rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rf_source_data, -- in.data
+ in_valid => rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rf_source_valid, -- .valid
+ in_ready => rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rf_source_ready, -- .ready
+ in_startofpacket => rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rf_source_startofpacket, -- .startofpacket
+ in_endofpacket => rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rf_source_endofpacket, -- .endofpacket
+ out_data => rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data, -- out.data
+ out_valid => rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid, -- .valid
+ out_ready => rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready, -- .ready
+ out_startofpacket => rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket, -- .startofpacket
+ out_endofpacket => rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket -- .endofpacket
+ );
+
+ addr_router : component altera_merlin_router_0001
+ port map (
+ sink_ready => merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_agent_cp_ready, -- sink.ready
+ sink_valid => merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_agent_cp_valid, -- .valid
+ sink_data => merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_agent_cp_data, -- .data
+ sink_startofpacket => merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_agent_cp_startofpacket, -- .startofpacket
+ sink_endofpacket => merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_agent_cp_endofpacket, -- .endofpacket
+ clk => csr_clk_clk, -- clk.clk
+ reset => rst_controller_reset_out_reset, -- clk_reset.reset
+ src_ready => addr_router_src_ready, -- src.ready
+ src_valid => addr_router_src_valid, -- .valid
+ src_data => addr_router_src_data, -- .data
+ src_channel => addr_router_src_channel, -- .channel
+ src_startofpacket => addr_router_src_startofpacket, -- .startofpacket
+ src_endofpacket => addr_router_src_endofpacket -- .endofpacket
+ );
+
+ id_router : component altera_merlin_router_0002
+ port map (
+ sink_ready => tx_bridge_s0_translator_avalon_universal_slave_0_agent_rp_ready, -- sink.ready
+ sink_valid => tx_bridge_s0_translator_avalon_universal_slave_0_agent_rp_valid, -- .valid
+ sink_data => tx_bridge_s0_translator_avalon_universal_slave_0_agent_rp_data, -- .data
+ sink_startofpacket => tx_bridge_s0_translator_avalon_universal_slave_0_agent_rp_startofpacket, -- .startofpacket
+ sink_endofpacket => tx_bridge_s0_translator_avalon_universal_slave_0_agent_rp_endofpacket, -- .endofpacket
+ clk => tx_clk_clk, -- clk.clk
+ reset => rst_controller_001_reset_out_reset, -- clk_reset.reset
+ src_ready => id_router_src_ready, -- src.ready
+ src_valid => id_router_src_valid, -- .valid
+ src_data => id_router_src_data, -- .data
+ src_channel => id_router_src_channel, -- .channel
+ src_startofpacket => id_router_src_startofpacket, -- .startofpacket
+ src_endofpacket => id_router_src_endofpacket -- .endofpacket
+ );
+
+ id_router_001 : component altera_merlin_router_0002
+ port map (
+ sink_ready => rx_bridge_s0_translator_avalon_universal_slave_0_agent_rp_ready, -- sink.ready
+ sink_valid => rx_bridge_s0_translator_avalon_universal_slave_0_agent_rp_valid, -- .valid
+ sink_data => rx_bridge_s0_translator_avalon_universal_slave_0_agent_rp_data, -- .data
+ sink_startofpacket => rx_bridge_s0_translator_avalon_universal_slave_0_agent_rp_startofpacket, -- .startofpacket
+ sink_endofpacket => rx_bridge_s0_translator_avalon_universal_slave_0_agent_rp_endofpacket, -- .endofpacket
+ clk => rx_clk_clk, -- clk.clk
+ reset => rst_controller_002_reset_out_reset, -- clk_reset.reset
+ src_ready => id_router_001_src_ready, -- src.ready
+ src_valid => id_router_001_src_valid, -- .valid
+ src_data => id_router_001_src_data, -- .data
+ src_channel => id_router_001_src_channel, -- .channel
+ src_startofpacket => id_router_001_src_startofpacket, -- .startofpacket
+ src_endofpacket => id_router_001_src_endofpacket -- .endofpacket
+ );
+
+ addr_router_001 : component altera_merlin_router_0003
+ port map (
+ sink_ready => tx_bridge_m0_translator_avalon_universal_master_0_agent_cp_ready, -- sink.ready
+ sink_valid => tx_bridge_m0_translator_avalon_universal_master_0_agent_cp_valid, -- .valid
+ sink_data => tx_bridge_m0_translator_avalon_universal_master_0_agent_cp_data, -- .data
+ sink_startofpacket => tx_bridge_m0_translator_avalon_universal_master_0_agent_cp_startofpacket, -- .startofpacket
+ sink_endofpacket => tx_bridge_m0_translator_avalon_universal_master_0_agent_cp_endofpacket, -- .endofpacket
+ clk => tx_clk_clk, -- clk.clk
+ reset => rst_controller_001_reset_out_reset, -- clk_reset.reset
+ src_ready => addr_router_001_src_ready, -- src.ready
+ src_valid => addr_router_001_src_valid, -- .valid
+ src_data => addr_router_001_src_data, -- .data
+ src_channel => addr_router_001_src_channel, -- .channel
+ src_startofpacket => addr_router_001_src_startofpacket, -- .startofpacket
+ src_endofpacket => addr_router_001_src_endofpacket -- .endofpacket
+ );
+
+ id_router_002 : component altera_merlin_router_0004
+ port map (
+ sink_ready => tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rp_ready, -- sink.ready
+ sink_valid => tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rp_valid, -- .valid
+ sink_data => tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rp_data, -- .data
+ sink_startofpacket => tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rp_startofpacket, -- .startofpacket
+ sink_endofpacket => tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rp_endofpacket, -- .endofpacket
+ clk => tx_clk_clk, -- clk.clk
+ reset => rst_controller_001_reset_out_reset, -- clk_reset.reset
+ src_ready => id_router_002_src_ready, -- src.ready
+ src_valid => id_router_002_src_valid, -- .valid
+ src_data => id_router_002_src_data, -- .data
+ src_channel => id_router_002_src_channel, -- .channel
+ src_startofpacket => id_router_002_src_startofpacket, -- .startofpacket
+ src_endofpacket => id_router_002_src_endofpacket -- .endofpacket
+ );
+
+ id_router_003 : component altera_merlin_router_0004
+ port map (
+ sink_ready => tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rp_ready, -- sink.ready
+ sink_valid => tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rp_valid, -- .valid
+ sink_data => tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rp_data, -- .data
+ sink_startofpacket => tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rp_startofpacket, -- .startofpacket
+ sink_endofpacket => tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rp_endofpacket, -- .endofpacket
+ clk => tx_clk_clk, -- clk.clk
+ reset => rst_controller_001_reset_out_reset, -- clk_reset.reset
+ src_ready => id_router_003_src_ready, -- src.ready
+ src_valid => id_router_003_src_valid, -- .valid
+ src_data => id_router_003_src_data, -- .data
+ src_channel => id_router_003_src_channel, -- .channel
+ src_startofpacket => id_router_003_src_startofpacket, -- .startofpacket
+ src_endofpacket => id_router_003_src_endofpacket -- .endofpacket
+ );
+
+ id_router_004 : component altera_merlin_router_0004
+ port map (
+ sink_ready => tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rp_ready, -- sink.ready
+ sink_valid => tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rp_valid, -- .valid
+ sink_data => tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rp_data, -- .data
+ sink_startofpacket => tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rp_startofpacket, -- .startofpacket
+ sink_endofpacket => tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent_rp_endofpacket, -- .endofpacket
+ clk => tx_clk_clk, -- clk.clk
+ reset => rst_controller_001_reset_out_reset, -- clk_reset.reset
+ src_ready => id_router_004_src_ready, -- src.ready
+ src_valid => id_router_004_src_valid, -- .valid
+ src_data => id_router_004_src_data, -- .data
+ src_channel => id_router_004_src_channel, -- .channel
+ src_startofpacket => id_router_004_src_startofpacket, -- .startofpacket
+ src_endofpacket => id_router_004_src_endofpacket -- .endofpacket
+ );
+
+ id_router_005 : component altera_merlin_router_0004
+ port map (
+ sink_ready => tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rp_ready, -- sink.ready
+ sink_valid => tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rp_valid, -- .valid
+ sink_data => tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rp_data, -- .data
+ sink_startofpacket => tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rp_startofpacket, -- .startofpacket
+ sink_endofpacket => tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent_rp_endofpacket, -- .endofpacket
+ clk => tx_clk_clk, -- clk.clk
+ reset => rst_controller_001_reset_out_reset, -- clk_reset.reset
+ src_ready => id_router_005_src_ready, -- src.ready
+ src_valid => id_router_005_src_valid, -- .valid
+ src_data => id_router_005_src_data, -- .data
+ src_channel => id_router_005_src_channel, -- .channel
+ src_startofpacket => id_router_005_src_startofpacket, -- .startofpacket
+ src_endofpacket => id_router_005_src_endofpacket -- .endofpacket
+ );
+
+ id_router_006 : component altera_merlin_router_0004
+ port map (
+ sink_ready => tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rp_ready, -- sink.ready
+ sink_valid => tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rp_valid, -- .valid
+ sink_data => tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rp_data, -- .data
+ sink_startofpacket => tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rp_startofpacket, -- .startofpacket
+ sink_endofpacket => tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent_rp_endofpacket, -- .endofpacket
+ clk => tx_clk_clk, -- clk.clk
+ reset => rst_controller_001_reset_out_reset, -- clk_reset.reset
+ src_ready => id_router_006_src_ready, -- src.ready
+ src_valid => id_router_006_src_valid, -- .valid
+ src_data => id_router_006_src_data, -- .data
+ src_channel => id_router_006_src_channel, -- .channel
+ src_startofpacket => id_router_006_src_startofpacket, -- .startofpacket
+ src_endofpacket => id_router_006_src_endofpacket -- .endofpacket
+ );
+
+ id_router_007 : component altera_merlin_router_0004
+ port map (
+ sink_ready => tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rp_ready, -- sink.ready
+ sink_valid => tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rp_valid, -- .valid
+ sink_data => tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rp_data, -- .data
+ sink_startofpacket => tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rp_startofpacket, -- .startofpacket
+ sink_endofpacket => tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent_rp_endofpacket, -- .endofpacket
+ clk => tx_clk_clk, -- clk.clk
+ reset => rst_controller_001_reset_out_reset, -- clk_reset.reset
+ src_ready => id_router_007_src_ready, -- src.ready
+ src_valid => id_router_007_src_valid, -- .valid
+ src_data => id_router_007_src_data, -- .data
+ src_channel => id_router_007_src_channel, -- .channel
+ src_startofpacket => id_router_007_src_startofpacket, -- .startofpacket
+ src_endofpacket => id_router_007_src_endofpacket -- .endofpacket
+ );
+
+ id_router_008 : component altera_merlin_router_0004
+ port map (
+ sink_ready => tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rp_ready, -- sink.ready
+ sink_valid => tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rp_valid, -- .valid
+ sink_data => tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rp_data, -- .data
+ sink_startofpacket => tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rp_startofpacket, -- .startofpacket
+ sink_endofpacket => tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rp_endofpacket, -- .endofpacket
+ clk => tx_clk_clk, -- clk.clk
+ reset => rst_controller_001_reset_out_reset, -- clk_reset.reset
+ src_ready => id_router_008_src_ready, -- src.ready
+ src_valid => id_router_008_src_valid, -- .valid
+ src_data => id_router_008_src_data, -- .data
+ src_channel => id_router_008_src_channel, -- .channel
+ src_startofpacket => id_router_008_src_startofpacket, -- .startofpacket
+ src_endofpacket => id_router_008_src_endofpacket -- .endofpacket
+ );
+
+ id_router_009 : component altera_merlin_router_0004
+ port map (
+ sink_ready => tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rp_ready, -- sink.ready
+ sink_valid => tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rp_valid, -- .valid
+ sink_data => tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rp_data, -- .data
+ sink_startofpacket => tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rp_startofpacket, -- .startofpacket
+ sink_endofpacket => tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rp_endofpacket, -- .endofpacket
+ clk => tx_clk_clk, -- clk.clk
+ reset => rst_controller_001_reset_out_reset, -- clk_reset.reset
+ src_ready => id_router_009_src_ready, -- src.ready
+ src_valid => id_router_009_src_valid, -- .valid
+ src_data => id_router_009_src_data, -- .data
+ src_channel => id_router_009_src_channel, -- .channel
+ src_startofpacket => id_router_009_src_startofpacket, -- .startofpacket
+ src_endofpacket => id_router_009_src_endofpacket -- .endofpacket
+ );
+
+ addr_router_002 : component altera_merlin_router_0005
+ port map (
+ sink_ready => rx_bridge_m0_translator_avalon_universal_master_0_agent_cp_ready, -- sink.ready
+ sink_valid => rx_bridge_m0_translator_avalon_universal_master_0_agent_cp_valid, -- .valid
+ sink_data => rx_bridge_m0_translator_avalon_universal_master_0_agent_cp_data, -- .data
+ sink_startofpacket => rx_bridge_m0_translator_avalon_universal_master_0_agent_cp_startofpacket, -- .startofpacket
+ sink_endofpacket => rx_bridge_m0_translator_avalon_universal_master_0_agent_cp_endofpacket, -- .endofpacket
+ clk => rx_clk_clk, -- clk.clk
+ reset => rst_controller_002_reset_out_reset, -- clk_reset.reset
+ src_ready => addr_router_002_src_ready, -- src.ready
+ src_valid => addr_router_002_src_valid, -- .valid
+ src_data => addr_router_002_src_data, -- .data
+ src_channel => addr_router_002_src_channel, -- .channel
+ src_startofpacket => addr_router_002_src_startofpacket, -- .startofpacket
+ src_endofpacket => addr_router_002_src_endofpacket -- .endofpacket
+ );
+
+ id_router_010 : component altera_merlin_router_0006
+ port map (
+ sink_ready => rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rp_ready, -- sink.ready
+ sink_valid => rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rp_valid, -- .valid
+ sink_data => rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rp_data, -- .data
+ sink_startofpacket => rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rp_startofpacket, -- .startofpacket
+ sink_endofpacket => rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent_rp_endofpacket, -- .endofpacket
+ clk => rx_clk_clk, -- clk.clk
+ reset => rst_controller_002_reset_out_reset, -- clk_reset.reset
+ src_ready => id_router_010_src_ready, -- src.ready
+ src_valid => id_router_010_src_valid, -- .valid
+ src_data => id_router_010_src_data, -- .data
+ src_channel => id_router_010_src_channel, -- .channel
+ src_startofpacket => id_router_010_src_startofpacket, -- .startofpacket
+ src_endofpacket => id_router_010_src_endofpacket -- .endofpacket
+ );
+
+ id_router_011 : component altera_merlin_router_0006
+ port map (
+ sink_ready => rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rp_ready, -- sink.ready
+ sink_valid => rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rp_valid, -- .valid
+ sink_data => rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rp_data, -- .data
+ sink_startofpacket => rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rp_startofpacket, -- .startofpacket
+ sink_endofpacket => rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent_rp_endofpacket, -- .endofpacket
+ clk => rx_clk_clk, -- clk.clk
+ reset => rst_controller_002_reset_out_reset, -- clk_reset.reset
+ src_ready => id_router_011_src_ready, -- src.ready
+ src_valid => id_router_011_src_valid, -- .valid
+ src_data => id_router_011_src_data, -- .data
+ src_channel => id_router_011_src_channel, -- .channel
+ src_startofpacket => id_router_011_src_startofpacket, -- .startofpacket
+ src_endofpacket => id_router_011_src_endofpacket -- .endofpacket
+ );
+
+ id_router_012 : component altera_merlin_router_0006
+ port map (
+ sink_ready => rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rp_ready, -- sink.ready
+ sink_valid => rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rp_valid, -- .valid
+ sink_data => rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rp_data, -- .data
+ sink_startofpacket => rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rp_startofpacket, -- .startofpacket
+ sink_endofpacket => rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent_rp_endofpacket, -- .endofpacket
+ clk => rx_clk_clk, -- clk.clk
+ reset => rst_controller_002_reset_out_reset, -- clk_reset.reset
+ src_ready => id_router_012_src_ready, -- src.ready
+ src_valid => id_router_012_src_valid, -- .valid
+ src_data => id_router_012_src_data, -- .data
+ src_channel => id_router_012_src_channel, -- .channel
+ src_startofpacket => id_router_012_src_startofpacket, -- .startofpacket
+ src_endofpacket => id_router_012_src_endofpacket -- .endofpacket
+ );
+
+ id_router_013 : component altera_merlin_router_0006
+ port map (
+ sink_ready => rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rp_ready, -- sink.ready
+ sink_valid => rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rp_valid, -- .valid
+ sink_data => rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rp_data, -- .data
+ sink_startofpacket => rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rp_startofpacket, -- .startofpacket
+ sink_endofpacket => rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent_rp_endofpacket, -- .endofpacket
+ clk => rx_clk_clk, -- clk.clk
+ reset => rst_controller_002_reset_out_reset, -- clk_reset.reset
+ src_ready => id_router_013_src_ready, -- src.ready
+ src_valid => id_router_013_src_valid, -- .valid
+ src_data => id_router_013_src_data, -- .data
+ src_channel => id_router_013_src_channel, -- .channel
+ src_startofpacket => id_router_013_src_startofpacket, -- .startofpacket
+ src_endofpacket => id_router_013_src_endofpacket -- .endofpacket
+ );
+
+ id_router_014 : component altera_merlin_router_0006
+ port map (
+ sink_ready => rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rp_ready, -- sink.ready
+ sink_valid => rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rp_valid, -- .valid
+ sink_data => rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rp_data, -- .data
+ sink_startofpacket => rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rp_startofpacket, -- .startofpacket
+ sink_endofpacket => rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent_rp_endofpacket, -- .endofpacket
+ clk => rx_clk_clk, -- clk.clk
+ reset => rst_controller_002_reset_out_reset, -- clk_reset.reset
+ src_ready => id_router_014_src_ready, -- src.ready
+ src_valid => id_router_014_src_valid, -- .valid
+ src_data => id_router_014_src_data, -- .data
+ src_channel => id_router_014_src_channel, -- .channel
+ src_startofpacket => id_router_014_src_startofpacket, -- .startofpacket
+ src_endofpacket => id_router_014_src_endofpacket -- .endofpacket
+ );
+
+ id_router_015 : component altera_merlin_router_0006
+ port map (
+ sink_ready => rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rp_ready, -- sink.ready
+ sink_valid => rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rp_valid, -- .valid
+ sink_data => rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rp_data, -- .data
+ sink_startofpacket => rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rp_startofpacket, -- .startofpacket
+ sink_endofpacket => rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rp_endofpacket, -- .endofpacket
+ clk => rx_clk_clk, -- clk.clk
+ reset => rst_controller_002_reset_out_reset, -- clk_reset.reset
+ src_ready => id_router_015_src_ready, -- src.ready
+ src_valid => id_router_015_src_valid, -- .valid
+ src_data => id_router_015_src_data, -- .data
+ src_channel => id_router_015_src_channel, -- .channel
+ src_startofpacket => id_router_015_src_startofpacket, -- .startofpacket
+ src_endofpacket => id_router_015_src_endofpacket -- .endofpacket
+ );
+
+ id_router_016 : component altera_merlin_router_0006
+ port map (
+ sink_ready => rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rp_ready, -- sink.ready
+ sink_valid => rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rp_valid, -- .valid
+ sink_data => rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rp_data, -- .data
+ sink_startofpacket => rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rp_startofpacket, -- .startofpacket
+ sink_endofpacket => rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent_rp_endofpacket, -- .endofpacket
+ clk => rx_clk_clk, -- clk.clk
+ reset => rst_controller_002_reset_out_reset, -- clk_reset.reset
+ src_ready => id_router_016_src_ready, -- src.ready
+ src_valid => id_router_016_src_valid, -- .valid
+ src_data => id_router_016_src_data, -- .data
+ src_channel => id_router_016_src_channel, -- .channel
+ src_startofpacket => id_router_016_src_startofpacket, -- .startofpacket
+ src_endofpacket => id_router_016_src_endofpacket -- .endofpacket
+ );
+
+ limiter : component altera_merlin_traffic_limiter_0001
+ port map (
+ clk => csr_clk_clk, -- clk.clk
+ reset => rst_controller_reset_out_reset, -- clk_reset.reset
+ cmd_sink_ready => addr_router_src_ready, -- cmd_sink.ready
+ cmd_sink_valid => addr_router_src_valid, -- .valid
+ cmd_sink_data => addr_router_src_data, -- .data
+ cmd_sink_channel => addr_router_src_channel, -- .channel
+ cmd_sink_startofpacket => addr_router_src_startofpacket, -- .startofpacket
+ cmd_sink_endofpacket => addr_router_src_endofpacket, -- .endofpacket
+ cmd_src_ready => limiter_cmd_src_ready, -- cmd_src.ready
+ cmd_src_data => limiter_cmd_src_data, -- .data
+ cmd_src_channel => limiter_cmd_src_channel, -- .channel
+ cmd_src_startofpacket => limiter_cmd_src_startofpacket, -- .startofpacket
+ cmd_src_endofpacket => limiter_cmd_src_endofpacket, -- .endofpacket
+ rsp_sink_ready => rsp_xbar_mux_src_ready, -- rsp_sink.ready
+ rsp_sink_valid => rsp_xbar_mux_src_valid, -- .valid
+ rsp_sink_channel => rsp_xbar_mux_src_channel, -- .channel
+ rsp_sink_data => rsp_xbar_mux_src_data, -- .data
+ rsp_sink_startofpacket => rsp_xbar_mux_src_startofpacket, -- .startofpacket
+ rsp_sink_endofpacket => rsp_xbar_mux_src_endofpacket, -- .endofpacket
+ rsp_src_ready => limiter_rsp_src_ready, -- rsp_src.ready
+ rsp_src_valid => limiter_rsp_src_valid, -- .valid
+ rsp_src_data => limiter_rsp_src_data, -- .data
+ rsp_src_channel => limiter_rsp_src_channel, -- .channel
+ rsp_src_startofpacket => limiter_rsp_src_startofpacket, -- .startofpacket
+ rsp_src_endofpacket => limiter_rsp_src_endofpacket, -- .endofpacket
+ cmd_src_valid => limiter_cmd_valid_data -- cmd_valid.data
+ );
+
+ limiter_001 : component altera_merlin_traffic_limiter_0002
+ port map (
+ clk => tx_clk_clk, -- clk.clk
+ reset => rst_controller_001_reset_out_reset, -- clk_reset.reset
+ cmd_sink_ready => addr_router_001_src_ready, -- cmd_sink.ready
+ cmd_sink_valid => addr_router_001_src_valid, -- .valid
+ cmd_sink_data => addr_router_001_src_data, -- .data
+ cmd_sink_channel => addr_router_001_src_channel, -- .channel
+ cmd_sink_startofpacket => addr_router_001_src_startofpacket, -- .startofpacket
+ cmd_sink_endofpacket => addr_router_001_src_endofpacket, -- .endofpacket
+ cmd_src_ready => limiter_001_cmd_src_ready, -- cmd_src.ready
+ cmd_src_data => limiter_001_cmd_src_data, -- .data
+ cmd_src_channel => limiter_001_cmd_src_channel, -- .channel
+ cmd_src_startofpacket => limiter_001_cmd_src_startofpacket, -- .startofpacket
+ cmd_src_endofpacket => limiter_001_cmd_src_endofpacket, -- .endofpacket
+ rsp_sink_ready => rsp_xbar_mux_001_src_ready, -- rsp_sink.ready
+ rsp_sink_valid => rsp_xbar_mux_001_src_valid, -- .valid
+ rsp_sink_channel => rsp_xbar_mux_001_src_channel, -- .channel
+ rsp_sink_data => rsp_xbar_mux_001_src_data, -- .data
+ rsp_sink_startofpacket => rsp_xbar_mux_001_src_startofpacket, -- .startofpacket
+ rsp_sink_endofpacket => rsp_xbar_mux_001_src_endofpacket, -- .endofpacket
+ rsp_src_ready => limiter_001_rsp_src_ready, -- rsp_src.ready
+ rsp_src_valid => limiter_001_rsp_src_valid, -- .valid
+ rsp_src_data => limiter_001_rsp_src_data, -- .data
+ rsp_src_channel => limiter_001_rsp_src_channel, -- .channel
+ rsp_src_startofpacket => limiter_001_rsp_src_startofpacket, -- .startofpacket
+ rsp_src_endofpacket => limiter_001_rsp_src_endofpacket, -- .endofpacket
+ cmd_src_valid => limiter_001_cmd_valid_data -- cmd_valid.data
+ );
+
+ limiter_002 : component altera_merlin_traffic_limiter_0003
+ port map (
+ clk => rx_clk_clk, -- clk.clk
+ reset => rst_controller_002_reset_out_reset, -- clk_reset.reset
+ cmd_sink_ready => addr_router_002_src_ready, -- cmd_sink.ready
+ cmd_sink_valid => addr_router_002_src_valid, -- .valid
+ cmd_sink_data => addr_router_002_src_data, -- .data
+ cmd_sink_channel => addr_router_002_src_channel, -- .channel
+ cmd_sink_startofpacket => addr_router_002_src_startofpacket, -- .startofpacket
+ cmd_sink_endofpacket => addr_router_002_src_endofpacket, -- .endofpacket
+ cmd_src_ready => limiter_002_cmd_src_ready, -- cmd_src.ready
+ cmd_src_data => limiter_002_cmd_src_data, -- .data
+ cmd_src_channel => limiter_002_cmd_src_channel, -- .channel
+ cmd_src_startofpacket => limiter_002_cmd_src_startofpacket, -- .startofpacket
+ cmd_src_endofpacket => limiter_002_cmd_src_endofpacket, -- .endofpacket
+ rsp_sink_ready => rsp_xbar_mux_002_src_ready, -- rsp_sink.ready
+ rsp_sink_valid => rsp_xbar_mux_002_src_valid, -- .valid
+ rsp_sink_channel => rsp_xbar_mux_002_src_channel, -- .channel
+ rsp_sink_data => rsp_xbar_mux_002_src_data, -- .data
+ rsp_sink_startofpacket => rsp_xbar_mux_002_src_startofpacket, -- .startofpacket
+ rsp_sink_endofpacket => rsp_xbar_mux_002_src_endofpacket, -- .endofpacket
+ rsp_src_ready => limiter_002_rsp_src_ready, -- rsp_src.ready
+ rsp_src_valid => limiter_002_rsp_src_valid, -- .valid
+ rsp_src_data => limiter_002_rsp_src_data, -- .data
+ rsp_src_channel => limiter_002_rsp_src_channel, -- .channel
+ rsp_src_startofpacket => limiter_002_rsp_src_startofpacket, -- .startofpacket
+ rsp_src_endofpacket => limiter_002_rsp_src_endofpacket, -- .endofpacket
+ cmd_src_valid => limiter_002_cmd_valid_data -- cmd_valid.data
+ );
+
+ rst_controller : component altera_reset_controller_0001
+ port map (
+ reset_in0 => csr_reset_reset_n_ports_inv, -- reset_in0.reset
+ clk => csr_clk_clk, -- clk.clk
+ reset_out => rst_controller_reset_out_reset -- reset_out.reset
+ );
+
+ rst_controller_001 : component altera_reset_controller_0001
+ port map (
+ reset_in0 => tx_reset_reset_n_ports_inv, -- reset_in0.reset
+ clk => tx_clk_clk, -- clk.clk
+ reset_out => rst_controller_001_reset_out_reset -- reset_out.reset
+ );
+
+ rst_controller_002 : component altera_reset_controller_0001
+ port map (
+ reset_in0 => rx_reset_reset_n_ports_inv, -- reset_in0.reset
+ clk => rx_clk_clk, -- clk.clk
+ reset_out => rst_controller_002_reset_out_reset -- reset_out.reset
+ );
+
+ cmd_xbar_demux : component altera_merlin_demultiplexer_0001
+ port map (
+ clk => csr_clk_clk, -- clk.clk
+ reset => rst_controller_reset_out_reset, -- clk_reset.reset
+ sink_ready => limiter_cmd_src_ready, -- sink.ready
+ sink_channel => limiter_cmd_src_channel, -- .channel
+ sink_data => limiter_cmd_src_data, -- .data
+ sink_startofpacket => limiter_cmd_src_startofpacket, -- .startofpacket
+ sink_endofpacket => limiter_cmd_src_endofpacket, -- .endofpacket
+ sink_valid => limiter_cmd_valid_data, -- sink_valid.data
+ src0_ready => cmd_xbar_demux_src0_ready, -- src0.ready
+ src0_valid => cmd_xbar_demux_src0_valid, -- .valid
+ src0_data => cmd_xbar_demux_src0_data, -- .data
+ src0_channel => cmd_xbar_demux_src0_channel, -- .channel
+ src0_startofpacket => cmd_xbar_demux_src0_startofpacket, -- .startofpacket
+ src0_endofpacket => cmd_xbar_demux_src0_endofpacket, -- .endofpacket
+ src1_ready => cmd_xbar_demux_src1_ready, -- src1.ready
+ src1_valid => cmd_xbar_demux_src1_valid, -- .valid
+ src1_data => cmd_xbar_demux_src1_data, -- .data
+ src1_channel => cmd_xbar_demux_src1_channel, -- .channel
+ src1_startofpacket => cmd_xbar_demux_src1_startofpacket, -- .startofpacket
+ src1_endofpacket => cmd_xbar_demux_src1_endofpacket -- .endofpacket
+ );
+
+ rsp_xbar_demux : component altera_merlin_demultiplexer_0002
+ port map (
+ clk => tx_clk_clk, -- clk.clk
+ reset => rst_controller_001_reset_out_reset, -- clk_reset.reset
+ sink_ready => id_router_src_ready, -- sink.ready
+ sink_channel => id_router_src_channel, -- .channel
+ sink_data => id_router_src_data, -- .data
+ sink_startofpacket => id_router_src_startofpacket, -- .startofpacket
+ sink_endofpacket => id_router_src_endofpacket, -- .endofpacket
+ sink_valid(0) => id_router_src_valid, -- .valid
+ src0_ready => rsp_xbar_demux_src0_ready, -- src0.ready
+ src0_valid => rsp_xbar_demux_src0_valid, -- .valid
+ src0_data => rsp_xbar_demux_src0_data, -- .data
+ src0_channel => rsp_xbar_demux_src0_channel, -- .channel
+ src0_startofpacket => rsp_xbar_demux_src0_startofpacket, -- .startofpacket
+ src0_endofpacket => rsp_xbar_demux_src0_endofpacket -- .endofpacket
+ );
+
+ rsp_xbar_demux_001 : component altera_merlin_demultiplexer_0002
+ port map (
+ clk => rx_clk_clk, -- clk.clk
+ reset => rst_controller_002_reset_out_reset, -- clk_reset.reset
+ sink_ready => id_router_001_src_ready, -- sink.ready
+ sink_channel => id_router_001_src_channel, -- .channel
+ sink_data => id_router_001_src_data, -- .data
+ sink_startofpacket => id_router_001_src_startofpacket, -- .startofpacket
+ sink_endofpacket => id_router_001_src_endofpacket, -- .endofpacket
+ sink_valid(0) => id_router_001_src_valid, -- .valid
+ src0_ready => rsp_xbar_demux_001_src0_ready, -- src0.ready
+ src0_valid => rsp_xbar_demux_001_src0_valid, -- .valid
+ src0_data => rsp_xbar_demux_001_src0_data, -- .data
+ src0_channel => rsp_xbar_demux_001_src0_channel, -- .channel
+ src0_startofpacket => rsp_xbar_demux_001_src0_startofpacket, -- .startofpacket
+ src0_endofpacket => rsp_xbar_demux_001_src0_endofpacket -- .endofpacket
+ );
+
+ rsp_xbar_mux : component altera_merlin_multiplexer_0001
+ port map (
+ clk => csr_clk_clk, -- clk.clk
+ reset => rst_controller_reset_out_reset, -- clk_reset.reset
+ src_ready => rsp_xbar_mux_src_ready, -- src.ready
+ src_valid => rsp_xbar_mux_src_valid, -- .valid
+ src_data => rsp_xbar_mux_src_data, -- .data
+ src_channel => rsp_xbar_mux_src_channel, -- .channel
+ src_startofpacket => rsp_xbar_mux_src_startofpacket, -- .startofpacket
+ src_endofpacket => rsp_xbar_mux_src_endofpacket, -- .endofpacket
+ sink0_ready => crosser_002_out_ready, -- sink0.ready
+ sink0_valid => crosser_002_out_valid, -- .valid
+ sink0_channel => crosser_002_out_channel, -- .channel
+ sink0_data => crosser_002_out_data, -- .data
+ sink0_startofpacket => crosser_002_out_startofpacket, -- .startofpacket
+ sink0_endofpacket => crosser_002_out_endofpacket, -- .endofpacket
+ sink1_ready => crosser_003_out_ready, -- sink1.ready
+ sink1_valid => crosser_003_out_valid, -- .valid
+ sink1_channel => crosser_003_out_channel, -- .channel
+ sink1_data => crosser_003_out_data, -- .data
+ sink1_startofpacket => crosser_003_out_startofpacket, -- .startofpacket
+ sink1_endofpacket => crosser_003_out_endofpacket -- .endofpacket
+ );
+
+ cmd_xbar_demux_001 : component altera_merlin_demultiplexer_0003
+ port map (
+ clk => tx_clk_clk, -- clk.clk
+ reset => rst_controller_001_reset_out_reset, -- clk_reset.reset
+ sink_ready => limiter_001_cmd_src_ready, -- sink.ready
+ sink_channel => limiter_001_cmd_src_channel, -- .channel
+ sink_data => limiter_001_cmd_src_data, -- .data
+ sink_startofpacket => limiter_001_cmd_src_startofpacket, -- .startofpacket
+ sink_endofpacket => limiter_001_cmd_src_endofpacket, -- .endofpacket
+ sink_valid => limiter_001_cmd_valid_data, -- sink_valid.data
+ src0_ready => cmd_xbar_demux_001_src0_ready, -- src0.ready
+ src0_valid => cmd_xbar_demux_001_src0_valid, -- .valid
+ src0_data => cmd_xbar_demux_001_src0_data, -- .data
+ src0_channel => cmd_xbar_demux_001_src0_channel, -- .channel
+ src0_startofpacket => cmd_xbar_demux_001_src0_startofpacket, -- .startofpacket
+ src0_endofpacket => cmd_xbar_demux_001_src0_endofpacket, -- .endofpacket
+ src1_ready => cmd_xbar_demux_001_src1_ready, -- src1.ready
+ src1_valid => cmd_xbar_demux_001_src1_valid, -- .valid
+ src1_data => cmd_xbar_demux_001_src1_data, -- .data
+ src1_channel => cmd_xbar_demux_001_src1_channel, -- .channel
+ src1_startofpacket => cmd_xbar_demux_001_src1_startofpacket, -- .startofpacket
+ src1_endofpacket => cmd_xbar_demux_001_src1_endofpacket, -- .endofpacket
+ src2_ready => cmd_xbar_demux_001_src2_ready, -- src2.ready
+ src2_valid => cmd_xbar_demux_001_src2_valid, -- .valid
+ src2_data => cmd_xbar_demux_001_src2_data, -- .data
+ src2_channel => cmd_xbar_demux_001_src2_channel, -- .channel
+ src2_startofpacket => cmd_xbar_demux_001_src2_startofpacket, -- .startofpacket
+ src2_endofpacket => cmd_xbar_demux_001_src2_endofpacket, -- .endofpacket
+ src3_ready => cmd_xbar_demux_001_src3_ready, -- src3.ready
+ src3_valid => cmd_xbar_demux_001_src3_valid, -- .valid
+ src3_data => cmd_xbar_demux_001_src3_data, -- .data
+ src3_channel => cmd_xbar_demux_001_src3_channel, -- .channel
+ src3_startofpacket => cmd_xbar_demux_001_src3_startofpacket, -- .startofpacket
+ src3_endofpacket => cmd_xbar_demux_001_src3_endofpacket, -- .endofpacket
+ src4_ready => cmd_xbar_demux_001_src4_ready, -- src4.ready
+ src4_valid => cmd_xbar_demux_001_src4_valid, -- .valid
+ src4_data => cmd_xbar_demux_001_src4_data, -- .data
+ src4_channel => cmd_xbar_demux_001_src4_channel, -- .channel
+ src4_startofpacket => cmd_xbar_demux_001_src4_startofpacket, -- .startofpacket
+ src4_endofpacket => cmd_xbar_demux_001_src4_endofpacket, -- .endofpacket
+ src5_ready => cmd_xbar_demux_001_src5_ready, -- src5.ready
+ src5_valid => cmd_xbar_demux_001_src5_valid, -- .valid
+ src5_data => cmd_xbar_demux_001_src5_data, -- .data
+ src5_channel => cmd_xbar_demux_001_src5_channel, -- .channel
+ src5_startofpacket => cmd_xbar_demux_001_src5_startofpacket, -- .startofpacket
+ src5_endofpacket => cmd_xbar_demux_001_src5_endofpacket, -- .endofpacket
+ src6_ready => cmd_xbar_demux_001_src6_ready, -- src6.ready
+ src6_valid => cmd_xbar_demux_001_src6_valid, -- .valid
+ src6_data => cmd_xbar_demux_001_src6_data, -- .data
+ src6_channel => cmd_xbar_demux_001_src6_channel, -- .channel
+ src6_startofpacket => cmd_xbar_demux_001_src6_startofpacket, -- .startofpacket
+ src6_endofpacket => cmd_xbar_demux_001_src6_endofpacket, -- .endofpacket
+ src7_ready => cmd_xbar_demux_001_src7_ready, -- src7.ready
+ src7_valid => cmd_xbar_demux_001_src7_valid, -- .valid
+ src7_data => cmd_xbar_demux_001_src7_data, -- .data
+ src7_channel => cmd_xbar_demux_001_src7_channel, -- .channel
+ src7_startofpacket => cmd_xbar_demux_001_src7_startofpacket, -- .startofpacket
+ src7_endofpacket => cmd_xbar_demux_001_src7_endofpacket -- .endofpacket
+ );
+
+ rsp_xbar_demux_002 : component altera_merlin_demultiplexer_0004
+ port map (
+ clk => tx_clk_clk, -- clk.clk
+ reset => rst_controller_001_reset_out_reset, -- clk_reset.reset
+ sink_ready => id_router_002_src_ready, -- sink.ready
+ sink_channel => id_router_002_src_channel, -- .channel
+ sink_data => id_router_002_src_data, -- .data
+ sink_startofpacket => id_router_002_src_startofpacket, -- .startofpacket
+ sink_endofpacket => id_router_002_src_endofpacket, -- .endofpacket
+ sink_valid(0) => id_router_002_src_valid, -- .valid
+ src0_ready => rsp_xbar_demux_002_src0_ready, -- src0.ready
+ src0_valid => rsp_xbar_demux_002_src0_valid, -- .valid
+ src0_data => rsp_xbar_demux_002_src0_data, -- .data
+ src0_channel => rsp_xbar_demux_002_src0_channel, -- .channel
+ src0_startofpacket => rsp_xbar_demux_002_src0_startofpacket, -- .startofpacket
+ src0_endofpacket => rsp_xbar_demux_002_src0_endofpacket -- .endofpacket
+ );
+
+ rsp_xbar_demux_003 : component altera_merlin_demultiplexer_0004
+ port map (
+ clk => tx_clk_clk, -- clk.clk
+ reset => rst_controller_001_reset_out_reset, -- clk_reset.reset
+ sink_ready => id_router_003_src_ready, -- sink.ready
+ sink_channel => id_router_003_src_channel, -- .channel
+ sink_data => id_router_003_src_data, -- .data
+ sink_startofpacket => id_router_003_src_startofpacket, -- .startofpacket
+ sink_endofpacket => id_router_003_src_endofpacket, -- .endofpacket
+ sink_valid(0) => id_router_003_src_valid, -- .valid
+ src0_ready => rsp_xbar_demux_003_src0_ready, -- src0.ready
+ src0_valid => rsp_xbar_demux_003_src0_valid, -- .valid
+ src0_data => rsp_xbar_demux_003_src0_data, -- .data
+ src0_channel => rsp_xbar_demux_003_src0_channel, -- .channel
+ src0_startofpacket => rsp_xbar_demux_003_src0_startofpacket, -- .startofpacket
+ src0_endofpacket => rsp_xbar_demux_003_src0_endofpacket -- .endofpacket
+ );
+
+ rsp_xbar_demux_004 : component altera_merlin_demultiplexer_0004
+ port map (
+ clk => tx_clk_clk, -- clk.clk
+ reset => rst_controller_001_reset_out_reset, -- clk_reset.reset
+ sink_ready => id_router_004_src_ready, -- sink.ready
+ sink_channel => id_router_004_src_channel, -- .channel
+ sink_data => id_router_004_src_data, -- .data
+ sink_startofpacket => id_router_004_src_startofpacket, -- .startofpacket
+ sink_endofpacket => id_router_004_src_endofpacket, -- .endofpacket
+ sink_valid(0) => id_router_004_src_valid, -- .valid
+ src0_ready => rsp_xbar_demux_004_src0_ready, -- src0.ready
+ src0_valid => rsp_xbar_demux_004_src0_valid, -- .valid
+ src0_data => rsp_xbar_demux_004_src0_data, -- .data
+ src0_channel => rsp_xbar_demux_004_src0_channel, -- .channel
+ src0_startofpacket => rsp_xbar_demux_004_src0_startofpacket, -- .startofpacket
+ src0_endofpacket => rsp_xbar_demux_004_src0_endofpacket -- .endofpacket
+ );
+
+ rsp_xbar_demux_005 : component altera_merlin_demultiplexer_0004
+ port map (
+ clk => tx_clk_clk, -- clk.clk
+ reset => rst_controller_001_reset_out_reset, -- clk_reset.reset
+ sink_ready => id_router_005_src_ready, -- sink.ready
+ sink_channel => id_router_005_src_channel, -- .channel
+ sink_data => id_router_005_src_data, -- .data
+ sink_startofpacket => id_router_005_src_startofpacket, -- .startofpacket
+ sink_endofpacket => id_router_005_src_endofpacket, -- .endofpacket
+ sink_valid(0) => id_router_005_src_valid, -- .valid
+ src0_ready => rsp_xbar_demux_005_src0_ready, -- src0.ready
+ src0_valid => rsp_xbar_demux_005_src0_valid, -- .valid
+ src0_data => rsp_xbar_demux_005_src0_data, -- .data
+ src0_channel => rsp_xbar_demux_005_src0_channel, -- .channel
+ src0_startofpacket => rsp_xbar_demux_005_src0_startofpacket, -- .startofpacket
+ src0_endofpacket => rsp_xbar_demux_005_src0_endofpacket -- .endofpacket
+ );
+
+ rsp_xbar_demux_006 : component altera_merlin_demultiplexer_0004
+ port map (
+ clk => tx_clk_clk, -- clk.clk
+ reset => rst_controller_001_reset_out_reset, -- clk_reset.reset
+ sink_ready => id_router_006_src_ready, -- sink.ready
+ sink_channel => id_router_006_src_channel, -- .channel
+ sink_data => id_router_006_src_data, -- .data
+ sink_startofpacket => id_router_006_src_startofpacket, -- .startofpacket
+ sink_endofpacket => id_router_006_src_endofpacket, -- .endofpacket
+ sink_valid(0) => id_router_006_src_valid, -- .valid
+ src0_ready => rsp_xbar_demux_006_src0_ready, -- src0.ready
+ src0_valid => rsp_xbar_demux_006_src0_valid, -- .valid
+ src0_data => rsp_xbar_demux_006_src0_data, -- .data
+ src0_channel => rsp_xbar_demux_006_src0_channel, -- .channel
+ src0_startofpacket => rsp_xbar_demux_006_src0_startofpacket, -- .startofpacket
+ src0_endofpacket => rsp_xbar_demux_006_src0_endofpacket -- .endofpacket
+ );
+
+ rsp_xbar_demux_007 : component altera_merlin_demultiplexer_0004
+ port map (
+ clk => tx_clk_clk, -- clk.clk
+ reset => rst_controller_001_reset_out_reset, -- clk_reset.reset
+ sink_ready => id_router_007_src_ready, -- sink.ready
+ sink_channel => id_router_007_src_channel, -- .channel
+ sink_data => id_router_007_src_data, -- .data
+ sink_startofpacket => id_router_007_src_startofpacket, -- .startofpacket
+ sink_endofpacket => id_router_007_src_endofpacket, -- .endofpacket
+ sink_valid(0) => id_router_007_src_valid, -- .valid
+ src0_ready => rsp_xbar_demux_007_src0_ready, -- src0.ready
+ src0_valid => rsp_xbar_demux_007_src0_valid, -- .valid
+ src0_data => rsp_xbar_demux_007_src0_data, -- .data
+ src0_channel => rsp_xbar_demux_007_src0_channel, -- .channel
+ src0_startofpacket => rsp_xbar_demux_007_src0_startofpacket, -- .startofpacket
+ src0_endofpacket => rsp_xbar_demux_007_src0_endofpacket -- .endofpacket
+ );
+
+ rsp_xbar_demux_008 : component altera_merlin_demultiplexer_0004
+ port map (
+ clk => tx_clk_clk, -- clk.clk
+ reset => rst_controller_001_reset_out_reset, -- clk_reset.reset
+ sink_ready => id_router_008_src_ready, -- sink.ready
+ sink_channel => id_router_008_src_channel, -- .channel
+ sink_data => id_router_008_src_data, -- .data
+ sink_startofpacket => id_router_008_src_startofpacket, -- .startofpacket
+ sink_endofpacket => id_router_008_src_endofpacket, -- .endofpacket
+ sink_valid(0) => id_router_008_src_valid, -- .valid
+ src0_ready => rsp_xbar_demux_008_src0_ready, -- src0.ready
+ src0_valid => rsp_xbar_demux_008_src0_valid, -- .valid
+ src0_data => rsp_xbar_demux_008_src0_data, -- .data
+ src0_channel => rsp_xbar_demux_008_src0_channel, -- .channel
+ src0_startofpacket => rsp_xbar_demux_008_src0_startofpacket, -- .startofpacket
+ src0_endofpacket => rsp_xbar_demux_008_src0_endofpacket -- .endofpacket
+ );
+
+ rsp_xbar_demux_009 : component altera_merlin_demultiplexer_0004
+ port map (
+ clk => tx_clk_clk, -- clk.clk
+ reset => rst_controller_001_reset_out_reset, -- clk_reset.reset
+ sink_ready => id_router_009_src_ready, -- sink.ready
+ sink_channel => id_router_009_src_channel, -- .channel
+ sink_data => id_router_009_src_data, -- .data
+ sink_startofpacket => id_router_009_src_startofpacket, -- .startofpacket
+ sink_endofpacket => id_router_009_src_endofpacket, -- .endofpacket
+ sink_valid(0) => id_router_009_src_valid, -- .valid
+ src0_ready => rsp_xbar_demux_009_src0_ready, -- src0.ready
+ src0_valid => rsp_xbar_demux_009_src0_valid, -- .valid
+ src0_data => rsp_xbar_demux_009_src0_data, -- .data
+ src0_channel => rsp_xbar_demux_009_src0_channel, -- .channel
+ src0_startofpacket => rsp_xbar_demux_009_src0_startofpacket, -- .startofpacket
+ src0_endofpacket => rsp_xbar_demux_009_src0_endofpacket -- .endofpacket
+ );
+
+ rsp_xbar_mux_001 : component altera_merlin_multiplexer_0002
+ port map (
+ clk => tx_clk_clk, -- clk.clk
+ reset => rst_controller_001_reset_out_reset, -- clk_reset.reset
+ src_ready => rsp_xbar_mux_001_src_ready, -- src.ready
+ src_valid => rsp_xbar_mux_001_src_valid, -- .valid
+ src_data => rsp_xbar_mux_001_src_data, -- .data
+ src_channel => rsp_xbar_mux_001_src_channel, -- .channel
+ src_startofpacket => rsp_xbar_mux_001_src_startofpacket, -- .startofpacket
+ src_endofpacket => rsp_xbar_mux_001_src_endofpacket, -- .endofpacket
+ sink0_ready => rsp_xbar_demux_002_src0_ready, -- sink0.ready
+ sink0_valid => rsp_xbar_demux_002_src0_valid, -- .valid
+ sink0_channel => rsp_xbar_demux_002_src0_channel, -- .channel
+ sink0_data => rsp_xbar_demux_002_src0_data, -- .data
+ sink0_startofpacket => rsp_xbar_demux_002_src0_startofpacket, -- .startofpacket
+ sink0_endofpacket => rsp_xbar_demux_002_src0_endofpacket, -- .endofpacket
+ sink1_ready => rsp_xbar_demux_003_src0_ready, -- sink1.ready
+ sink1_valid => rsp_xbar_demux_003_src0_valid, -- .valid
+ sink1_channel => rsp_xbar_demux_003_src0_channel, -- .channel
+ sink1_data => rsp_xbar_demux_003_src0_data, -- .data
+ sink1_startofpacket => rsp_xbar_demux_003_src0_startofpacket, -- .startofpacket
+ sink1_endofpacket => rsp_xbar_demux_003_src0_endofpacket, -- .endofpacket
+ sink2_ready => rsp_xbar_demux_004_src0_ready, -- sink2.ready
+ sink2_valid => rsp_xbar_demux_004_src0_valid, -- .valid
+ sink2_channel => rsp_xbar_demux_004_src0_channel, -- .channel
+ sink2_data => rsp_xbar_demux_004_src0_data, -- .data
+ sink2_startofpacket => rsp_xbar_demux_004_src0_startofpacket, -- .startofpacket
+ sink2_endofpacket => rsp_xbar_demux_004_src0_endofpacket, -- .endofpacket
+ sink3_ready => rsp_xbar_demux_005_src0_ready, -- sink3.ready
+ sink3_valid => rsp_xbar_demux_005_src0_valid, -- .valid
+ sink3_channel => rsp_xbar_demux_005_src0_channel, -- .channel
+ sink3_data => rsp_xbar_demux_005_src0_data, -- .data
+ sink3_startofpacket => rsp_xbar_demux_005_src0_startofpacket, -- .startofpacket
+ sink3_endofpacket => rsp_xbar_demux_005_src0_endofpacket, -- .endofpacket
+ sink4_ready => rsp_xbar_demux_006_src0_ready, -- sink4.ready
+ sink4_valid => rsp_xbar_demux_006_src0_valid, -- .valid
+ sink4_channel => rsp_xbar_demux_006_src0_channel, -- .channel
+ sink4_data => rsp_xbar_demux_006_src0_data, -- .data
+ sink4_startofpacket => rsp_xbar_demux_006_src0_startofpacket, -- .startofpacket
+ sink4_endofpacket => rsp_xbar_demux_006_src0_endofpacket, -- .endofpacket
+ sink5_ready => rsp_xbar_demux_007_src0_ready, -- sink5.ready
+ sink5_valid => rsp_xbar_demux_007_src0_valid, -- .valid
+ sink5_channel => rsp_xbar_demux_007_src0_channel, -- .channel
+ sink5_data => rsp_xbar_demux_007_src0_data, -- .data
+ sink5_startofpacket => rsp_xbar_demux_007_src0_startofpacket, -- .startofpacket
+ sink5_endofpacket => rsp_xbar_demux_007_src0_endofpacket, -- .endofpacket
+ sink6_ready => rsp_xbar_demux_008_src0_ready, -- sink6.ready
+ sink6_valid => rsp_xbar_demux_008_src0_valid, -- .valid
+ sink6_channel => rsp_xbar_demux_008_src0_channel, -- .channel
+ sink6_data => rsp_xbar_demux_008_src0_data, -- .data
+ sink6_startofpacket => rsp_xbar_demux_008_src0_startofpacket, -- .startofpacket
+ sink6_endofpacket => rsp_xbar_demux_008_src0_endofpacket, -- .endofpacket
+ sink7_ready => rsp_xbar_demux_009_src0_ready, -- sink7.ready
+ sink7_valid => rsp_xbar_demux_009_src0_valid, -- .valid
+ sink7_channel => rsp_xbar_demux_009_src0_channel, -- .channel
+ sink7_data => rsp_xbar_demux_009_src0_data, -- .data
+ sink7_startofpacket => rsp_xbar_demux_009_src0_startofpacket, -- .startofpacket
+ sink7_endofpacket => rsp_xbar_demux_009_src0_endofpacket -- .endofpacket
+ );
+
+ cmd_xbar_demux_002 : component altera_merlin_demultiplexer_0005
+ port map (
+ clk => rx_clk_clk, -- clk.clk
+ reset => rst_controller_002_reset_out_reset, -- clk_reset.reset
+ sink_ready => limiter_002_cmd_src_ready, -- sink.ready
+ sink_channel => limiter_002_cmd_src_channel, -- .channel
+ sink_data => limiter_002_cmd_src_data, -- .data
+ sink_startofpacket => limiter_002_cmd_src_startofpacket, -- .startofpacket
+ sink_endofpacket => limiter_002_cmd_src_endofpacket, -- .endofpacket
+ sink_valid => limiter_002_cmd_valid_data, -- sink_valid.data
+ src0_ready => cmd_xbar_demux_002_src0_ready, -- src0.ready
+ src0_valid => cmd_xbar_demux_002_src0_valid, -- .valid
+ src0_data => cmd_xbar_demux_002_src0_data, -- .data
+ src0_channel => cmd_xbar_demux_002_src0_channel, -- .channel
+ src0_startofpacket => cmd_xbar_demux_002_src0_startofpacket, -- .startofpacket
+ src0_endofpacket => cmd_xbar_demux_002_src0_endofpacket, -- .endofpacket
+ src1_ready => cmd_xbar_demux_002_src1_ready, -- src1.ready
+ src1_valid => cmd_xbar_demux_002_src1_valid, -- .valid
+ src1_data => cmd_xbar_demux_002_src1_data, -- .data
+ src1_channel => cmd_xbar_demux_002_src1_channel, -- .channel
+ src1_startofpacket => cmd_xbar_demux_002_src1_startofpacket, -- .startofpacket
+ src1_endofpacket => cmd_xbar_demux_002_src1_endofpacket, -- .endofpacket
+ src2_ready => cmd_xbar_demux_002_src2_ready, -- src2.ready
+ src2_valid => cmd_xbar_demux_002_src2_valid, -- .valid
+ src2_data => cmd_xbar_demux_002_src2_data, -- .data
+ src2_channel => cmd_xbar_demux_002_src2_channel, -- .channel
+ src2_startofpacket => cmd_xbar_demux_002_src2_startofpacket, -- .startofpacket
+ src2_endofpacket => cmd_xbar_demux_002_src2_endofpacket, -- .endofpacket
+ src3_ready => cmd_xbar_demux_002_src3_ready, -- src3.ready
+ src3_valid => cmd_xbar_demux_002_src3_valid, -- .valid
+ src3_data => cmd_xbar_demux_002_src3_data, -- .data
+ src3_channel => cmd_xbar_demux_002_src3_channel, -- .channel
+ src3_startofpacket => cmd_xbar_demux_002_src3_startofpacket, -- .startofpacket
+ src3_endofpacket => cmd_xbar_demux_002_src3_endofpacket, -- .endofpacket
+ src4_ready => cmd_xbar_demux_002_src4_ready, -- src4.ready
+ src4_valid => cmd_xbar_demux_002_src4_valid, -- .valid
+ src4_data => cmd_xbar_demux_002_src4_data, -- .data
+ src4_channel => cmd_xbar_demux_002_src4_channel, -- .channel
+ src4_startofpacket => cmd_xbar_demux_002_src4_startofpacket, -- .startofpacket
+ src4_endofpacket => cmd_xbar_demux_002_src4_endofpacket, -- .endofpacket
+ src5_ready => cmd_xbar_demux_002_src5_ready, -- src5.ready
+ src5_valid => cmd_xbar_demux_002_src5_valid, -- .valid
+ src5_data => cmd_xbar_demux_002_src5_data, -- .data
+ src5_channel => cmd_xbar_demux_002_src5_channel, -- .channel
+ src5_startofpacket => cmd_xbar_demux_002_src5_startofpacket, -- .startofpacket
+ src5_endofpacket => cmd_xbar_demux_002_src5_endofpacket, -- .endofpacket
+ src6_ready => cmd_xbar_demux_002_src6_ready, -- src6.ready
+ src6_valid => cmd_xbar_demux_002_src6_valid, -- .valid
+ src6_data => cmd_xbar_demux_002_src6_data, -- .data
+ src6_channel => cmd_xbar_demux_002_src6_channel, -- .channel
+ src6_startofpacket => cmd_xbar_demux_002_src6_startofpacket, -- .startofpacket
+ src6_endofpacket => cmd_xbar_demux_002_src6_endofpacket -- .endofpacket
+ );
+
+ rsp_xbar_demux_010 : component altera_merlin_demultiplexer_0006
+ port map (
+ clk => rx_clk_clk, -- clk.clk
+ reset => rst_controller_002_reset_out_reset, -- clk_reset.reset
+ sink_ready => id_router_010_src_ready, -- sink.ready
+ sink_channel => id_router_010_src_channel, -- .channel
+ sink_data => id_router_010_src_data, -- .data
+ sink_startofpacket => id_router_010_src_startofpacket, -- .startofpacket
+ sink_endofpacket => id_router_010_src_endofpacket, -- .endofpacket
+ sink_valid(0) => id_router_010_src_valid, -- .valid
+ src0_ready => rsp_xbar_demux_010_src0_ready, -- src0.ready
+ src0_valid => rsp_xbar_demux_010_src0_valid, -- .valid
+ src0_data => rsp_xbar_demux_010_src0_data, -- .data
+ src0_channel => rsp_xbar_demux_010_src0_channel, -- .channel
+ src0_startofpacket => rsp_xbar_demux_010_src0_startofpacket, -- .startofpacket
+ src0_endofpacket => rsp_xbar_demux_010_src0_endofpacket -- .endofpacket
+ );
+
+ rsp_xbar_demux_011 : component altera_merlin_demultiplexer_0006
+ port map (
+ clk => rx_clk_clk, -- clk.clk
+ reset => rst_controller_002_reset_out_reset, -- clk_reset.reset
+ sink_ready => id_router_011_src_ready, -- sink.ready
+ sink_channel => id_router_011_src_channel, -- .channel
+ sink_data => id_router_011_src_data, -- .data
+ sink_startofpacket => id_router_011_src_startofpacket, -- .startofpacket
+ sink_endofpacket => id_router_011_src_endofpacket, -- .endofpacket
+ sink_valid(0) => id_router_011_src_valid, -- .valid
+ src0_ready => rsp_xbar_demux_011_src0_ready, -- src0.ready
+ src0_valid => rsp_xbar_demux_011_src0_valid, -- .valid
+ src0_data => rsp_xbar_demux_011_src0_data, -- .data
+ src0_channel => rsp_xbar_demux_011_src0_channel, -- .channel
+ src0_startofpacket => rsp_xbar_demux_011_src0_startofpacket, -- .startofpacket
+ src0_endofpacket => rsp_xbar_demux_011_src0_endofpacket -- .endofpacket
+ );
+
+ rsp_xbar_demux_012 : component altera_merlin_demultiplexer_0006
+ port map (
+ clk => rx_clk_clk, -- clk.clk
+ reset => rst_controller_002_reset_out_reset, -- clk_reset.reset
+ sink_ready => id_router_012_src_ready, -- sink.ready
+ sink_channel => id_router_012_src_channel, -- .channel
+ sink_data => id_router_012_src_data, -- .data
+ sink_startofpacket => id_router_012_src_startofpacket, -- .startofpacket
+ sink_endofpacket => id_router_012_src_endofpacket, -- .endofpacket
+ sink_valid(0) => id_router_012_src_valid, -- .valid
+ src0_ready => rsp_xbar_demux_012_src0_ready, -- src0.ready
+ src0_valid => rsp_xbar_demux_012_src0_valid, -- .valid
+ src0_data => rsp_xbar_demux_012_src0_data, -- .data
+ src0_channel => rsp_xbar_demux_012_src0_channel, -- .channel
+ src0_startofpacket => rsp_xbar_demux_012_src0_startofpacket, -- .startofpacket
+ src0_endofpacket => rsp_xbar_demux_012_src0_endofpacket -- .endofpacket
+ );
+
+ rsp_xbar_demux_013 : component altera_merlin_demultiplexer_0006
+ port map (
+ clk => rx_clk_clk, -- clk.clk
+ reset => rst_controller_002_reset_out_reset, -- clk_reset.reset
+ sink_ready => id_router_013_src_ready, -- sink.ready
+ sink_channel => id_router_013_src_channel, -- .channel
+ sink_data => id_router_013_src_data, -- .data
+ sink_startofpacket => id_router_013_src_startofpacket, -- .startofpacket
+ sink_endofpacket => id_router_013_src_endofpacket, -- .endofpacket
+ sink_valid(0) => id_router_013_src_valid, -- .valid
+ src0_ready => rsp_xbar_demux_013_src0_ready, -- src0.ready
+ src0_valid => rsp_xbar_demux_013_src0_valid, -- .valid
+ src0_data => rsp_xbar_demux_013_src0_data, -- .data
+ src0_channel => rsp_xbar_demux_013_src0_channel, -- .channel
+ src0_startofpacket => rsp_xbar_demux_013_src0_startofpacket, -- .startofpacket
+ src0_endofpacket => rsp_xbar_demux_013_src0_endofpacket -- .endofpacket
+ );
+
+ rsp_xbar_demux_014 : component altera_merlin_demultiplexer_0006
+ port map (
+ clk => rx_clk_clk, -- clk.clk
+ reset => rst_controller_002_reset_out_reset, -- clk_reset.reset
+ sink_ready => id_router_014_src_ready, -- sink.ready
+ sink_channel => id_router_014_src_channel, -- .channel
+ sink_data => id_router_014_src_data, -- .data
+ sink_startofpacket => id_router_014_src_startofpacket, -- .startofpacket
+ sink_endofpacket => id_router_014_src_endofpacket, -- .endofpacket
+ sink_valid(0) => id_router_014_src_valid, -- .valid
+ src0_ready => rsp_xbar_demux_014_src0_ready, -- src0.ready
+ src0_valid => rsp_xbar_demux_014_src0_valid, -- .valid
+ src0_data => rsp_xbar_demux_014_src0_data, -- .data
+ src0_channel => rsp_xbar_demux_014_src0_channel, -- .channel
+ src0_startofpacket => rsp_xbar_demux_014_src0_startofpacket, -- .startofpacket
+ src0_endofpacket => rsp_xbar_demux_014_src0_endofpacket -- .endofpacket
+ );
+
+ rsp_xbar_demux_015 : component altera_merlin_demultiplexer_0006
+ port map (
+ clk => rx_clk_clk, -- clk.clk
+ reset => rst_controller_002_reset_out_reset, -- clk_reset.reset
+ sink_ready => id_router_015_src_ready, -- sink.ready
+ sink_channel => id_router_015_src_channel, -- .channel
+ sink_data => id_router_015_src_data, -- .data
+ sink_startofpacket => id_router_015_src_startofpacket, -- .startofpacket
+ sink_endofpacket => id_router_015_src_endofpacket, -- .endofpacket
+ sink_valid(0) => id_router_015_src_valid, -- .valid
+ src0_ready => rsp_xbar_demux_015_src0_ready, -- src0.ready
+ src0_valid => rsp_xbar_demux_015_src0_valid, -- .valid
+ src0_data => rsp_xbar_demux_015_src0_data, -- .data
+ src0_channel => rsp_xbar_demux_015_src0_channel, -- .channel
+ src0_startofpacket => rsp_xbar_demux_015_src0_startofpacket, -- .startofpacket
+ src0_endofpacket => rsp_xbar_demux_015_src0_endofpacket -- .endofpacket
+ );
+
+ rsp_xbar_demux_016 : component altera_merlin_demultiplexer_0006
+ port map (
+ clk => rx_clk_clk, -- clk.clk
+ reset => rst_controller_002_reset_out_reset, -- clk_reset.reset
+ sink_ready => id_router_016_src_ready, -- sink.ready
+ sink_channel => id_router_016_src_channel, -- .channel
+ sink_data => id_router_016_src_data, -- .data
+ sink_startofpacket => id_router_016_src_startofpacket, -- .startofpacket
+ sink_endofpacket => id_router_016_src_endofpacket, -- .endofpacket
+ sink_valid(0) => id_router_016_src_valid, -- .valid
+ src0_ready => rsp_xbar_demux_016_src0_ready, -- src0.ready
+ src0_valid => rsp_xbar_demux_016_src0_valid, -- .valid
+ src0_data => rsp_xbar_demux_016_src0_data, -- .data
+ src0_channel => rsp_xbar_demux_016_src0_channel, -- .channel
+ src0_startofpacket => rsp_xbar_demux_016_src0_startofpacket, -- .startofpacket
+ src0_endofpacket => rsp_xbar_demux_016_src0_endofpacket -- .endofpacket
+ );
+
+ rsp_xbar_mux_002 : component altera_merlin_multiplexer_0003
+ port map (
+ clk => rx_clk_clk, -- clk.clk
+ reset => rst_controller_002_reset_out_reset, -- clk_reset.reset
+ src_ready => rsp_xbar_mux_002_src_ready, -- src.ready
+ src_valid => rsp_xbar_mux_002_src_valid, -- .valid
+ src_data => rsp_xbar_mux_002_src_data, -- .data
+ src_channel => rsp_xbar_mux_002_src_channel, -- .channel
+ src_startofpacket => rsp_xbar_mux_002_src_startofpacket, -- .startofpacket
+ src_endofpacket => rsp_xbar_mux_002_src_endofpacket, -- .endofpacket
+ sink0_ready => rsp_xbar_demux_010_src0_ready, -- sink0.ready
+ sink0_valid => rsp_xbar_demux_010_src0_valid, -- .valid
+ sink0_channel => rsp_xbar_demux_010_src0_channel, -- .channel
+ sink0_data => rsp_xbar_demux_010_src0_data, -- .data
+ sink0_startofpacket => rsp_xbar_demux_010_src0_startofpacket, -- .startofpacket
+ sink0_endofpacket => rsp_xbar_demux_010_src0_endofpacket, -- .endofpacket
+ sink1_ready => rsp_xbar_demux_011_src0_ready, -- sink1.ready
+ sink1_valid => rsp_xbar_demux_011_src0_valid, -- .valid
+ sink1_channel => rsp_xbar_demux_011_src0_channel, -- .channel
+ sink1_data => rsp_xbar_demux_011_src0_data, -- .data
+ sink1_startofpacket => rsp_xbar_demux_011_src0_startofpacket, -- .startofpacket
+ sink1_endofpacket => rsp_xbar_demux_011_src0_endofpacket, -- .endofpacket
+ sink2_ready => rsp_xbar_demux_012_src0_ready, -- sink2.ready
+ sink2_valid => rsp_xbar_demux_012_src0_valid, -- .valid
+ sink2_channel => rsp_xbar_demux_012_src0_channel, -- .channel
+ sink2_data => rsp_xbar_demux_012_src0_data, -- .data
+ sink2_startofpacket => rsp_xbar_demux_012_src0_startofpacket, -- .startofpacket
+ sink2_endofpacket => rsp_xbar_demux_012_src0_endofpacket, -- .endofpacket
+ sink3_ready => rsp_xbar_demux_013_src0_ready, -- sink3.ready
+ sink3_valid => rsp_xbar_demux_013_src0_valid, -- .valid
+ sink3_channel => rsp_xbar_demux_013_src0_channel, -- .channel
+ sink3_data => rsp_xbar_demux_013_src0_data, -- .data
+ sink3_startofpacket => rsp_xbar_demux_013_src0_startofpacket, -- .startofpacket
+ sink3_endofpacket => rsp_xbar_demux_013_src0_endofpacket, -- .endofpacket
+ sink4_ready => rsp_xbar_demux_014_src0_ready, -- sink4.ready
+ sink4_valid => rsp_xbar_demux_014_src0_valid, -- .valid
+ sink4_channel => rsp_xbar_demux_014_src0_channel, -- .channel
+ sink4_data => rsp_xbar_demux_014_src0_data, -- .data
+ sink4_startofpacket => rsp_xbar_demux_014_src0_startofpacket, -- .startofpacket
+ sink4_endofpacket => rsp_xbar_demux_014_src0_endofpacket, -- .endofpacket
+ sink5_ready => rsp_xbar_demux_015_src0_ready, -- sink5.ready
+ sink5_valid => rsp_xbar_demux_015_src0_valid, -- .valid
+ sink5_channel => rsp_xbar_demux_015_src0_channel, -- .channel
+ sink5_data => rsp_xbar_demux_015_src0_data, -- .data
+ sink5_startofpacket => rsp_xbar_demux_015_src0_startofpacket, -- .startofpacket
+ sink5_endofpacket => rsp_xbar_demux_015_src0_endofpacket, -- .endofpacket
+ sink6_ready => rsp_xbar_demux_016_src0_ready, -- sink6.ready
+ sink6_valid => rsp_xbar_demux_016_src0_valid, -- .valid
+ sink6_channel => rsp_xbar_demux_016_src0_channel, -- .channel
+ sink6_data => rsp_xbar_demux_016_src0_data, -- .data
+ sink6_startofpacket => rsp_xbar_demux_016_src0_startofpacket, -- .startofpacket
+ sink6_endofpacket => rsp_xbar_demux_016_src0_endofpacket -- .endofpacket
+ );
+
+ crosser : component altera_avalon_st_handshake_clock_crosser_0001
+ port map (
+ in_clk => csr_clk_clk, -- in_clk.clk
+ in_reset => rst_controller_reset_out_reset, -- in_clk_reset.reset
+ out_clk => tx_clk_clk, -- out_clk.clk
+ out_reset => rst_controller_001_reset_out_reset, -- out_clk_reset.reset
+ in_ready => cmd_xbar_demux_src0_ready, -- in.ready
+ in_valid => cmd_xbar_demux_src0_valid, -- .valid
+ in_startofpacket => cmd_xbar_demux_src0_startofpacket, -- .startofpacket
+ in_endofpacket => cmd_xbar_demux_src0_endofpacket, -- .endofpacket
+ in_channel => cmd_xbar_demux_src0_channel, -- .channel
+ in_data => cmd_xbar_demux_src0_data, -- .data
+ out_ready => crosser_out_ready, -- out.ready
+ out_valid => crosser_out_valid, -- .valid
+ out_startofpacket => crosser_out_startofpacket, -- .startofpacket
+ out_endofpacket => crosser_out_endofpacket, -- .endofpacket
+ out_channel => crosser_out_channel, -- .channel
+ out_data => crosser_out_data -- .data
+ );
+
+ crosser_001 : component altera_avalon_st_handshake_clock_crosser_0001
+ port map (
+ in_clk => csr_clk_clk, -- in_clk.clk
+ in_reset => rst_controller_reset_out_reset, -- in_clk_reset.reset
+ out_clk => rx_clk_clk, -- out_clk.clk
+ out_reset => rst_controller_002_reset_out_reset, -- out_clk_reset.reset
+ in_ready => cmd_xbar_demux_src1_ready, -- in.ready
+ in_valid => cmd_xbar_demux_src1_valid, -- .valid
+ in_startofpacket => cmd_xbar_demux_src1_startofpacket, -- .startofpacket
+ in_endofpacket => cmd_xbar_demux_src1_endofpacket, -- .endofpacket
+ in_channel => cmd_xbar_demux_src1_channel, -- .channel
+ in_data => cmd_xbar_demux_src1_data, -- .data
+ out_ready => crosser_001_out_ready, -- out.ready
+ out_valid => crosser_001_out_valid, -- .valid
+ out_startofpacket => crosser_001_out_startofpacket, -- .startofpacket
+ out_endofpacket => crosser_001_out_endofpacket, -- .endofpacket
+ out_channel => crosser_001_out_channel, -- .channel
+ out_data => crosser_001_out_data -- .data
+ );
+
+ crosser_002 : component altera_avalon_st_handshake_clock_crosser_0001
+ port map (
+ in_clk => tx_clk_clk, -- in_clk.clk
+ in_reset => rst_controller_001_reset_out_reset, -- in_clk_reset.reset
+ out_clk => csr_clk_clk, -- out_clk.clk
+ out_reset => rst_controller_reset_out_reset, -- out_clk_reset.reset
+ in_ready => rsp_xbar_demux_src0_ready, -- in.ready
+ in_valid => rsp_xbar_demux_src0_valid, -- .valid
+ in_startofpacket => rsp_xbar_demux_src0_startofpacket, -- .startofpacket
+ in_endofpacket => rsp_xbar_demux_src0_endofpacket, -- .endofpacket
+ in_channel => rsp_xbar_demux_src0_channel, -- .channel
+ in_data => rsp_xbar_demux_src0_data, -- .data
+ out_ready => crosser_002_out_ready, -- out.ready
+ out_valid => crosser_002_out_valid, -- .valid
+ out_startofpacket => crosser_002_out_startofpacket, -- .startofpacket
+ out_endofpacket => crosser_002_out_endofpacket, -- .endofpacket
+ out_channel => crosser_002_out_channel, -- .channel
+ out_data => crosser_002_out_data -- .data
+ );
+
+ crosser_003 : component altera_avalon_st_handshake_clock_crosser_0001
+ port map (
+ in_clk => rx_clk_clk, -- in_clk.clk
+ in_reset => rst_controller_002_reset_out_reset, -- in_clk_reset.reset
+ out_clk => csr_clk_clk, -- out_clk.clk
+ out_reset => rst_controller_reset_out_reset, -- out_clk_reset.reset
+ in_ready => rsp_xbar_demux_001_src0_ready, -- in.ready
+ in_valid => rsp_xbar_demux_001_src0_valid, -- .valid
+ in_startofpacket => rsp_xbar_demux_001_src0_startofpacket, -- .startofpacket
+ in_endofpacket => rsp_xbar_demux_001_src0_endofpacket, -- .endofpacket
+ in_channel => rsp_xbar_demux_001_src0_channel, -- .channel
+ in_data => rsp_xbar_demux_001_src0_data, -- .data
+ out_ready => crosser_003_out_ready, -- out.ready
+ out_valid => crosser_003_out_valid, -- .valid
+ out_startofpacket => crosser_003_out_startofpacket, -- .startofpacket
+ out_endofpacket => crosser_003_out_endofpacket, -- .endofpacket
+ out_channel => crosser_003_out_channel, -- .channel
+ out_data => crosser_003_out_data -- .data
+ );
+
+ rx_reset_reset_n_ports_inv <= not rx_reset_reset_n;
+
+ csr_reset_reset_n_ports_inv <= not csr_reset_reset_n;
+
+ tx_reset_reset_n_ports_inv <= not tx_reset_reset_n;
+
+ rst_controller_001_reset_out_reset_ports_inv <= not rst_controller_001_reset_out_reset;
+
+ rst_controller_002_reset_out_reset_ports_inv <= not rst_controller_002_reset_out_reset;
+
+end architecture rtl; -- of ip_stratixiv_mac_10g
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/ip_stratixiv_mac_10g_rx_eth_crc_checker.vhd b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/ip_stratixiv_mac_10g_rx_eth_crc_checker.vhd
new file mode 100644
index 0000000000..2bb17a4d6e
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/ip_stratixiv_mac_10g_rx_eth_crc_checker.vhd
@@ -0,0 +1,110 @@
+-- ip_stratixiv_mac_10g_rx_eth_crc_checker.vhd
+
+-- This file was auto-generated from altera_eth_10g_mac_hw.tcl. If you edit it your changes
+-- will probably be lost.
+--
+-- Generated using ACDS version 11.1sp2 259 at 2014.10.02.11:39:51
+
+library IEEE;
+use IEEE.std_logic_1164.all;
+use IEEE.numeric_std.all;
+
+entity ip_stratixiv_mac_10g_rx_eth_crc_checker is
+ generic (
+ BITSPERSYMBOL : integer := 8;
+ SYMBOLSPERBEAT : integer := 8;
+ ERROR_WIDTH : integer := 1;
+ MODE_CHECKER_0_INSERTER_1 : integer := 0
+ );
+ port (
+ clk : in std_logic := '0'; -- clock_reset.clk
+ reset : in std_logic := '0'; -- clock_reset_reset.reset
+ csr_write : in std_logic := '0'; -- csr.write
+ csr_read : in std_logic := '0'; -- .read
+ csr_address : in std_logic := '0'; -- .address
+ csr_writedata : in std_logic_vector(31 downto 0) := (others => '0'); -- .writedata
+ csr_readdata : out std_logic_vector(31 downto 0); -- .readdata
+ data_sink_sop : in std_logic := '0'; -- avalon_streaming_sink.startofpacket
+ data_sink_eop : in std_logic := '0'; -- .endofpacket
+ data_sink_valid : in std_logic := '0'; -- .valid
+ data_sink_data : in std_logic_vector(63 downto 0) := (others => '0'); -- .data
+ data_sink_empty : in std_logic_vector(2 downto 0) := (others => '0'); -- .empty
+ data_sink_error : in std_logic_vector(0 downto 0) := (others => '0'); -- .error
+ data_src_sop : out std_logic; -- avalon_streaming_source.startofpacket
+ data_src_eop : out std_logic; -- .endofpacket
+ data_src_valid : out std_logic; -- .valid
+ data_src_data : out std_logic_vector(63 downto 0); -- .data
+ data_src_empty : out std_logic_vector(2 downto 0); -- .empty
+ data_src_error : out std_logic_vector(1 downto 0); -- .error
+ data_sink_ready : out std_logic;
+ data_src_ready : in std_logic := '0'
+ );
+end entity ip_stratixiv_mac_10g_rx_eth_crc_checker;
+
+architecture rtl of ip_stratixiv_mac_10g_rx_eth_crc_checker is
+ component altera_eth_crc is
+ generic (
+ BITSPERSYMBOL : integer := 8;
+ SYMBOLSPERBEAT : integer := 8;
+ ERROR_WIDTH : integer := 2;
+ MODE_CHECKER_0_INSERTER_1 : integer := 1
+ );
+ port (
+ clk : in std_logic := 'X'; -- clk
+ reset : in std_logic := 'X'; -- reset
+ csr_write : in std_logic := 'X'; -- write
+ csr_read : in std_logic := 'X'; -- read
+ csr_address : in std_logic := 'X'; -- address
+ csr_writedata : in std_logic_vector(31 downto 0) := (others => 'X'); -- writedata
+ csr_readdata : out std_logic_vector(31 downto 0); -- readdata
+ data_sink_sop : in std_logic := 'X'; -- startofpacket
+ data_sink_eop : in std_logic := 'X'; -- endofpacket
+ data_sink_valid : in std_logic := 'X'; -- valid
+ data_sink_data : in std_logic_vector(63 downto 0) := (others => 'X'); -- data
+ data_sink_empty : in std_logic_vector(2 downto 0) := (others => 'X'); -- empty
+ data_sink_error : in std_logic_vector(0 downto 0) := (others => 'X'); -- error
+ data_src_sop : out std_logic; -- startofpacket
+ data_src_eop : out std_logic; -- endofpacket
+ data_src_valid : out std_logic; -- valid
+ data_src_data : out std_logic_vector(63 downto 0); -- data
+ data_src_empty : out std_logic_vector(2 downto 0); -- empty
+ data_src_error : out std_logic_vector(1 downto 0); -- error
+ data_sink_ready : out std_logic; -- ready
+ data_src_ready : in std_logic := 'X' -- ready
+ );
+ end component altera_eth_crc;
+
+begin
+
+ rx_eth_crc_checker : component altera_eth_crc
+ generic map (
+ BITSPERSYMBOL => BITSPERSYMBOL,
+ SYMBOLSPERBEAT => SYMBOLSPERBEAT,
+ ERROR_WIDTH => ERROR_WIDTH,
+ MODE_CHECKER_0_INSERTER_1 => MODE_CHECKER_0_INSERTER_1
+ )
+ port map (
+ clk => clk, -- clock_reset.clk
+ reset => reset, -- clock_reset_reset.reset
+ csr_write => csr_write, -- csr.write
+ csr_read => csr_read, -- .read
+ csr_address => csr_address, -- .address
+ csr_writedata => csr_writedata, -- .writedata
+ csr_readdata => csr_readdata, -- .readdata
+ data_sink_sop => data_sink_sop, -- avalon_streaming_sink.startofpacket
+ data_sink_eop => data_sink_eop, -- .endofpacket
+ data_sink_valid => data_sink_valid, -- .valid
+ data_sink_data => data_sink_data, -- .data
+ data_sink_empty => data_sink_empty, -- .empty
+ data_sink_error => data_sink_error, -- .error
+ data_src_sop => data_src_sop, -- avalon_streaming_source.startofpacket
+ data_src_eop => data_src_eop, -- .endofpacket
+ data_src_valid => data_src_valid, -- .valid
+ data_src_data => data_src_data, -- .data
+ data_src_empty => data_src_empty, -- .empty
+ data_src_error => data_src_error, -- .error
+ data_sink_ready => open, -- (terminated)
+ data_src_ready => '1' -- (terminated)
+ );
+
+end architecture rtl; -- of ip_stratixiv_mac_10g_rx_eth_crc_checker
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/ip_stratixiv_mac_10g_rx_eth_frame_decoder.vhd b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/ip_stratixiv_mac_10g_rx_eth_frame_decoder.vhd
new file mode 100644
index 0000000000..d047ce86e3
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/ip_stratixiv_mac_10g_rx_eth_frame_decoder.vhd
@@ -0,0 +1,149 @@
+-- ip_stratixiv_mac_10g_rx_eth_frame_decoder.vhd
+
+-- This file was auto-generated from altera_eth_10g_mac_hw.tcl. If you edit it your changes
+-- will probably be lost.
+--
+-- Generated using ACDS version 11.1sp2 259 at 2014.10.02.11:39:51
+
+library IEEE;
+use IEEE.std_logic_1164.all;
+use IEEE.numeric_std.all;
+
+entity ip_stratixiv_mac_10g_rx_eth_frame_decoder is
+ generic (
+ BITSPERSYMBOL : integer := 8;
+ SYMBOLSPERBEAT : integer := 8;
+ ERROR_WIDTH : integer := 1;
+ ENABLE_SUPP_ADDR : integer := 1;
+ ENABLE_PFC : integer := 0;
+ PFC_PRIORITY_NUM : integer := 8
+ );
+ port (
+ clk : in std_logic := '0'; -- clock_reset.clk
+ reset : in std_logic := '0'; -- clock_reset_reset.reset
+ csr_readdata : out std_logic_vector(31 downto 0); -- avalom_mm_csr.readdata
+ csr_write : in std_logic := '0'; -- .write
+ csr_read : in std_logic := '0'; -- .read
+ csr_address : in std_logic_vector(4 downto 0) := (others => '0'); -- .address
+ csr_writedata : in std_logic_vector(31 downto 0) := (others => '0'); -- .writedata
+ data_sink_sop : in std_logic := '0'; -- avalon_st_data_sink.startofpacket
+ data_sink_eop : in std_logic := '0'; -- .endofpacket
+ data_sink_valid : in std_logic := '0'; -- .valid
+ data_sink_data : in std_logic_vector(63 downto 0) := (others => '0'); -- .data
+ data_sink_empty : in std_logic_vector(2 downto 0) := (others => '0'); -- .empty
+ data_sink_error : in std_logic_vector(0 downto 0) := (others => '0'); -- .error
+ data_src_sop : out std_logic; -- avalon_st_data_src.startofpacket
+ data_src_eop : out std_logic; -- .endofpacket
+ data_src_valid : out std_logic; -- .valid
+ data_src_data : out std_logic_vector(63 downto 0); -- .data
+ data_src_empty : out std_logic_vector(2 downto 0); -- .empty
+ data_src_error : out std_logic_vector(3 downto 0); -- .error
+ pauselen_src_valid : out std_logic; -- avalon_st_pauselen_src.valid
+ pauselen_src_data : out std_logic_vector(15 downto 0); -- .data
+ rxstatus_src_valid : out std_logic; -- avalon_st_rxstatus_src.valid
+ rxstatus_src_data : out std_logic_vector(39 downto 0); -- .data
+ rxstatus_src_error : out std_logic_vector(3 downto 0); -- .error
+ pktinfo_src_valid : out std_logic; -- avalon_st_pktinfo_src.valid
+ pktinfo_src_data : out std_logic_vector(22 downto 0); -- .data
+ data_sink_ready : out std_logic;
+ data_src_ready : in std_logic := '0';
+ pfc_pause_quanta_src_data : out std_logic_vector(135 downto 0);
+ pfc_pause_quanta_src_valid : out std_logic;
+ pfc_status_src_data : out std_logic_vector(15 downto 0);
+ pfc_status_src_valid : out std_logic
+ );
+end entity ip_stratixiv_mac_10g_rx_eth_frame_decoder;
+
+architecture rtl of ip_stratixiv_mac_10g_rx_eth_frame_decoder is
+ component altera_eth_frame_decoder is
+ generic (
+ BITSPERSYMBOL : integer := 8;
+ SYMBOLSPERBEAT : integer := 8;
+ ERROR_WIDTH : integer := 2;
+ ENABLE_SUPP_ADDR : integer := 1;
+ ENABLE_PFC : integer := 0;
+ PFC_PRIORITY_NUM : integer := 8
+ );
+ port (
+ clk : in std_logic := 'X'; -- clk
+ reset : in std_logic := 'X'; -- reset
+ csr_readdata : out std_logic_vector(31 downto 0); -- readdata
+ csr_write : in std_logic := 'X'; -- write
+ csr_read : in std_logic := 'X'; -- read
+ csr_address : in std_logic_vector(4 downto 0) := (others => 'X'); -- address
+ csr_writedata : in std_logic_vector(31 downto 0) := (others => 'X'); -- writedata
+ data_sink_sop : in std_logic := 'X'; -- startofpacket
+ data_sink_eop : in std_logic := 'X'; -- endofpacket
+ data_sink_valid : in std_logic := 'X'; -- valid
+ data_sink_data : in std_logic_vector(63 downto 0) := (others => 'X'); -- data
+ data_sink_empty : in std_logic_vector(2 downto 0) := (others => 'X'); -- empty
+ data_sink_error : in std_logic_vector(0 downto 0) := (others => 'X'); -- error
+ data_src_sop : out std_logic; -- startofpacket
+ data_src_eop : out std_logic; -- endofpacket
+ data_src_valid : out std_logic; -- valid
+ data_src_data : out std_logic_vector(63 downto 0); -- data
+ data_src_empty : out std_logic_vector(2 downto 0); -- empty
+ data_src_error : out std_logic_vector(3 downto 0); -- error
+ pauselen_src_valid : out std_logic; -- valid
+ pauselen_src_data : out std_logic_vector(15 downto 0); -- data
+ rxstatus_src_valid : out std_logic; -- valid
+ rxstatus_src_data : out std_logic_vector(39 downto 0); -- data
+ rxstatus_src_error : out std_logic_vector(3 downto 0); -- error
+ pktinfo_src_valid : out std_logic; -- valid
+ pktinfo_src_data : out std_logic_vector(22 downto 0); -- data
+ data_sink_ready : out std_logic; -- ready
+ data_src_ready : in std_logic := 'X'; -- ready
+ pfc_pause_quanta_src_valid : out std_logic; -- valid
+ pfc_pause_quanta_src_data : out std_logic_vector(135 downto 0); -- data
+ pfc_status_src_valid : out std_logic; -- valid
+ pfc_status_src_data : out std_logic_vector(15 downto 0) -- data
+ );
+ end component altera_eth_frame_decoder;
+
+begin
+
+ rx_eth_frame_decoder : component altera_eth_frame_decoder
+ generic map (
+ BITSPERSYMBOL => BITSPERSYMBOL,
+ SYMBOLSPERBEAT => SYMBOLSPERBEAT,
+ ERROR_WIDTH => ERROR_WIDTH,
+ ENABLE_SUPP_ADDR => ENABLE_SUPP_ADDR,
+ ENABLE_PFC => ENABLE_PFC,
+ PFC_PRIORITY_NUM => PFC_PRIORITY_NUM
+ )
+ port map (
+ clk => clk, -- clock_reset.clk
+ reset => reset, -- clock_reset_reset.reset
+ csr_readdata => csr_readdata, -- avalom_mm_csr.readdata
+ csr_write => csr_write, -- .write
+ csr_read => csr_read, -- .read
+ csr_address => csr_address, -- .address
+ csr_writedata => csr_writedata, -- .writedata
+ data_sink_sop => data_sink_sop, -- avalon_st_data_sink.startofpacket
+ data_sink_eop => data_sink_eop, -- .endofpacket
+ data_sink_valid => data_sink_valid, -- .valid
+ data_sink_data => data_sink_data, -- .data
+ data_sink_empty => data_sink_empty, -- .empty
+ data_sink_error => data_sink_error, -- .error
+ data_src_sop => data_src_sop, -- avalon_st_data_src.startofpacket
+ data_src_eop => data_src_eop, -- .endofpacket
+ data_src_valid => data_src_valid, -- .valid
+ data_src_data => data_src_data, -- .data
+ data_src_empty => data_src_empty, -- .empty
+ data_src_error => data_src_error, -- .error
+ pauselen_src_valid => pauselen_src_valid, -- avalon_st_pauselen_src.valid
+ pauselen_src_data => pauselen_src_data, -- .data
+ rxstatus_src_valid => rxstatus_src_valid, -- avalon_st_rxstatus_src.valid
+ rxstatus_src_data => rxstatus_src_data, -- .data
+ rxstatus_src_error => rxstatus_src_error, -- .error
+ pktinfo_src_valid => pktinfo_src_valid, -- avalon_st_pktinfo_src.valid
+ pktinfo_src_data => pktinfo_src_data, -- .data
+ data_sink_ready => open, -- (terminated)
+ data_src_ready => '1', -- (terminated)
+ pfc_pause_quanta_src_valid => open, -- (terminated)
+ pfc_pause_quanta_src_data => open, -- (terminated)
+ pfc_status_src_valid => open, -- (terminated)
+ pfc_status_src_data => open -- (terminated)
+ );
+
+end architecture rtl; -- of ip_stratixiv_mac_10g_rx_eth_frame_decoder
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/ip_stratixiv_mac_10g_rx_eth_pkt_backpressure_control.vhd b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/ip_stratixiv_mac_10g_rx_eth_pkt_backpressure_control.vhd
new file mode 100644
index 0000000000..d072810c1e
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/ip_stratixiv_mac_10g_rx_eth_pkt_backpressure_control.vhd
@@ -0,0 +1,116 @@
+-- ip_stratixiv_mac_10g_rx_eth_pkt_backpressure_control.vhd
+
+-- This file was auto-generated from altera_eth_10g_mac_hw.tcl. If you edit it your changes
+-- will probably be lost.
+--
+-- Generated using ACDS version 11.1sp2 259 at 2014.10.02.11:39:51
+
+library IEEE;
+use IEEE.std_logic_1164.all;
+use IEEE.numeric_std.all;
+
+entity ip_stratixiv_mac_10g_rx_eth_pkt_backpressure_control is
+ generic (
+ BITSPERSYMBOL : integer := 8;
+ SYMBOLSPERBEAT : integer := 8;
+ ERROR_WIDTH : integer := 1;
+ USE_READY : integer := 0
+ );
+ port (
+ clk : in std_logic := '0'; -- clock_reset.clk
+ reset : in std_logic := '0'; -- clock_reset_reset.reset
+ csr_write : in std_logic := '0'; -- csr.write
+ csr_read : in std_logic := '0'; -- .read
+ csr_address : in std_logic_vector(0 downto 0) := (others => '0'); -- .address
+ csr_writedata : in std_logic_vector(31 downto 0) := (others => '0'); -- .writedata
+ csr_readdata : out std_logic_vector(31 downto 0); -- .readdata
+ data_src_sop : out std_logic; -- avalon_st_source_data.startofpacket
+ data_src_eop : out std_logic; -- .endofpacket
+ data_src_valid : out std_logic; -- .valid
+ data_src_data : out std_logic_vector(63 downto 0); -- .data
+ data_src_empty : out std_logic_vector(2 downto 0); -- .empty
+ data_src_error : out std_logic_vector(0 downto 0); -- .error
+ data_sink_sop : in std_logic := '0'; -- avalon_st_sink_data.startofpacket
+ data_sink_eop : in std_logic := '0'; -- .endofpacket
+ data_sink_valid : in std_logic := '0'; -- .valid
+ data_sink_data : in std_logic_vector(63 downto 0) := (others => '0'); -- .data
+ data_sink_empty : in std_logic_vector(2 downto 0) := (others => '0'); -- .empty
+ data_sink_error : in std_logic_vector(0 downto 0) := (others => '0'); -- .error
+ data_sink_ready : out std_logic;
+ data_src_ready : in std_logic := '0';
+ pausebeats_sink_data : in std_logic_vector(31 downto 0) := (others => '0');
+ pausebeats_sink_valid : in std_logic := '0'
+ );
+end entity ip_stratixiv_mac_10g_rx_eth_pkt_backpressure_control;
+
+architecture rtl of ip_stratixiv_mac_10g_rx_eth_pkt_backpressure_control is
+ component altera_eth_pkt_backpressure_control is
+ generic (
+ BITSPERSYMBOL : integer := 8;
+ SYMBOLSPERBEAT : integer := 8;
+ ERROR_WIDTH : integer := 1;
+ USE_READY : integer := 1
+ );
+ port (
+ clk : in std_logic := 'X'; -- clk
+ reset : in std_logic := 'X'; -- reset
+ csr_write : in std_logic := 'X'; -- write
+ csr_read : in std_logic := 'X'; -- read
+ csr_address : in std_logic_vector(0 downto 0) := (others => 'X'); -- address
+ csr_writedata : in std_logic_vector(31 downto 0) := (others => 'X'); -- writedata
+ csr_readdata : out std_logic_vector(31 downto 0); -- readdata
+ data_src_sop : out std_logic; -- startofpacket
+ data_src_eop : out std_logic; -- endofpacket
+ data_src_valid : out std_logic; -- valid
+ data_src_data : out std_logic_vector(63 downto 0); -- data
+ data_src_empty : out std_logic_vector(2 downto 0); -- empty
+ data_src_error : out std_logic_vector(0 downto 0); -- error
+ data_sink_sop : in std_logic := 'X'; -- startofpacket
+ data_sink_eop : in std_logic := 'X'; -- endofpacket
+ data_sink_valid : in std_logic := 'X'; -- valid
+ data_sink_data : in std_logic_vector(63 downto 0) := (others => 'X'); -- data
+ data_sink_empty : in std_logic_vector(2 downto 0) := (others => 'X'); -- empty
+ data_sink_error : in std_logic_vector(0 downto 0) := (others => 'X'); -- error
+ data_src_ready : in std_logic := 'X'; -- ready
+ data_sink_ready : out std_logic; -- ready
+ pausebeats_sink_valid : in std_logic := 'X'; -- valid
+ pausebeats_sink_data : in std_logic_vector(31 downto 0) := (others => 'X') -- data
+ );
+ end component altera_eth_pkt_backpressure_control;
+
+begin
+
+ rx_eth_pkt_backpressure_control : component altera_eth_pkt_backpressure_control
+ generic map (
+ BITSPERSYMBOL => BITSPERSYMBOL,
+ SYMBOLSPERBEAT => SYMBOLSPERBEAT,
+ ERROR_WIDTH => ERROR_WIDTH,
+ USE_READY => USE_READY
+ )
+ port map (
+ clk => clk, -- clock_reset.clk
+ reset => reset, -- clock_reset_reset.reset
+ csr_write => csr_write, -- csr.write
+ csr_read => csr_read, -- .read
+ csr_address => csr_address, -- .address
+ csr_writedata => csr_writedata, -- .writedata
+ csr_readdata => csr_readdata, -- .readdata
+ data_src_sop => data_src_sop, -- avalon_st_source_data.startofpacket
+ data_src_eop => data_src_eop, -- .endofpacket
+ data_src_valid => data_src_valid, -- .valid
+ data_src_data => data_src_data, -- .data
+ data_src_empty => data_src_empty, -- .empty
+ data_src_error => data_src_error, -- .error
+ data_sink_sop => data_sink_sop, -- avalon_st_sink_data.startofpacket
+ data_sink_eop => data_sink_eop, -- .endofpacket
+ data_sink_valid => data_sink_valid, -- .valid
+ data_sink_data => data_sink_data, -- .data
+ data_sink_empty => data_sink_empty, -- .empty
+ data_sink_error => data_sink_error, -- .error
+ data_src_ready => '1', -- (terminated)
+ data_sink_ready => open, -- (terminated)
+ pausebeats_sink_valid => '0', -- (terminated)
+ pausebeats_sink_data => "00000000000000000000000000000000" -- (terminated)
+ );
+
+end architecture rtl; -- of ip_stratixiv_mac_10g_rx_eth_pkt_backpressure_control
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/ip_stratixiv_mac_10g_tx_eth_crc_inserter.vhd b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/ip_stratixiv_mac_10g_tx_eth_crc_inserter.vhd
new file mode 100644
index 0000000000..8014af3922
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/ip_stratixiv_mac_10g_tx_eth_crc_inserter.vhd
@@ -0,0 +1,110 @@
+-- ip_stratixiv_mac_10g_tx_eth_crc_inserter.vhd
+
+-- This file was auto-generated from altera_eth_10g_mac_hw.tcl. If you edit it your changes
+-- will probably be lost.
+--
+-- Generated using ACDS version 11.1sp2 259 at 2014.10.02.11:39:51
+
+library IEEE;
+use IEEE.std_logic_1164.all;
+use IEEE.numeric_std.all;
+
+entity ip_stratixiv_mac_10g_tx_eth_crc_inserter is
+ generic (
+ BITSPERSYMBOL : integer := 8;
+ SYMBOLSPERBEAT : integer := 8;
+ ERROR_WIDTH : integer := 2;
+ MODE_CHECKER_0_INSERTER_1 : integer := 1
+ );
+ port (
+ clk : in std_logic := '0'; -- clock_reset.clk
+ reset : in std_logic := '0'; -- clock_reset_reset.reset
+ csr_write : in std_logic := '0'; -- csr.write
+ csr_read : in std_logic := '0'; -- .read
+ csr_address : in std_logic := '0'; -- .address
+ csr_writedata : in std_logic_vector(31 downto 0) := (others => '0'); -- .writedata
+ csr_readdata : out std_logic_vector(31 downto 0); -- .readdata
+ data_sink_sop : in std_logic := '0'; -- avalon_streaming_sink.startofpacket
+ data_sink_eop : in std_logic := '0'; -- .endofpacket
+ data_sink_valid : in std_logic := '0'; -- .valid
+ data_sink_ready : out std_logic; -- .ready
+ data_sink_data : in std_logic_vector(63 downto 0) := (others => '0'); -- .data
+ data_sink_empty : in std_logic_vector(2 downto 0) := (others => '0'); -- .empty
+ data_sink_error : in std_logic_vector(1 downto 0) := (others => '0'); -- .error
+ data_src_sop : out std_logic; -- avalon_streaming_source.startofpacket
+ data_src_eop : out std_logic; -- .endofpacket
+ data_src_valid : out std_logic; -- .valid
+ data_src_ready : in std_logic := '0'; -- .ready
+ data_src_data : out std_logic_vector(63 downto 0); -- .data
+ data_src_empty : out std_logic_vector(2 downto 0); -- .empty
+ data_src_error : out std_logic_vector(2 downto 0) -- .error
+ );
+end entity ip_stratixiv_mac_10g_tx_eth_crc_inserter;
+
+architecture rtl of ip_stratixiv_mac_10g_tx_eth_crc_inserter is
+ component altera_eth_crc is
+ generic (
+ BITSPERSYMBOL : integer := 8;
+ SYMBOLSPERBEAT : integer := 8;
+ ERROR_WIDTH : integer := 2;
+ MODE_CHECKER_0_INSERTER_1 : integer := 1
+ );
+ port (
+ clk : in std_logic := 'X'; -- clk
+ reset : in std_logic := 'X'; -- reset
+ csr_write : in std_logic := 'X'; -- write
+ csr_read : in std_logic := 'X'; -- read
+ csr_address : in std_logic := 'X'; -- address
+ csr_writedata : in std_logic_vector(31 downto 0) := (others => 'X'); -- writedata
+ csr_readdata : out std_logic_vector(31 downto 0); -- readdata
+ data_sink_sop : in std_logic := 'X'; -- startofpacket
+ data_sink_eop : in std_logic := 'X'; -- endofpacket
+ data_sink_valid : in std_logic := 'X'; -- valid
+ data_sink_ready : out std_logic; -- ready
+ data_sink_data : in std_logic_vector(63 downto 0) := (others => 'X'); -- data
+ data_sink_empty : in std_logic_vector(2 downto 0) := (others => 'X'); -- empty
+ data_sink_error : in std_logic_vector(1 downto 0) := (others => 'X'); -- error
+ data_src_sop : out std_logic; -- startofpacket
+ data_src_eop : out std_logic; -- endofpacket
+ data_src_valid : out std_logic; -- valid
+ data_src_ready : in std_logic := 'X'; -- ready
+ data_src_data : out std_logic_vector(63 downto 0); -- data
+ data_src_empty : out std_logic_vector(2 downto 0); -- empty
+ data_src_error : out std_logic_vector(2 downto 0) -- error
+ );
+ end component altera_eth_crc;
+
+begin
+
+ tx_eth_crc_inserter : component altera_eth_crc
+ generic map (
+ BITSPERSYMBOL => BITSPERSYMBOL,
+ SYMBOLSPERBEAT => SYMBOLSPERBEAT,
+ ERROR_WIDTH => ERROR_WIDTH,
+ MODE_CHECKER_0_INSERTER_1 => MODE_CHECKER_0_INSERTER_1
+ )
+ port map (
+ clk => clk, -- clock_reset.clk
+ reset => reset, -- clock_reset_reset.reset
+ csr_write => csr_write, -- csr.write
+ csr_read => csr_read, -- .read
+ csr_address => csr_address, -- .address
+ csr_writedata => csr_writedata, -- .writedata
+ csr_readdata => csr_readdata, -- .readdata
+ data_sink_sop => data_sink_sop, -- avalon_streaming_sink.startofpacket
+ data_sink_eop => data_sink_eop, -- .endofpacket
+ data_sink_valid => data_sink_valid, -- .valid
+ data_sink_ready => data_sink_ready, -- .ready
+ data_sink_data => data_sink_data, -- .data
+ data_sink_empty => data_sink_empty, -- .empty
+ data_sink_error => data_sink_error, -- .error
+ data_src_sop => data_src_sop, -- avalon_streaming_source.startofpacket
+ data_src_eop => data_src_eop, -- .endofpacket
+ data_src_valid => data_src_valid, -- .valid
+ data_src_ready => data_src_ready, -- .ready
+ data_src_data => data_src_data, -- .data
+ data_src_empty => data_src_empty, -- .empty
+ data_src_error => data_src_error -- .error
+ );
+
+end architecture rtl; -- of ip_stratixiv_mac_10g_tx_eth_crc_inserter
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/ip_stratixiv_mac_10g_tx_eth_frame_decoder.vhd b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/ip_stratixiv_mac_10g_tx_eth_frame_decoder.vhd
new file mode 100644
index 0000000000..37e2cf3c5d
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/ip_stratixiv_mac_10g_tx_eth_frame_decoder.vhd
@@ -0,0 +1,149 @@
+-- ip_stratixiv_mac_10g_tx_eth_frame_decoder.vhd
+
+-- This file was auto-generated from altera_eth_10g_mac_hw.tcl. If you edit it your changes
+-- will probably be lost.
+--
+-- Generated using ACDS version 11.1sp2 259 at 2014.10.02.11:39:51
+
+library IEEE;
+use IEEE.std_logic_1164.all;
+use IEEE.numeric_std.all;
+
+entity ip_stratixiv_mac_10g_tx_eth_frame_decoder is
+ generic (
+ BITSPERSYMBOL : integer := 8;
+ SYMBOLSPERBEAT : integer := 8;
+ ERROR_WIDTH : integer := 3;
+ ENABLE_SUPP_ADDR : integer := 0;
+ ENABLE_PFC : integer := 0;
+ PFC_PRIORITY_NUM : integer := 8
+ );
+ port (
+ clk : in std_logic := '0'; -- clock_reset.clk
+ reset : in std_logic := '0'; -- clock_reset_reset.reset
+ csr_readdata : out std_logic_vector(31 downto 0); -- avalom_mm_csr.readdata
+ csr_write : in std_logic := '0'; -- .write
+ csr_read : in std_logic := '0'; -- .read
+ csr_address : in std_logic_vector(4 downto 0) := (others => '0'); -- .address
+ csr_writedata : in std_logic_vector(31 downto 0) := (others => '0'); -- .writedata
+ data_sink_sop : in std_logic := '0'; -- avalon_st_data_sink.startofpacket
+ data_sink_eop : in std_logic := '0'; -- .endofpacket
+ data_sink_valid : in std_logic := '0'; -- .valid
+ data_sink_data : in std_logic_vector(63 downto 0) := (others => '0'); -- .data
+ data_sink_empty : in std_logic_vector(2 downto 0) := (others => '0'); -- .empty
+ data_sink_error : in std_logic_vector(2 downto 0) := (others => '0'); -- .error
+ rxstatus_src_valid : out std_logic; -- avalon_st_rxstatus_src.valid
+ rxstatus_src_data : out std_logic_vector(39 downto 0); -- .data
+ rxstatus_src_error : out std_logic_vector(5 downto 0); -- .error
+ data_sink_ready : out std_logic;
+ data_src_data : out std_logic_vector(63 downto 0);
+ data_src_empty : out std_logic_vector(2 downto 0);
+ data_src_eop : out std_logic;
+ data_src_error : out std_logic_vector(5 downto 0);
+ data_src_ready : in std_logic := '0';
+ data_src_sop : out std_logic;
+ data_src_valid : out std_logic;
+ pauselen_src_data : out std_logic_vector(15 downto 0);
+ pauselen_src_valid : out std_logic;
+ pfc_pause_quanta_src_data : out std_logic_vector(135 downto 0);
+ pfc_pause_quanta_src_valid : out std_logic;
+ pfc_status_src_data : out std_logic_vector(15 downto 0);
+ pfc_status_src_valid : out std_logic;
+ pktinfo_src_data : out std_logic_vector(22 downto 0);
+ pktinfo_src_valid : out std_logic
+ );
+end entity ip_stratixiv_mac_10g_tx_eth_frame_decoder;
+
+architecture rtl of ip_stratixiv_mac_10g_tx_eth_frame_decoder is
+ component altera_eth_frame_decoder is
+ generic (
+ BITSPERSYMBOL : integer := 8;
+ SYMBOLSPERBEAT : integer := 8;
+ ERROR_WIDTH : integer := 2;
+ ENABLE_SUPP_ADDR : integer := 1;
+ ENABLE_PFC : integer := 0;
+ PFC_PRIORITY_NUM : integer := 8
+ );
+ port (
+ clk : in std_logic := 'X'; -- clk
+ reset : in std_logic := 'X'; -- reset
+ csr_readdata : out std_logic_vector(31 downto 0); -- readdata
+ csr_write : in std_logic := 'X'; -- write
+ csr_read : in std_logic := 'X'; -- read
+ csr_address : in std_logic_vector(4 downto 0) := (others => 'X'); -- address
+ csr_writedata : in std_logic_vector(31 downto 0) := (others => 'X'); -- writedata
+ data_sink_sop : in std_logic := 'X'; -- startofpacket
+ data_sink_eop : in std_logic := 'X'; -- endofpacket
+ data_sink_valid : in std_logic := 'X'; -- valid
+ data_sink_data : in std_logic_vector(63 downto 0) := (others => 'X'); -- data
+ data_sink_empty : in std_logic_vector(2 downto 0) := (others => 'X'); -- empty
+ data_sink_error : in std_logic_vector(2 downto 0) := (others => 'X'); -- error
+ rxstatus_src_valid : out std_logic; -- valid
+ rxstatus_src_data : out std_logic_vector(39 downto 0); -- data
+ rxstatus_src_error : out std_logic_vector(5 downto 0); -- error
+ data_sink_ready : out std_logic; -- ready
+ data_src_sop : out std_logic; -- startofpacket
+ data_src_eop : out std_logic; -- endofpacket
+ data_src_valid : out std_logic; -- valid
+ data_src_ready : in std_logic := 'X'; -- ready
+ data_src_data : out std_logic_vector(63 downto 0); -- data
+ data_src_empty : out std_logic_vector(2 downto 0); -- empty
+ data_src_error : out std_logic_vector(5 downto 0); -- error
+ pauselen_src_valid : out std_logic; -- valid
+ pauselen_src_data : out std_logic_vector(15 downto 0); -- data
+ pfc_pause_quanta_src_valid : out std_logic; -- valid
+ pfc_pause_quanta_src_data : out std_logic_vector(135 downto 0); -- data
+ pfc_status_src_valid : out std_logic; -- valid
+ pfc_status_src_data : out std_logic_vector(15 downto 0); -- data
+ pktinfo_src_valid : out std_logic; -- valid
+ pktinfo_src_data : out std_logic_vector(22 downto 0) -- data
+ );
+ end component altera_eth_frame_decoder;
+
+begin
+
+ tx_eth_frame_decoder : component altera_eth_frame_decoder
+ generic map (
+ BITSPERSYMBOL => BITSPERSYMBOL,
+ SYMBOLSPERBEAT => SYMBOLSPERBEAT,
+ ERROR_WIDTH => ERROR_WIDTH,
+ ENABLE_SUPP_ADDR => ENABLE_SUPP_ADDR,
+ ENABLE_PFC => ENABLE_PFC,
+ PFC_PRIORITY_NUM => PFC_PRIORITY_NUM
+ )
+ port map (
+ clk => clk, -- clock_reset.clk
+ reset => reset, -- clock_reset_reset.reset
+ csr_readdata => csr_readdata, -- avalom_mm_csr.readdata
+ csr_write => csr_write, -- .write
+ csr_read => csr_read, -- .read
+ csr_address => csr_address, -- .address
+ csr_writedata => csr_writedata, -- .writedata
+ data_sink_sop => data_sink_sop, -- avalon_st_data_sink.startofpacket
+ data_sink_eop => data_sink_eop, -- .endofpacket
+ data_sink_valid => data_sink_valid, -- .valid
+ data_sink_data => data_sink_data, -- .data
+ data_sink_empty => data_sink_empty, -- .empty
+ data_sink_error => data_sink_error, -- .error
+ rxstatus_src_valid => rxstatus_src_valid, -- avalon_st_rxstatus_src.valid
+ rxstatus_src_data => rxstatus_src_data, -- .data
+ rxstatus_src_error => rxstatus_src_error, -- .error
+ data_sink_ready => open, -- (terminated)
+ data_src_sop => open, -- (terminated)
+ data_src_eop => open, -- (terminated)
+ data_src_valid => open, -- (terminated)
+ data_src_ready => '1', -- (terminated)
+ data_src_data => open, -- (terminated)
+ data_src_empty => open, -- (terminated)
+ data_src_error => open, -- (terminated)
+ pauselen_src_valid => open, -- (terminated)
+ pauselen_src_data => open, -- (terminated)
+ pfc_pause_quanta_src_valid => open, -- (terminated)
+ pfc_pause_quanta_src_data => open, -- (terminated)
+ pfc_status_src_valid => open, -- (terminated)
+ pfc_status_src_data => open, -- (terminated)
+ pktinfo_src_valid => open, -- (terminated)
+ pktinfo_src_data => open -- (terminated)
+ );
+
+end architecture rtl; -- of ip_stratixiv_mac_10g_tx_eth_frame_decoder
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/ip_stratixiv_mac_10g_tx_eth_pkt_backpressure_control.vhd b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/ip_stratixiv_mac_10g_tx_eth_pkt_backpressure_control.vhd
new file mode 100644
index 0000000000..b07edaade4
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/ip_stratixiv_mac_10g_tx_eth_pkt_backpressure_control.vhd
@@ -0,0 +1,116 @@
+-- ip_stratixiv_mac_10g_tx_eth_pkt_backpressure_control.vhd
+
+-- This file was auto-generated from altera_eth_10g_mac_hw.tcl. If you edit it your changes
+-- will probably be lost.
+--
+-- Generated using ACDS version 11.1sp2 259 at 2014.10.02.11:39:51
+
+library IEEE;
+use IEEE.std_logic_1164.all;
+use IEEE.numeric_std.all;
+
+entity ip_stratixiv_mac_10g_tx_eth_pkt_backpressure_control is
+ generic (
+ BITSPERSYMBOL : integer := 8;
+ SYMBOLSPERBEAT : integer := 8;
+ ERROR_WIDTH : integer := 2;
+ USE_READY : integer := 1
+ );
+ port (
+ clk : in std_logic := '0'; -- clock_reset.clk
+ reset : in std_logic := '0'; -- clock_reset_reset.reset
+ csr_write : in std_logic := '0'; -- csr.write
+ csr_read : in std_logic := '0'; -- .read
+ csr_address : in std_logic_vector(0 downto 0) := (others => '0'); -- .address
+ csr_writedata : in std_logic_vector(31 downto 0) := (others => '0'); -- .writedata
+ csr_readdata : out std_logic_vector(31 downto 0); -- .readdata
+ data_src_sop : out std_logic; -- avalon_st_source_data.startofpacket
+ data_src_eop : out std_logic; -- .endofpacket
+ data_src_valid : out std_logic; -- .valid
+ data_src_ready : in std_logic := '0'; -- .ready
+ data_src_data : out std_logic_vector(63 downto 0); -- .data
+ data_src_empty : out std_logic_vector(2 downto 0); -- .empty
+ data_src_error : out std_logic_vector(1 downto 0); -- .error
+ data_sink_sop : in std_logic := '0'; -- avalon_st_sink_data.startofpacket
+ data_sink_eop : in std_logic := '0'; -- .endofpacket
+ data_sink_valid : in std_logic := '0'; -- .valid
+ data_sink_ready : out std_logic; -- .ready
+ data_sink_data : in std_logic_vector(63 downto 0) := (others => '0'); -- .data
+ data_sink_empty : in std_logic_vector(2 downto 0) := (others => '0'); -- .empty
+ data_sink_error : in std_logic_vector(1 downto 0) := (others => '0'); -- .error
+ pausebeats_sink_valid : in std_logic := '0'; -- avalon_st_pause.valid
+ pausebeats_sink_data : in std_logic_vector(31 downto 0) := (others => '0') -- .data
+ );
+end entity ip_stratixiv_mac_10g_tx_eth_pkt_backpressure_control;
+
+architecture rtl of ip_stratixiv_mac_10g_tx_eth_pkt_backpressure_control is
+ component altera_eth_pkt_backpressure_control is
+ generic (
+ BITSPERSYMBOL : integer := 8;
+ SYMBOLSPERBEAT : integer := 8;
+ ERROR_WIDTH : integer := 1;
+ USE_READY : integer := 1
+ );
+ port (
+ clk : in std_logic := 'X'; -- clk
+ reset : in std_logic := 'X'; -- reset
+ csr_write : in std_logic := 'X'; -- write
+ csr_read : in std_logic := 'X'; -- read
+ csr_address : in std_logic_vector(0 downto 0) := (others => 'X'); -- address
+ csr_writedata : in std_logic_vector(31 downto 0) := (others => 'X'); -- writedata
+ csr_readdata : out std_logic_vector(31 downto 0); -- readdata
+ data_src_sop : out std_logic; -- startofpacket
+ data_src_eop : out std_logic; -- endofpacket
+ data_src_valid : out std_logic; -- valid
+ data_src_ready : in std_logic := 'X'; -- ready
+ data_src_data : out std_logic_vector(63 downto 0); -- data
+ data_src_empty : out std_logic_vector(2 downto 0); -- empty
+ data_src_error : out std_logic_vector(1 downto 0); -- error
+ data_sink_sop : in std_logic := 'X'; -- startofpacket
+ data_sink_eop : in std_logic := 'X'; -- endofpacket
+ data_sink_valid : in std_logic := 'X'; -- valid
+ data_sink_ready : out std_logic; -- ready
+ data_sink_data : in std_logic_vector(63 downto 0) := (others => 'X'); -- data
+ data_sink_empty : in std_logic_vector(2 downto 0) := (others => 'X'); -- empty
+ data_sink_error : in std_logic_vector(1 downto 0) := (others => 'X'); -- error
+ pausebeats_sink_valid : in std_logic := 'X'; -- valid
+ pausebeats_sink_data : in std_logic_vector(31 downto 0) := (others => 'X') -- data
+ );
+ end component altera_eth_pkt_backpressure_control;
+
+begin
+
+ tx_eth_pkt_backpressure_control : component altera_eth_pkt_backpressure_control
+ generic map (
+ BITSPERSYMBOL => BITSPERSYMBOL,
+ SYMBOLSPERBEAT => SYMBOLSPERBEAT,
+ ERROR_WIDTH => ERROR_WIDTH,
+ USE_READY => USE_READY
+ )
+ port map (
+ clk => clk, -- clock_reset.clk
+ reset => reset, -- clock_reset_reset.reset
+ csr_write => csr_write, -- csr.write
+ csr_read => csr_read, -- .read
+ csr_address => csr_address, -- .address
+ csr_writedata => csr_writedata, -- .writedata
+ csr_readdata => csr_readdata, -- .readdata
+ data_src_sop => data_src_sop, -- avalon_st_source_data.startofpacket
+ data_src_eop => data_src_eop, -- .endofpacket
+ data_src_valid => data_src_valid, -- .valid
+ data_src_ready => data_src_ready, -- .ready
+ data_src_data => data_src_data, -- .data
+ data_src_empty => data_src_empty, -- .empty
+ data_src_error => data_src_error, -- .error
+ data_sink_sop => data_sink_sop, -- avalon_st_sink_data.startofpacket
+ data_sink_eop => data_sink_eop, -- .endofpacket
+ data_sink_valid => data_sink_valid, -- .valid
+ data_sink_ready => data_sink_ready, -- .ready
+ data_sink_data => data_sink_data, -- .data
+ data_sink_empty => data_sink_empty, -- .empty
+ data_sink_error => data_sink_error, -- .error
+ pausebeats_sink_valid => pausebeats_sink_valid, -- avalon_st_pause.valid
+ pausebeats_sink_data => pausebeats_sink_data -- .data
+ );
+
+end architecture rtl; -- of ip_stratixiv_mac_10g_tx_eth_pkt_backpressure_control
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/mentor/msim_setup.tcl b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/mentor/msim_setup.tcl
new file mode 100644
index 0000000000..0db3db7742
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/mentor/msim_setup.tcl
@@ -0,0 +1,489 @@
+
+# (C) 2001-2014 Altera Corporation. All rights reserved.
+# Your use of Altera Corporation's design tools, logic functions and
+# other software and tools, and its AMPP partner logic functions, and
+# any output files any of the foregoing (including device programming
+# or simulation files), and any associated documentation or information
+# are expressly subject to the terms and conditions of the Altera
+# Program License Subscription Agreement, Altera MegaCore Function
+# License Agreement, or other applicable license agreement, including,
+# without limitation, that your use is for the sole purpose of
+# programming logic devices manufactured by Altera and sold by Altera
+# or its authorized distributors. Please refer to the applicable
+# agreement for further details.
+
+# ----------------------------------------
+# Auto-generated simulation script
+
+# ----------------------------------------
+# Initialize the variable
+if ![info exists SYSTEM_INSTANCE_NAME] {
+ set SYSTEM_INSTANCE_NAME ""
+} elseif { ![ string match "" $SYSTEM_INSTANCE_NAME ] } {
+ set SYSTEM_INSTANCE_NAME "/$SYSTEM_INSTANCE_NAME"
+}
+
+if ![info exists TOP_LEVEL_NAME] {
+ set TOP_LEVEL_NAME "ip_stratixiv_mac_10g"
+} elseif { ![ string match "" $TOP_LEVEL_NAME ] } {
+ set TOP_LEVEL_NAME "$TOP_LEVEL_NAME"
+}
+
+if ![info exists QSYS_SIMDIR] {
+ set QSYS_SIMDIR "./../"
+} elseif { ![ string match "" $QSYS_SIMDIR ] } {
+ set QSYS_SIMDIR "$QSYS_SIMDIR"
+}
+
+
+# ----------------------------------------
+# Copy ROM/RAM files to simulation directory
+
+# ----------------------------------------
+# Create compilation libraries
+proc ensure_lib { lib } { if ![file isdirectory $lib] { vlib $lib } }
+ensure_lib ./libraries/
+ensure_lib ./libraries/work/
+vmap work ./libraries/work/
+if { ![ string match "*ModelSim ALTERA*" [ vsim -version ] ] } {
+ ensure_lib ./libraries/altera_ver/
+ vmap altera_ver ./libraries/altera_ver/
+ ensure_lib ./libraries/lpm_ver/
+ vmap lpm_ver ./libraries/lpm_ver/
+ ensure_lib ./libraries/sgate_ver/
+ vmap sgate_ver ./libraries/sgate_ver/
+ ensure_lib ./libraries/altera_mf_ver/
+ vmap altera_mf_ver ./libraries/altera_mf_ver/
+ ensure_lib ./libraries/altera_lnsim_ver/
+ vmap altera_lnsim_ver ./libraries/altera_lnsim_ver/
+ ensure_lib ./libraries/stratixiv_hssi_ver/
+ vmap stratixiv_hssi_ver ./libraries/stratixiv_hssi_ver/
+ ensure_lib ./libraries/stratixiv_pcie_hip_ver/
+ vmap stratixiv_pcie_hip_ver ./libraries/stratixiv_pcie_hip_ver/
+ ensure_lib ./libraries/stratixiv_ver/
+ vmap stratixiv_ver ./libraries/stratixiv_ver/
+ ensure_lib ./libraries/altera/
+ vmap altera ./libraries/altera/
+ ensure_lib ./libraries/lpm/
+ vmap lpm ./libraries/lpm/
+ ensure_lib ./libraries/sgate/
+ vmap sgate ./libraries/sgate/
+ ensure_lib ./libraries/altera_mf/
+ vmap altera_mf ./libraries/altera_mf/
+ ensure_lib ./libraries/altera_lnsim/
+ vmap altera_lnsim ./libraries/altera_lnsim/
+ ensure_lib ./libraries/stratixiv_hssi/
+ vmap stratixiv_hssi ./libraries/stratixiv_hssi/
+ ensure_lib ./libraries/stratixiv_pcie_hip/
+ vmap stratixiv_pcie_hip ./libraries/stratixiv_pcie_hip/
+ ensure_lib ./libraries/stratixiv/
+ vmap stratixiv ./libraries/stratixiv/
+}
+ensure_lib ./libraries/ip_stratixiv_mac_10g_crosser/
+vmap ip_stratixiv_mac_10g_crosser ./libraries/ip_stratixiv_mac_10g_crosser/
+ensure_lib ./libraries/ip_stratixiv_mac_10g_rsp_xbar_mux_002/
+vmap ip_stratixiv_mac_10g_rsp_xbar_mux_002 ./libraries/ip_stratixiv_mac_10g_rsp_xbar_mux_002/
+ensure_lib ./libraries/ip_stratixiv_mac_10g_rsp_xbar_demux_010/
+vmap ip_stratixiv_mac_10g_rsp_xbar_demux_010 ./libraries/ip_stratixiv_mac_10g_rsp_xbar_demux_010/
+ensure_lib ./libraries/ip_stratixiv_mac_10g_cmd_xbar_demux_002/
+vmap ip_stratixiv_mac_10g_cmd_xbar_demux_002 ./libraries/ip_stratixiv_mac_10g_cmd_xbar_demux_002/
+ensure_lib ./libraries/ip_stratixiv_mac_10g_rsp_xbar_mux_001/
+vmap ip_stratixiv_mac_10g_rsp_xbar_mux_001 ./libraries/ip_stratixiv_mac_10g_rsp_xbar_mux_001/
+ensure_lib ./libraries/ip_stratixiv_mac_10g_rsp_xbar_demux_002/
+vmap ip_stratixiv_mac_10g_rsp_xbar_demux_002 ./libraries/ip_stratixiv_mac_10g_rsp_xbar_demux_002/
+ensure_lib ./libraries/ip_stratixiv_mac_10g_cmd_xbar_demux_001/
+vmap ip_stratixiv_mac_10g_cmd_xbar_demux_001 ./libraries/ip_stratixiv_mac_10g_cmd_xbar_demux_001/
+ensure_lib ./libraries/ip_stratixiv_mac_10g_rsp_xbar_mux/
+vmap ip_stratixiv_mac_10g_rsp_xbar_mux ./libraries/ip_stratixiv_mac_10g_rsp_xbar_mux/
+ensure_lib ./libraries/ip_stratixiv_mac_10g_rsp_xbar_demux/
+vmap ip_stratixiv_mac_10g_rsp_xbar_demux ./libraries/ip_stratixiv_mac_10g_rsp_xbar_demux/
+ensure_lib ./libraries/ip_stratixiv_mac_10g_cmd_xbar_demux/
+vmap ip_stratixiv_mac_10g_cmd_xbar_demux ./libraries/ip_stratixiv_mac_10g_cmd_xbar_demux/
+ensure_lib ./libraries/ip_stratixiv_mac_10g_rst_controller/
+vmap ip_stratixiv_mac_10g_rst_controller ./libraries/ip_stratixiv_mac_10g_rst_controller/
+ensure_lib ./libraries/ip_stratixiv_mac_10g_limiter_002/
+vmap ip_stratixiv_mac_10g_limiter_002 ./libraries/ip_stratixiv_mac_10g_limiter_002/
+ensure_lib ./libraries/ip_stratixiv_mac_10g_limiter_001/
+vmap ip_stratixiv_mac_10g_limiter_001 ./libraries/ip_stratixiv_mac_10g_limiter_001/
+ensure_lib ./libraries/ip_stratixiv_mac_10g_limiter/
+vmap ip_stratixiv_mac_10g_limiter ./libraries/ip_stratixiv_mac_10g_limiter/
+ensure_lib ./libraries/ip_stratixiv_mac_10g_id_router_010/
+vmap ip_stratixiv_mac_10g_id_router_010 ./libraries/ip_stratixiv_mac_10g_id_router_010/
+ensure_lib ./libraries/ip_stratixiv_mac_10g_addr_router_002/
+vmap ip_stratixiv_mac_10g_addr_router_002 ./libraries/ip_stratixiv_mac_10g_addr_router_002/
+ensure_lib ./libraries/ip_stratixiv_mac_10g_id_router_002/
+vmap ip_stratixiv_mac_10g_id_router_002 ./libraries/ip_stratixiv_mac_10g_id_router_002/
+ensure_lib ./libraries/ip_stratixiv_mac_10g_addr_router_001/
+vmap ip_stratixiv_mac_10g_addr_router_001 ./libraries/ip_stratixiv_mac_10g_addr_router_001/
+ensure_lib ./libraries/ip_stratixiv_mac_10g_id_router/
+vmap ip_stratixiv_mac_10g_id_router ./libraries/ip_stratixiv_mac_10g_id_router/
+ensure_lib ./libraries/ip_stratixiv_mac_10g_addr_router/
+vmap ip_stratixiv_mac_10g_addr_router ./libraries/ip_stratixiv_mac_10g_addr_router/
+ensure_lib ./libraries/ip_stratixiv_mac_10g_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent/
+vmap ip_stratixiv_mac_10g_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent ./libraries/ip_stratixiv_mac_10g_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent/
+ensure_lib ./libraries/ip_stratixiv_mac_10g_rx_bridge_m0_translator_avalon_universal_master_0_agent/
+vmap ip_stratixiv_mac_10g_rx_bridge_m0_translator_avalon_universal_master_0_agent ./libraries/ip_stratixiv_mac_10g_rx_bridge_m0_translator_avalon_universal_master_0_agent/
+ensure_lib ./libraries/ip_stratixiv_mac_10g_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent/
+vmap ip_stratixiv_mac_10g_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent ./libraries/ip_stratixiv_mac_10g_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent/
+ensure_lib ./libraries/ip_stratixiv_mac_10g_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent/
+vmap ip_stratixiv_mac_10g_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent ./libraries/ip_stratixiv_mac_10g_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent/
+ensure_lib ./libraries/ip_stratixiv_mac_10g_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent/
+vmap ip_stratixiv_mac_10g_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent ./libraries/ip_stratixiv_mac_10g_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent/
+ensure_lib ./libraries/ip_stratixiv_mac_10g_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent/
+vmap ip_stratixiv_mac_10g_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent ./libraries/ip_stratixiv_mac_10g_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent/
+ensure_lib ./libraries/ip_stratixiv_mac_10g_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent/
+vmap ip_stratixiv_mac_10g_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent ./libraries/ip_stratixiv_mac_10g_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent/
+ensure_lib ./libraries/ip_stratixiv_mac_10g_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent/
+vmap ip_stratixiv_mac_10g_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent ./libraries/ip_stratixiv_mac_10g_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent/
+ensure_lib ./libraries/ip_stratixiv_mac_10g_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent/
+vmap ip_stratixiv_mac_10g_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent ./libraries/ip_stratixiv_mac_10g_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent/
+ensure_lib ./libraries/ip_stratixiv_mac_10g_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent/
+vmap ip_stratixiv_mac_10g_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent ./libraries/ip_stratixiv_mac_10g_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent/
+ensure_lib ./libraries/ip_stratixiv_mac_10g_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent/
+vmap ip_stratixiv_mac_10g_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent ./libraries/ip_stratixiv_mac_10g_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent/
+ensure_lib ./libraries/ip_stratixiv_mac_10g_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent/
+vmap ip_stratixiv_mac_10g_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent ./libraries/ip_stratixiv_mac_10g_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent/
+ensure_lib ./libraries/ip_stratixiv_mac_10g_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent/
+vmap ip_stratixiv_mac_10g_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent ./libraries/ip_stratixiv_mac_10g_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent/
+ensure_lib ./libraries/ip_stratixiv_mac_10g_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent/
+vmap ip_stratixiv_mac_10g_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent ./libraries/ip_stratixiv_mac_10g_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent/
+ensure_lib ./libraries/ip_stratixiv_mac_10g_tx_bridge_m0_translator_avalon_universal_master_0_agent/
+vmap ip_stratixiv_mac_10g_tx_bridge_m0_translator_avalon_universal_master_0_agent ./libraries/ip_stratixiv_mac_10g_tx_bridge_m0_translator_avalon_universal_master_0_agent/
+ensure_lib ./libraries/ip_stratixiv_mac_10g_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo/
+vmap ip_stratixiv_mac_10g_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo ./libraries/ip_stratixiv_mac_10g_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo/
+ensure_lib ./libraries/ip_stratixiv_mac_10g_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent/
+vmap ip_stratixiv_mac_10g_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent ./libraries/ip_stratixiv_mac_10g_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent/
+ensure_lib ./libraries/ip_stratixiv_mac_10g_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo/
+vmap ip_stratixiv_mac_10g_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo ./libraries/ip_stratixiv_mac_10g_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo/
+ensure_lib ./libraries/ip_stratixiv_mac_10g_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent/
+vmap ip_stratixiv_mac_10g_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent ./libraries/ip_stratixiv_mac_10g_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent/
+ensure_lib ./libraries/ip_stratixiv_mac_10g_rx_bridge_s0_translator_avalon_universal_slave_0_agent/
+vmap ip_stratixiv_mac_10g_rx_bridge_s0_translator_avalon_universal_slave_0_agent ./libraries/ip_stratixiv_mac_10g_rx_bridge_s0_translator_avalon_universal_slave_0_agent/
+ensure_lib ./libraries/ip_stratixiv_mac_10g_merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_agent/
+vmap ip_stratixiv_mac_10g_merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_agent ./libraries/ip_stratixiv_mac_10g_merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_agent/
+ensure_lib ./libraries/ip_stratixiv_mac_10g_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo/
+vmap ip_stratixiv_mac_10g_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo ./libraries/ip_stratixiv_mac_10g_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo/
+ensure_lib ./libraries/ip_stratixiv_mac_10g_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo/
+vmap ip_stratixiv_mac_10g_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo ./libraries/ip_stratixiv_mac_10g_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo/
+ensure_lib ./libraries/ip_stratixiv_mac_10g_tx_bridge_s0_translator_avalon_universal_slave_0_agent/
+vmap ip_stratixiv_mac_10g_tx_bridge_s0_translator_avalon_universal_slave_0_agent ./libraries/ip_stratixiv_mac_10g_tx_bridge_s0_translator_avalon_universal_slave_0_agent/
+ensure_lib ./libraries/ip_stratixiv_mac_10g_rx_eth_packet_overflow_control_csr_translator/
+vmap ip_stratixiv_mac_10g_rx_eth_packet_overflow_control_csr_translator ./libraries/ip_stratixiv_mac_10g_rx_eth_packet_overflow_control_csr_translator/
+ensure_lib ./libraries/ip_stratixiv_mac_10g_tx_eth_statistics_collector_csr_translator/
+vmap ip_stratixiv_mac_10g_tx_eth_statistics_collector_csr_translator ./libraries/ip_stratixiv_mac_10g_tx_eth_statistics_collector_csr_translator/
+ensure_lib ./libraries/ip_stratixiv_mac_10g_tx_eth_frame_decoder_avalom_mm_csr_translator/
+vmap ip_stratixiv_mac_10g_tx_eth_frame_decoder_avalom_mm_csr_translator ./libraries/ip_stratixiv_mac_10g_tx_eth_frame_decoder_avalom_mm_csr_translator/
+ensure_lib ./libraries/ip_stratixiv_mac_10g_tx_eth_packet_underflow_control_avalon_slave_0_translator/
+vmap ip_stratixiv_mac_10g_tx_eth_packet_underflow_control_avalon_slave_0_translator ./libraries/ip_stratixiv_mac_10g_tx_eth_packet_underflow_control_avalon_slave_0_translator/
+ensure_lib ./libraries/ip_stratixiv_mac_10g_tx_eth_pause_ctrl_gen_csr_translator/
+vmap ip_stratixiv_mac_10g_tx_eth_pause_ctrl_gen_csr_translator ./libraries/ip_stratixiv_mac_10g_tx_eth_pause_ctrl_gen_csr_translator/
+ensure_lib ./libraries/ip_stratixiv_mac_10g_tx_eth_pkt_backpressure_control_csr_translator/
+vmap ip_stratixiv_mac_10g_tx_eth_pkt_backpressure_control_csr_translator ./libraries/ip_stratixiv_mac_10g_tx_eth_pkt_backpressure_control_csr_translator/
+ensure_lib ./libraries/ip_stratixiv_mac_10g_tx_bridge_m0_translator/
+vmap ip_stratixiv_mac_10g_tx_bridge_m0_translator ./libraries/ip_stratixiv_mac_10g_tx_bridge_m0_translator/
+ensure_lib ./libraries/ip_stratixiv_mac_10g_tx_bridge_s0_translator/
+vmap ip_stratixiv_mac_10g_tx_bridge_s0_translator ./libraries/ip_stratixiv_mac_10g_tx_bridge_s0_translator/
+ensure_lib ./libraries/ip_stratixiv_mac_10g_merlin_master_translator_avalon_universal_master_0_translator/
+vmap ip_stratixiv_mac_10g_merlin_master_translator_avalon_universal_master_0_translator ./libraries/ip_stratixiv_mac_10g_merlin_master_translator_avalon_universal_master_0_translator/
+ensure_lib ./libraries/ip_stratixiv_mac_10g_rxtx_timing_adapter_pauselen_tx/
+vmap ip_stratixiv_mac_10g_rxtx_timing_adapter_pauselen_tx ./libraries/ip_stratixiv_mac_10g_rxtx_timing_adapter_pauselen_tx/
+ensure_lib ./libraries/ip_stratixiv_mac_10g_rxtx_dc_fifo_pauselen/
+vmap ip_stratixiv_mac_10g_rxtx_dc_fifo_pauselen ./libraries/ip_stratixiv_mac_10g_rxtx_dc_fifo_pauselen/
+ensure_lib ./libraries/ip_stratixiv_mac_10g_rxtx_timing_adapter_pauselen_rx/
+vmap ip_stratixiv_mac_10g_rxtx_timing_adapter_pauselen_rx ./libraries/ip_stratixiv_mac_10g_rxtx_timing_adapter_pauselen_rx/
+ensure_lib ./libraries/ip_stratixiv_mac_10g_rxtx_dc_fifo_link_fault_status/
+vmap ip_stratixiv_mac_10g_rxtx_dc_fifo_link_fault_status ./libraries/ip_stratixiv_mac_10g_rxtx_dc_fifo_link_fault_status/
+ensure_lib ./libraries/ip_stratixiv_mac_10g_txrx_timing_adapter_link_fault_status_export/
+vmap ip_stratixiv_mac_10g_txrx_timing_adapter_link_fault_status_export ./libraries/ip_stratixiv_mac_10g_txrx_timing_adapter_link_fault_status_export/
+ensure_lib ./libraries/ip_stratixiv_mac_10g_txrx_st_splitter_link_fault_status/
+vmap ip_stratixiv_mac_10g_txrx_st_splitter_link_fault_status ./libraries/ip_stratixiv_mac_10g_txrx_st_splitter_link_fault_status/
+ensure_lib ./libraries/ip_stratixiv_mac_10g_txrx_timing_adapter_link_fault_status_rx/
+vmap ip_stratixiv_mac_10g_txrx_timing_adapter_link_fault_status_rx ./libraries/ip_stratixiv_mac_10g_txrx_timing_adapter_link_fault_status_rx/
+ensure_lib ./libraries/ip_stratixiv_mac_10g_rx_st_status_statistics_delay/
+vmap ip_stratixiv_mac_10g_rx_st_status_statistics_delay ./libraries/ip_stratixiv_mac_10g_rx_st_status_statistics_delay/
+ensure_lib ./libraries/ip_stratixiv_mac_10g_rx_st_error_adapter_stat/
+vmap ip_stratixiv_mac_10g_rx_st_error_adapter_stat ./libraries/ip_stratixiv_mac_10g_rx_st_error_adapter_stat/
+ensure_lib ./libraries/ip_stratixiv_mac_10g_rx_st_status_output_delay/
+vmap ip_stratixiv_mac_10g_rx_st_status_output_delay ./libraries/ip_stratixiv_mac_10g_rx_st_status_output_delay/
+ensure_lib ./libraries/ip_stratixiv_mac_10g_rx_eth_packet_overflow_control/
+vmap ip_stratixiv_mac_10g_rx_eth_packet_overflow_control ./libraries/ip_stratixiv_mac_10g_rx_eth_packet_overflow_control/
+ensure_lib ./libraries/ip_stratixiv_mac_10g_rx_eth_crc_pad_rem/
+vmap ip_stratixiv_mac_10g_rx_eth_crc_pad_rem ./libraries/ip_stratixiv_mac_10g_rx_eth_crc_pad_rem/
+ensure_lib ./libraries/ip_stratixiv_mac_10g_rx_eth_frame_status_merger/
+vmap ip_stratixiv_mac_10g_rx_eth_frame_status_merger ./libraries/ip_stratixiv_mac_10g_rx_eth_frame_status_merger/
+ensure_lib ./libraries/ip_stratixiv_mac_10g_rx_timing_adapter_frame_status_out_frame_decoder/
+vmap ip_stratixiv_mac_10g_rx_timing_adapter_frame_status_out_frame_decoder ./libraries/ip_stratixiv_mac_10g_rx_timing_adapter_frame_status_out_frame_decoder/
+ensure_lib ./libraries/ip_stratixiv_mac_10g_rx_st_frame_status_splitter/
+vmap ip_stratixiv_mac_10g_rx_st_frame_status_splitter ./libraries/ip_stratixiv_mac_10g_rx_st_frame_status_splitter/
+ensure_lib ./libraries/ip_stratixiv_mac_10g_rx_st_timing_adapter_frame_status_in/
+vmap ip_stratixiv_mac_10g_rx_st_timing_adapter_frame_status_in ./libraries/ip_stratixiv_mac_10g_rx_st_timing_adapter_frame_status_in/
+ensure_lib ./libraries/ip_stratixiv_mac_10g_rx_eth_lane_decoder/
+vmap ip_stratixiv_mac_10g_rx_eth_lane_decoder ./libraries/ip_stratixiv_mac_10g_rx_eth_lane_decoder/
+ensure_lib ./libraries/ip_stratixiv_mac_10g_rx_eth_link_fault_detection/
+vmap ip_stratixiv_mac_10g_rx_eth_link_fault_detection ./libraries/ip_stratixiv_mac_10g_rx_eth_link_fault_detection/
+ensure_lib ./libraries/ip_stratixiv_mac_10g_rx_st_timing_adapter_lane_decoder/
+vmap ip_stratixiv_mac_10g_rx_st_timing_adapter_lane_decoder ./libraries/ip_stratixiv_mac_10g_rx_st_timing_adapter_lane_decoder/
+ensure_lib ./libraries/ip_stratixiv_mac_10g_rx_st_splitter_xgmii/
+vmap ip_stratixiv_mac_10g_rx_st_splitter_xgmii ./libraries/ip_stratixiv_mac_10g_rx_st_splitter_xgmii/
+ensure_lib ./libraries/ip_stratixiv_mac_10g_rx_st_timing_adapter_interface_conversion/
+vmap ip_stratixiv_mac_10g_rx_st_timing_adapter_interface_conversion ./libraries/ip_stratixiv_mac_10g_rx_st_timing_adapter_interface_conversion/
+ensure_lib ./libraries/ip_stratixiv_mac_10g_tx_eth_link_fault_generation/
+vmap ip_stratixiv_mac_10g_tx_eth_link_fault_generation ./libraries/ip_stratixiv_mac_10g_tx_eth_link_fault_generation/
+ensure_lib ./libraries/ip_stratixiv_mac_10g_tx_eth_xgmii_termination/
+vmap ip_stratixiv_mac_10g_tx_eth_xgmii_termination ./libraries/ip_stratixiv_mac_10g_tx_eth_xgmii_termination/
+ensure_lib ./libraries/ip_stratixiv_mac_10g_tx_eth_packet_formatter/
+vmap ip_stratixiv_mac_10g_tx_eth_packet_formatter ./libraries/ip_stratixiv_mac_10g_tx_eth_packet_formatter/
+ensure_lib ./libraries/ip_stratixiv_mac_10g_tx_eth_statistics_collector/
+vmap ip_stratixiv_mac_10g_tx_eth_statistics_collector ./libraries/ip_stratixiv_mac_10g_tx_eth_statistics_collector/
+ensure_lib ./libraries/ip_stratixiv_mac_10g_tx_st_status_splitter/
+vmap ip_stratixiv_mac_10g_tx_st_status_splitter ./libraries/ip_stratixiv_mac_10g_tx_st_status_splitter/
+ensure_lib ./libraries/ip_stratixiv_mac_10g_tx_st_timing_adapter_splitter_status_output/
+vmap ip_stratixiv_mac_10g_tx_st_timing_adapter_splitter_status_output ./libraries/ip_stratixiv_mac_10g_tx_st_timing_adapter_splitter_status_output/
+ensure_lib ./libraries/ip_stratixiv_mac_10g_tx_st_timing_adapter_splitter_status_in/
+vmap ip_stratixiv_mac_10g_tx_st_timing_adapter_splitter_status_in ./libraries/ip_stratixiv_mac_10g_tx_st_timing_adapter_splitter_status_in/
+ensure_lib ./libraries/ip_stratixiv_mac_10g_tx_st_error_adapter_stat/
+vmap ip_stratixiv_mac_10g_tx_st_error_adapter_stat ./libraries/ip_stratixiv_mac_10g_tx_st_error_adapter_stat/
+ensure_lib ./libraries/ip_stratixiv_mac_10g_tx_eth_frame_decoder/
+vmap ip_stratixiv_mac_10g_tx_eth_frame_decoder ./libraries/ip_stratixiv_mac_10g_tx_eth_frame_decoder/
+ensure_lib ./libraries/ip_stratixiv_mac_10g_tx_st_timing_adapter_frame_decoder/
+vmap ip_stratixiv_mac_10g_tx_st_timing_adapter_frame_decoder ./libraries/ip_stratixiv_mac_10g_tx_st_timing_adapter_frame_decoder/
+ensure_lib ./libraries/ip_stratixiv_mac_10g_tx_st_splitter_1/
+vmap ip_stratixiv_mac_10g_tx_st_splitter_1 ./libraries/ip_stratixiv_mac_10g_tx_st_splitter_1/
+ensure_lib ./libraries/ip_stratixiv_mac_10g_tx_st_pipeline_stage_rs/
+vmap ip_stratixiv_mac_10g_tx_st_pipeline_stage_rs ./libraries/ip_stratixiv_mac_10g_tx_st_pipeline_stage_rs/
+ensure_lib ./libraries/ip_stratixiv_mac_10g_tx_eth_crc_inserter/
+vmap ip_stratixiv_mac_10g_tx_eth_crc_inserter ./libraries/ip_stratixiv_mac_10g_tx_eth_crc_inserter/
+ensure_lib ./libraries/ip_stratixiv_mac_10g_tx_eth_address_inserter/
+vmap ip_stratixiv_mac_10g_tx_eth_address_inserter ./libraries/ip_stratixiv_mac_10g_tx_eth_address_inserter/
+ensure_lib ./libraries/ip_stratixiv_mac_10g_tx_st_mux_flow_control_user_frame/
+vmap ip_stratixiv_mac_10g_tx_st_mux_flow_control_user_frame ./libraries/ip_stratixiv_mac_10g_tx_st_mux_flow_control_user_frame/
+ensure_lib ./libraries/ip_stratixiv_mac_10g_tx_st_pause_ctrl_error_adapter/
+vmap ip_stratixiv_mac_10g_tx_st_pause_ctrl_error_adapter ./libraries/ip_stratixiv_mac_10g_tx_st_pause_ctrl_error_adapter/
+ensure_lib ./libraries/ip_stratixiv_mac_10g_tx_eth_pause_ctrl_gen/
+vmap ip_stratixiv_mac_10g_tx_eth_pause_ctrl_gen ./libraries/ip_stratixiv_mac_10g_tx_eth_pause_ctrl_gen/
+ensure_lib ./libraries/ip_stratixiv_mac_10g_tx_eth_pause_beat_conversion/
+vmap ip_stratixiv_mac_10g_tx_eth_pause_beat_conversion ./libraries/ip_stratixiv_mac_10g_tx_eth_pause_beat_conversion/
+ensure_lib ./libraries/ip_stratixiv_mac_10g_tx_eth_pkt_backpressure_control/
+vmap ip_stratixiv_mac_10g_tx_eth_pkt_backpressure_control ./libraries/ip_stratixiv_mac_10g_tx_eth_pkt_backpressure_control/
+ensure_lib ./libraries/ip_stratixiv_mac_10g_tx_eth_pad_inserter/
+vmap ip_stratixiv_mac_10g_tx_eth_pad_inserter ./libraries/ip_stratixiv_mac_10g_tx_eth_pad_inserter/
+ensure_lib ./libraries/ip_stratixiv_mac_10g_tx_eth_packet_underflow_control/
+vmap ip_stratixiv_mac_10g_tx_eth_packet_underflow_control ./libraries/ip_stratixiv_mac_10g_tx_eth_packet_underflow_control/
+ensure_lib ./libraries/ip_stratixiv_mac_10g_tx_bridge/
+vmap ip_stratixiv_mac_10g_tx_bridge ./libraries/ip_stratixiv_mac_10g_tx_bridge/
+ensure_lib ./libraries/ip_stratixiv_mac_10g_merlin_master_translator/
+vmap ip_stratixiv_mac_10g_merlin_master_translator ./libraries/ip_stratixiv_mac_10g_merlin_master_translator/
+
+# ----------------------------------------
+# Compile device library files
+alias dev_com {
+ echo "\[exec\] dev_com"
+ if { ![ string match "*ModelSim ALTERA*" [ vsim -version ] ] } {
+ vlog "/home/software/Altera/11.1/quartus/eda/sim_lib/altera_primitives.v" -work altera_ver
+ vlog "/home/software/Altera/11.1/quartus/eda/sim_lib/220model.v" -work lpm_ver
+ vlog "/home/software/Altera/11.1/quartus/eda/sim_lib/sgate.v" -work sgate_ver
+ vlog "/home/software/Altera/11.1/quartus/eda/sim_lib/altera_mf.v" -work altera_mf_ver
+ vlog -sv "/home/software/Altera/11.1/quartus/eda/sim_lib/mentor/altera_lnsim_for_vhdl.sv" -work altera_lnsim_ver
+ vlog "/home/software/Altera/11.1/quartus/eda/sim_lib/stratixiv_hssi_atoms.v" -work stratixiv_hssi_ver
+ vlog "/home/software/Altera/11.1/quartus/eda/sim_lib/stratixiv_pcie_hip_atoms.v" -work stratixiv_pcie_hip_ver
+ vlog "/home/software/Altera/11.1/quartus/eda/sim_lib/stratixiv_atoms.v" -work stratixiv_ver
+ vcom "/home/software/Altera/11.1/quartus/eda/sim_lib/altera_syn_attributes.vhd" -work altera
+ vcom "/home/software/Altera/11.1/quartus/eda/sim_lib/altera_standard_functions.vhd" -work altera
+ vcom "/home/software/Altera/11.1/quartus/eda/sim_lib/alt_dspbuilder_package.vhd" -work altera
+ vcom "/home/software/Altera/11.1/quartus/eda/sim_lib/altera_europa_support_lib.vhd" -work altera
+ vcom "/home/software/Altera/11.1/quartus/eda/sim_lib/altera_primitives_components.vhd" -work altera
+ vcom "/home/software/Altera/11.1/quartus/eda/sim_lib/altera_primitives.vhd" -work altera
+ vcom "/home/software/Altera/11.1/quartus/eda/sim_lib/220pack.vhd" -work lpm
+ vcom "/home/software/Altera/11.1/quartus/eda/sim_lib/220model.vhd" -work lpm
+ vcom "/home/software/Altera/11.1/quartus/eda/sim_lib/sgate_pack.vhd" -work sgate
+ vcom "/home/software/Altera/11.1/quartus/eda/sim_lib/sgate.vhd" -work sgate
+ vcom "/home/software/Altera/11.1/quartus/eda/sim_lib/altera_mf_components.vhd" -work altera_mf
+ vcom "/home/software/Altera/11.1/quartus/eda/sim_lib/altera_mf.vhd" -work altera_mf
+ vcom "/home/software/Altera/11.1/quartus/eda/sim_lib/altera_lnsim_components.vhd" -work altera_lnsim
+ vcom "/home/software/Altera/11.1/quartus/eda/sim_lib/stratixiv_hssi_components.vhd" -work stratixiv_hssi
+ vcom "/home/software/Altera/11.1/quartus/eda/sim_lib/stratixiv_hssi_atoms.vhd" -work stratixiv_hssi
+ vcom "/home/software/Altera/11.1/quartus/eda/sim_lib/stratixiv_pcie_hip_components.vhd" -work stratixiv_pcie_hip
+ vcom "/home/software/Altera/11.1/quartus/eda/sim_lib/stratixiv_pcie_hip_atoms.vhd" -work stratixiv_pcie_hip
+ vcom "/home/software/Altera/11.1/quartus/eda/sim_lib/stratixiv_atoms.vhd" -work stratixiv
+ vcom "/home/software/Altera/11.1/quartus/eda/sim_lib/stratixiv_components.vhd" -work stratixiv
+ }
+}
+
+# ----------------------------------------
+# Compile the design files in correct order
+alias com {
+ echo "\[exec\] com"
+ vcom "$QSYS_SIMDIR/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_0001.vho" -work ip_stratixiv_mac_10g_crosser
+ vcom "$QSYS_SIMDIR/altera_merlin_multiplexer/altera_merlin_multiplexer_0003.vho" -work ip_stratixiv_mac_10g_rsp_xbar_mux_002
+ vcom "$QSYS_SIMDIR/altera_merlin_demultiplexer/altera_merlin_demultiplexer_0006.vho" -work ip_stratixiv_mac_10g_rsp_xbar_demux_010
+ vcom "$QSYS_SIMDIR/altera_merlin_demultiplexer/altera_merlin_demultiplexer_0005.vho" -work ip_stratixiv_mac_10g_cmd_xbar_demux_002
+ vcom "$QSYS_SIMDIR/altera_merlin_multiplexer/altera_merlin_multiplexer_0002.vho" -work ip_stratixiv_mac_10g_rsp_xbar_mux_001
+ vcom "$QSYS_SIMDIR/altera_merlin_demultiplexer/altera_merlin_demultiplexer_0004.vho" -work ip_stratixiv_mac_10g_rsp_xbar_demux_002
+ vcom "$QSYS_SIMDIR/altera_merlin_demultiplexer/altera_merlin_demultiplexer_0003.vho" -work ip_stratixiv_mac_10g_cmd_xbar_demux_001
+ vcom "$QSYS_SIMDIR/altera_merlin_multiplexer/altera_merlin_multiplexer_0001.vho" -work ip_stratixiv_mac_10g_rsp_xbar_mux
+ vcom "$QSYS_SIMDIR/altera_merlin_demultiplexer/altera_merlin_demultiplexer_0002.vho" -work ip_stratixiv_mac_10g_rsp_xbar_demux
+ vcom "$QSYS_SIMDIR/altera_merlin_demultiplexer/altera_merlin_demultiplexer_0001.vho" -work ip_stratixiv_mac_10g_cmd_xbar_demux
+ vcom "$QSYS_SIMDIR/altera_reset_controller/altera_reset_controller_0001.vho" -work ip_stratixiv_mac_10g_rst_controller
+ vcom "$QSYS_SIMDIR/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_0003.vho" -work ip_stratixiv_mac_10g_limiter_002
+ vcom "$QSYS_SIMDIR/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_0002.vho" -work ip_stratixiv_mac_10g_limiter_001
+ vcom "$QSYS_SIMDIR/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_0001.vho" -work ip_stratixiv_mac_10g_limiter
+ vcom "$QSYS_SIMDIR/altera_merlin_router/altera_merlin_router_0006.vho" -work ip_stratixiv_mac_10g_id_router_010
+ vcom "$QSYS_SIMDIR/altera_merlin_router/altera_merlin_router_0005.vho" -work ip_stratixiv_mac_10g_addr_router_002
+ vcom "$QSYS_SIMDIR/altera_merlin_router/altera_merlin_router_0004.vho" -work ip_stratixiv_mac_10g_id_router_002
+ vcom "$QSYS_SIMDIR/altera_merlin_router/altera_merlin_router_0003.vho" -work ip_stratixiv_mac_10g_addr_router_001
+ vcom "$QSYS_SIMDIR/altera_merlin_router/altera_merlin_router_0002.vho" -work ip_stratixiv_mac_10g_id_router
+ vcom "$QSYS_SIMDIR/altera_merlin_router/altera_merlin_router_0001.vho" -work ip_stratixiv_mac_10g_addr_router
+ vcom "$QSYS_SIMDIR/altera_merlin_slave_agent/altera_merlin_slave_agent_0017.vho" -work ip_stratixiv_mac_10g_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent
+ vcom "$QSYS_SIMDIR/altera_merlin_master_agent/altera_merlin_master_agent_0003.vho" -work ip_stratixiv_mac_10g_rx_bridge_m0_translator_avalon_universal_master_0_agent
+ vcom "$QSYS_SIMDIR/altera_merlin_slave_agent/altera_merlin_slave_agent_0016.vho" -work ip_stratixiv_mac_10g_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent
+ vcom "$QSYS_SIMDIR/altera_merlin_slave_agent/altera_merlin_slave_agent_0015.vho" -work ip_stratixiv_mac_10g_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent
+ vcom "$QSYS_SIMDIR/altera_merlin_slave_agent/altera_merlin_slave_agent_0014.vho" -work ip_stratixiv_mac_10g_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent
+ vcom "$QSYS_SIMDIR/altera_merlin_slave_agent/altera_merlin_slave_agent_0013.vho" -work ip_stratixiv_mac_10g_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent
+ vcom "$QSYS_SIMDIR/altera_merlin_slave_agent/altera_merlin_slave_agent_0012.vho" -work ip_stratixiv_mac_10g_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent
+ vcom "$QSYS_SIMDIR/altera_merlin_slave_agent/altera_merlin_slave_agent_0011.vho" -work ip_stratixiv_mac_10g_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent
+ vcom "$QSYS_SIMDIR/altera_merlin_slave_agent/altera_merlin_slave_agent_0010.vho" -work ip_stratixiv_mac_10g_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent
+ vcom "$QSYS_SIMDIR/altera_merlin_slave_agent/altera_merlin_slave_agent_0009.vho" -work ip_stratixiv_mac_10g_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent
+ vcom "$QSYS_SIMDIR/altera_merlin_slave_agent/altera_merlin_slave_agent_0008.vho" -work ip_stratixiv_mac_10g_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent
+ vcom "$QSYS_SIMDIR/altera_merlin_slave_agent/altera_merlin_slave_agent_0007.vho" -work ip_stratixiv_mac_10g_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent
+ vcom "$QSYS_SIMDIR/altera_merlin_slave_agent/altera_merlin_slave_agent_0006.vho" -work ip_stratixiv_mac_10g_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent
+ vcom "$QSYS_SIMDIR/altera_merlin_slave_agent/altera_merlin_slave_agent_0005.vho" -work ip_stratixiv_mac_10g_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent
+ vcom "$QSYS_SIMDIR/altera_merlin_master_agent/altera_merlin_master_agent_0002.vho" -work ip_stratixiv_mac_10g_tx_bridge_m0_translator_avalon_universal_master_0_agent
+ vcom "$QSYS_SIMDIR/altera_avalon_sc_fifo/altera_avalon_sc_fifo_0004.vho" -work ip_stratixiv_mac_10g_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo
+ vcom "$QSYS_SIMDIR/altera_merlin_slave_agent/altera_merlin_slave_agent_0004.vho" -work ip_stratixiv_mac_10g_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent
+ vcom "$QSYS_SIMDIR/altera_avalon_sc_fifo/altera_avalon_sc_fifo_0003.vho" -work ip_stratixiv_mac_10g_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo
+ vcom "$QSYS_SIMDIR/altera_merlin_slave_agent/altera_merlin_slave_agent_0003.vho" -work ip_stratixiv_mac_10g_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent
+ vcom "$QSYS_SIMDIR/altera_merlin_slave_agent/altera_merlin_slave_agent_0002.vho" -work ip_stratixiv_mac_10g_rx_bridge_s0_translator_avalon_universal_slave_0_agent
+ vcom "$QSYS_SIMDIR/altera_merlin_master_agent/altera_merlin_master_agent_0001.vho" -work ip_stratixiv_mac_10g_merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_agent
+ vcom "$QSYS_SIMDIR/altera_avalon_sc_fifo/altera_avalon_sc_fifo_0002.vho" -work ip_stratixiv_mac_10g_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo
+ vcom "$QSYS_SIMDIR/altera_avalon_sc_fifo/altera_avalon_sc_fifo_0001.vho" -work ip_stratixiv_mac_10g_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo
+ vcom "$QSYS_SIMDIR/altera_merlin_slave_agent/altera_merlin_slave_agent_0001.vho" -work ip_stratixiv_mac_10g_tx_bridge_s0_translator_avalon_universal_slave_0_agent
+ vcom "$QSYS_SIMDIR/altera_merlin_slave_translator/altera_merlin_slave_translator_0007.vho" -work ip_stratixiv_mac_10g_rx_eth_packet_overflow_control_csr_translator
+ vcom "$QSYS_SIMDIR/altera_merlin_slave_translator/altera_merlin_slave_translator_0006.vho" -work ip_stratixiv_mac_10g_tx_eth_statistics_collector_csr_translator
+ vcom "$QSYS_SIMDIR/altera_merlin_slave_translator/altera_merlin_slave_translator_0005.vho" -work ip_stratixiv_mac_10g_tx_eth_frame_decoder_avalom_mm_csr_translator
+ vcom "$QSYS_SIMDIR/altera_merlin_slave_translator/altera_merlin_slave_translator_0004.vho" -work ip_stratixiv_mac_10g_tx_eth_packet_underflow_control_avalon_slave_0_translator
+ vcom "$QSYS_SIMDIR/altera_merlin_slave_translator/altera_merlin_slave_translator_0003.vho" -work ip_stratixiv_mac_10g_tx_eth_pause_ctrl_gen_csr_translator
+ vcom "$QSYS_SIMDIR/altera_merlin_slave_translator/altera_merlin_slave_translator_0002.vho" -work ip_stratixiv_mac_10g_tx_eth_pkt_backpressure_control_csr_translator
+ vcom "$QSYS_SIMDIR/altera_merlin_master_translator/altera_merlin_master_translator_0003.vho" -work ip_stratixiv_mac_10g_tx_bridge_m0_translator
+ vcom "$QSYS_SIMDIR/altera_merlin_slave_translator/altera_merlin_slave_translator_0001.vho" -work ip_stratixiv_mac_10g_tx_bridge_s0_translator
+ vcom "$QSYS_SIMDIR/altera_merlin_master_translator/altera_merlin_master_translator_0002.vho" -work ip_stratixiv_mac_10g_merlin_master_translator_avalon_universal_master_0_translator
+ vcom "$QSYS_SIMDIR/timing_adapter/timing_adapter_0011.vho" -work ip_stratixiv_mac_10g_rxtx_timing_adapter_pauselen_tx
+ vcom "$QSYS_SIMDIR/altera_avalon_dc_fifo/altera_avalon_dc_fifo_0002.vho" -work ip_stratixiv_mac_10g_rxtx_dc_fifo_pauselen
+ vcom "$QSYS_SIMDIR/timing_adapter/timing_adapter_0010.vho" -work ip_stratixiv_mac_10g_rxtx_timing_adapter_pauselen_rx
+ vcom "$QSYS_SIMDIR/altera_avalon_dc_fifo/altera_avalon_dc_fifo_0001.vho" -work ip_stratixiv_mac_10g_rxtx_dc_fifo_link_fault_status
+ vcom "$QSYS_SIMDIR/timing_adapter/timing_adapter_0009.vho" -work ip_stratixiv_mac_10g_txrx_timing_adapter_link_fault_status_export
+ vcom "$QSYS_SIMDIR/altera_avalon_st_splitter/altera_avalon_st_splitter_0005.vho" -work ip_stratixiv_mac_10g_txrx_st_splitter_link_fault_status
+ vcom "$QSYS_SIMDIR/timing_adapter/timing_adapter_0008.vho" -work ip_stratixiv_mac_10g_txrx_timing_adapter_link_fault_status_rx
+ vcom "$QSYS_SIMDIR/altera_avalon_st_delay/altera_avalon_st_delay_0002.vho" -work ip_stratixiv_mac_10g_rx_st_status_statistics_delay
+ vcom "$QSYS_SIMDIR/error_adapter/error_adapter_0003.vho" -work ip_stratixiv_mac_10g_rx_st_error_adapter_stat
+ vcom "$QSYS_SIMDIR/altera_avalon_st_delay/altera_avalon_st_delay_0001.vho" -work ip_stratixiv_mac_10g_rx_st_status_output_delay
+ vlog "$QSYS_SIMDIR/altera_eth_packet_overflow_control/mentor/altera_eth_packet_overflow_control.v" -work ip_stratixiv_mac_10g_rx_eth_packet_overflow_control
+ vlog "$QSYS_SIMDIR/altera_eth_crc_pad_rem/mentor/altera_eth_crc_pad_rem.v" -work ip_stratixiv_mac_10g_rx_eth_crc_pad_rem
+ vlog "$QSYS_SIMDIR/altera_eth_crc_pad_rem/mentor/altera_eth_crc_rem.v" -work ip_stratixiv_mac_10g_rx_eth_crc_pad_rem
+ vlog "$QSYS_SIMDIR/altera_eth_crc_pad_rem/mentor/altera_packet_stripper.v" -work ip_stratixiv_mac_10g_rx_eth_crc_pad_rem
+ vlog -sv "$QSYS_SIMDIR/altera_eth_crc_pad_rem/altera_avalon_st_pipeline_stage.sv" -work ip_stratixiv_mac_10g_rx_eth_crc_pad_rem
+ vlog "$QSYS_SIMDIR/altera_eth_crc_pad_rem/altera_avalon_st_pipeline_base.v" -work ip_stratixiv_mac_10g_rx_eth_crc_pad_rem
+ vlog "$QSYS_SIMDIR/altera_eth_frame_status_merger/mentor/altera_eth_frame_status_merger.v" -work ip_stratixiv_mac_10g_rx_eth_frame_status_merger
+ vcom "$QSYS_SIMDIR/timing_adapter/timing_adapter_0007.vho" -work ip_stratixiv_mac_10g_rx_timing_adapter_frame_status_out_frame_decoder
+ vcom "$QSYS_SIMDIR/altera_avalon_st_splitter/altera_avalon_st_splitter_0004.vho" -work ip_stratixiv_mac_10g_rx_st_frame_status_splitter
+ vcom "$QSYS_SIMDIR/timing_adapter/timing_adapter_0006.vho" -work ip_stratixiv_mac_10g_rx_st_timing_adapter_frame_status_in
+ vlog "$QSYS_SIMDIR/altera_eth_lane_decoder/mentor/altera_eth_lane_decoder.v" -work ip_stratixiv_mac_10g_rx_eth_lane_decoder
+ vlog "$QSYS_SIMDIR/altera_eth_link_fault_detection/mentor/altera_eth_link_fault_detection.v" -work ip_stratixiv_mac_10g_rx_eth_link_fault_detection
+ vcom "$QSYS_SIMDIR/timing_adapter/timing_adapter_0005.vho" -work ip_stratixiv_mac_10g_rx_st_timing_adapter_lane_decoder
+ vcom "$QSYS_SIMDIR/altera_avalon_st_splitter/altera_avalon_st_splitter_0003.vho" -work ip_stratixiv_mac_10g_rx_st_splitter_xgmii
+ vcom "$QSYS_SIMDIR/timing_adapter/timing_adapter_0004.vho" -work ip_stratixiv_mac_10g_rx_st_timing_adapter_interface_conversion
+ vlog "$QSYS_SIMDIR/altera_eth_link_fault_generation/mentor/altera_eth_link_fault_generation.v" -work ip_stratixiv_mac_10g_tx_eth_link_fault_generation
+ vlog "$QSYS_SIMDIR/altera_eth_xgmii_termination/mentor/altera_eth_xgmii_termination.v" -work ip_stratixiv_mac_10g_tx_eth_xgmii_termination
+ vlog "$QSYS_SIMDIR/altera_eth_packet_formatter/mentor/altera_eth_packet_formatter.v" -work ip_stratixiv_mac_10g_tx_eth_packet_formatter
+ vlog "$QSYS_SIMDIR/altera_eth_10gmem_statistics_collector/mentor/altera_eth_10gmem_statistics_collector.v" -work ip_stratixiv_mac_10g_tx_eth_statistics_collector
+ vcom "$QSYS_SIMDIR/altera_avalon_st_splitter/altera_avalon_st_splitter_0002.vho" -work ip_stratixiv_mac_10g_tx_st_status_splitter
+ vcom "$QSYS_SIMDIR/timing_adapter/timing_adapter_0003.vho" -work ip_stratixiv_mac_10g_tx_st_timing_adapter_splitter_status_output
+ vcom "$QSYS_SIMDIR/timing_adapter/timing_adapter_0002.vho" -work ip_stratixiv_mac_10g_tx_st_timing_adapter_splitter_status_in
+ vcom "$QSYS_SIMDIR/error_adapter/error_adapter_0002.vho" -work ip_stratixiv_mac_10g_tx_st_error_adapter_stat
+ vlog "$QSYS_SIMDIR/altera_eth_frame_decoder/mentor/altera_eth_frame_decoder.v" -work ip_stratixiv_mac_10g_tx_eth_frame_decoder
+ vlog -sv "$QSYS_SIMDIR/altera_eth_frame_decoder/altera_avalon_st_pipeline_stage.sv" -work ip_stratixiv_mac_10g_tx_eth_frame_decoder
+ vlog "$QSYS_SIMDIR/altera_eth_frame_decoder/altera_avalon_st_pipeline_base.v" -work ip_stratixiv_mac_10g_tx_eth_frame_decoder
+ vcom "$QSYS_SIMDIR/timing_adapter/timing_adapter_0001.vho" -work ip_stratixiv_mac_10g_tx_st_timing_adapter_frame_decoder
+ vcom "$QSYS_SIMDIR/altera_avalon_st_splitter/altera_avalon_st_splitter_0001.vho" -work ip_stratixiv_mac_10g_tx_st_splitter_1
+ vcom "$QSYS_SIMDIR/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_0001.vho" -work ip_stratixiv_mac_10g_tx_st_pipeline_stage_rs
+ vlog "$QSYS_SIMDIR/altera_eth_crc/mentor/altera_eth_crc.v" -work ip_stratixiv_mac_10g_tx_eth_crc_inserter
+ vlog "$QSYS_SIMDIR/altera_eth_crc/mentor/crc32.v" -work ip_stratixiv_mac_10g_tx_eth_crc_inserter
+ vlog "$QSYS_SIMDIR/altera_eth_crc/mentor/gf_mult32_kc.v" -work ip_stratixiv_mac_10g_tx_eth_crc_inserter
+ vlog "$QSYS_SIMDIR/altera_eth_address_inserter/mentor/altera_eth_address_inserter.v" -work ip_stratixiv_mac_10g_tx_eth_address_inserter
+ vcom "$QSYS_SIMDIR/multiplexer/multiplexer_0001.vho" -work ip_stratixiv_mac_10g_tx_st_mux_flow_control_user_frame
+ vcom "$QSYS_SIMDIR/error_adapter/error_adapter_0001.vho" -work ip_stratixiv_mac_10g_tx_st_pause_ctrl_error_adapter
+ vlog "$QSYS_SIMDIR/altera_eth_pause_ctrl_gen/mentor/altera_eth_pause_ctrl_gen.v" -work ip_stratixiv_mac_10g_tx_eth_pause_ctrl_gen
+ vlog "$QSYS_SIMDIR/altera_eth_pause_ctrl_gen/mentor/altera_eth_pause_controller.v" -work ip_stratixiv_mac_10g_tx_eth_pause_ctrl_gen
+ vlog "$QSYS_SIMDIR/altera_eth_pause_ctrl_gen/mentor/altera_eth_pause_gen.v" -work ip_stratixiv_mac_10g_tx_eth_pause_ctrl_gen
+ vlog "$QSYS_SIMDIR/altera_eth_pause_beat_conversion/mentor/altera_eth_pause_beat_conversion.v" -work ip_stratixiv_mac_10g_tx_eth_pause_beat_conversion
+ vlog "$QSYS_SIMDIR/altera_eth_pkt_backpressure_control/mentor/altera_eth_pkt_backpressure_control.v" -work ip_stratixiv_mac_10g_tx_eth_pkt_backpressure_control
+ vlog "$QSYS_SIMDIR/altera_eth_pad_inserter/mentor/altera_eth_pad_inserter.v" -work ip_stratixiv_mac_10g_tx_eth_pad_inserter
+ vlog "$QSYS_SIMDIR/altera_eth_packet_underflow_control/mentor/altera_eth_packet_underflow_control.v" -work ip_stratixiv_mac_10g_tx_eth_packet_underflow_control
+ vcom "$QSYS_SIMDIR/altera_avalon_mm_bridge/altera_avalon_mm_bridge_0001.vho" -work ip_stratixiv_mac_10g_tx_bridge
+ vcom "$QSYS_SIMDIR/altera_merlin_master_translator/altera_merlin_master_translator_0001.vho" -work ip_stratixiv_mac_10g_merlin_master_translator
+ vcom "$QSYS_SIMDIR/ip_stratixiv_mac_10g.vhd"
+ vcom "$QSYS_SIMDIR/ip_stratixiv_mac_10g_tx_eth_pkt_backpressure_control.vhd"
+ vcom "$QSYS_SIMDIR/ip_stratixiv_mac_10g_rx_eth_pkt_backpressure_control.vhd"
+ vcom "$QSYS_SIMDIR/ip_stratixiv_mac_10g_tx_eth_frame_decoder.vhd"
+ vcom "$QSYS_SIMDIR/ip_stratixiv_mac_10g_rx_eth_frame_decoder.vhd"
+ vcom "$QSYS_SIMDIR/ip_stratixiv_mac_10g_tx_eth_crc_inserter.vhd"
+ vcom "$QSYS_SIMDIR/ip_stratixiv_mac_10g_rx_eth_crc_checker.vhd"
+}
+
+# ----------------------------------------
+# Elaborate top level design
+alias elab {
+ echo "\[exec\] elab"
+ vsim -t ps -L work -L ip_stratixiv_mac_10g_crosser -L ip_stratixiv_mac_10g_rsp_xbar_mux_002 -L ip_stratixiv_mac_10g_rsp_xbar_demux_010 -L ip_stratixiv_mac_10g_cmd_xbar_demux_002 -L ip_stratixiv_mac_10g_rsp_xbar_mux_001 -L ip_stratixiv_mac_10g_rsp_xbar_demux_002 -L ip_stratixiv_mac_10g_cmd_xbar_demux_001 -L ip_stratixiv_mac_10g_rsp_xbar_mux -L ip_stratixiv_mac_10g_rsp_xbar_demux -L ip_stratixiv_mac_10g_cmd_xbar_demux -L ip_stratixiv_mac_10g_rst_controller -L ip_stratixiv_mac_10g_limiter_002 -L ip_stratixiv_mac_10g_limiter_001 -L ip_stratixiv_mac_10g_limiter -L ip_stratixiv_mac_10g_id_router_010 -L ip_stratixiv_mac_10g_addr_router_002 -L ip_stratixiv_mac_10g_id_router_002 -L ip_stratixiv_mac_10g_addr_router_001 -L ip_stratixiv_mac_10g_id_router -L ip_stratixiv_mac_10g_addr_router -L ip_stratixiv_mac_10g_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent -L ip_stratixiv_mac_10g_rx_bridge_m0_translator_avalon_universal_master_0_agent -L ip_stratixiv_mac_10g_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent -L ip_stratixiv_mac_10g_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent -L ip_stratixiv_mac_10g_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent -L ip_stratixiv_mac_10g_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent -L ip_stratixiv_mac_10g_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent -L ip_stratixiv_mac_10g_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent -L ip_stratixiv_mac_10g_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent -L ip_stratixiv_mac_10g_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent -L ip_stratixiv_mac_10g_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent -L ip_stratixiv_mac_10g_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent -L ip_stratixiv_mac_10g_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent -L ip_stratixiv_mac_10g_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent -L ip_stratixiv_mac_10g_tx_bridge_m0_translator_avalon_universal_master_0_agent -L ip_stratixiv_mac_10g_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo -L ip_stratixiv_mac_10g_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent -L ip_stratixiv_mac_10g_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo -L ip_stratixiv_mac_10g_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent -L ip_stratixiv_mac_10g_rx_bridge_s0_translator_avalon_universal_slave_0_agent -L ip_stratixiv_mac_10g_merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_agent -L ip_stratixiv_mac_10g_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo -L ip_stratixiv_mac_10g_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo -L ip_stratixiv_mac_10g_tx_bridge_s0_translator_avalon_universal_slave_0_agent -L ip_stratixiv_mac_10g_rx_eth_packet_overflow_control_csr_translator -L ip_stratixiv_mac_10g_tx_eth_statistics_collector_csr_translator -L ip_stratixiv_mac_10g_tx_eth_frame_decoder_avalom_mm_csr_translator -L ip_stratixiv_mac_10g_tx_eth_packet_underflow_control_avalon_slave_0_translator -L ip_stratixiv_mac_10g_tx_eth_pause_ctrl_gen_csr_translator -L ip_stratixiv_mac_10g_tx_eth_pkt_backpressure_control_csr_translator -L ip_stratixiv_mac_10g_tx_bridge_m0_translator -L ip_stratixiv_mac_10g_tx_bridge_s0_translator -L ip_stratixiv_mac_10g_merlin_master_translator_avalon_universal_master_0_translator -L ip_stratixiv_mac_10g_rxtx_timing_adapter_pauselen_tx -L ip_stratixiv_mac_10g_rxtx_dc_fifo_pauselen -L ip_stratixiv_mac_10g_rxtx_timing_adapter_pauselen_rx -L ip_stratixiv_mac_10g_rxtx_dc_fifo_link_fault_status -L ip_stratixiv_mac_10g_txrx_timing_adapter_link_fault_status_export -L ip_stratixiv_mac_10g_txrx_st_splitter_link_fault_status -L ip_stratixiv_mac_10g_txrx_timing_adapter_link_fault_status_rx -L ip_stratixiv_mac_10g_rx_st_status_statistics_delay -L ip_stratixiv_mac_10g_rx_st_error_adapter_stat -L ip_stratixiv_mac_10g_rx_st_status_output_delay -L ip_stratixiv_mac_10g_rx_eth_packet_overflow_control -L ip_stratixiv_mac_10g_rx_eth_crc_pad_rem -L ip_stratixiv_mac_10g_rx_eth_frame_status_merger -L ip_stratixiv_mac_10g_rx_timing_adapter_frame_status_out_frame_decoder -L ip_stratixiv_mac_10g_rx_st_frame_status_splitter -L ip_stratixiv_mac_10g_rx_st_timing_adapter_frame_status_in -L ip_stratixiv_mac_10g_rx_eth_lane_decoder -L ip_stratixiv_mac_10g_rx_eth_link_fault_detection -L ip_stratixiv_mac_10g_rx_st_timing_adapter_lane_decoder -L ip_stratixiv_mac_10g_rx_st_splitter_xgmii -L ip_stratixiv_mac_10g_rx_st_timing_adapter_interface_conversion -L ip_stratixiv_mac_10g_tx_eth_link_fault_generation -L ip_stratixiv_mac_10g_tx_eth_xgmii_termination -L ip_stratixiv_mac_10g_tx_eth_packet_formatter -L ip_stratixiv_mac_10g_tx_eth_statistics_collector -L ip_stratixiv_mac_10g_tx_st_status_splitter -L ip_stratixiv_mac_10g_tx_st_timing_adapter_splitter_status_output -L ip_stratixiv_mac_10g_tx_st_timing_adapter_splitter_status_in -L ip_stratixiv_mac_10g_tx_st_error_adapter_stat -L ip_stratixiv_mac_10g_tx_eth_frame_decoder -L ip_stratixiv_mac_10g_tx_st_timing_adapter_frame_decoder -L ip_stratixiv_mac_10g_tx_st_splitter_1 -L ip_stratixiv_mac_10g_tx_st_pipeline_stage_rs -L ip_stratixiv_mac_10g_tx_eth_crc_inserter -L ip_stratixiv_mac_10g_tx_eth_address_inserter -L ip_stratixiv_mac_10g_tx_st_mux_flow_control_user_frame -L ip_stratixiv_mac_10g_tx_st_pause_ctrl_error_adapter -L ip_stratixiv_mac_10g_tx_eth_pause_ctrl_gen -L ip_stratixiv_mac_10g_tx_eth_pause_beat_conversion -L ip_stratixiv_mac_10g_tx_eth_pkt_backpressure_control -L ip_stratixiv_mac_10g_tx_eth_pad_inserter -L ip_stratixiv_mac_10g_tx_eth_packet_underflow_control -L ip_stratixiv_mac_10g_tx_bridge -L ip_stratixiv_mac_10g_merlin_master_translator -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L stratixiv_hssi_ver -L stratixiv_pcie_hip_ver -L stratixiv_ver -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L stratixiv_hssi -L stratixiv_pcie_hip -L stratixiv $TOP_LEVEL_NAME
+}
+
+# ----------------------------------------
+# Elaborate the top level design with novopt option
+alias elab_debug {
+ echo "\[exec\] elab_debug"
+ vsim -novopt -t ps -L work -L ip_stratixiv_mac_10g_crosser -L ip_stratixiv_mac_10g_rsp_xbar_mux_002 -L ip_stratixiv_mac_10g_rsp_xbar_demux_010 -L ip_stratixiv_mac_10g_cmd_xbar_demux_002 -L ip_stratixiv_mac_10g_rsp_xbar_mux_001 -L ip_stratixiv_mac_10g_rsp_xbar_demux_002 -L ip_stratixiv_mac_10g_cmd_xbar_demux_001 -L ip_stratixiv_mac_10g_rsp_xbar_mux -L ip_stratixiv_mac_10g_rsp_xbar_demux -L ip_stratixiv_mac_10g_cmd_xbar_demux -L ip_stratixiv_mac_10g_rst_controller -L ip_stratixiv_mac_10g_limiter_002 -L ip_stratixiv_mac_10g_limiter_001 -L ip_stratixiv_mac_10g_limiter -L ip_stratixiv_mac_10g_id_router_010 -L ip_stratixiv_mac_10g_addr_router_002 -L ip_stratixiv_mac_10g_id_router_002 -L ip_stratixiv_mac_10g_addr_router_001 -L ip_stratixiv_mac_10g_id_router -L ip_stratixiv_mac_10g_addr_router -L ip_stratixiv_mac_10g_rx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent -L ip_stratixiv_mac_10g_rx_bridge_m0_translator_avalon_universal_master_0_agent -L ip_stratixiv_mac_10g_rx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent -L ip_stratixiv_mac_10g_rx_eth_packet_overflow_control_csr_translator_avalon_universal_slave_0_agent -L ip_stratixiv_mac_10g_rx_eth_lane_decoder_csr_translator_avalon_universal_slave_0_agent -L ip_stratixiv_mac_10g_rx_eth_crc_checker_csr_translator_avalon_universal_slave_0_agent -L ip_stratixiv_mac_10g_rx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent -L ip_stratixiv_mac_10g_rx_eth_crc_pad_rem_csr_translator_avalon_universal_slave_0_agent -L ip_stratixiv_mac_10g_tx_eth_pause_ctrl_gen_csr_translator_avalon_universal_slave_0_agent -L ip_stratixiv_mac_10g_tx_eth_packet_underflow_control_avalon_slave_0_translator_avalon_universal_slave_0_agent -L ip_stratixiv_mac_10g_tx_eth_pkt_backpressure_control_csr_translator_avalon_universal_slave_0_agent -L ip_stratixiv_mac_10g_tx_eth_frame_decoder_avalom_mm_csr_translator_avalon_universal_slave_0_agent -L ip_stratixiv_mac_10g_tx_eth_address_inserter_csr_translator_avalon_universal_slave_0_agent -L ip_stratixiv_mac_10g_tx_eth_crc_inserter_csr_translator_avalon_universal_slave_0_agent -L ip_stratixiv_mac_10g_tx_bridge_m0_translator_avalon_universal_master_0_agent -L ip_stratixiv_mac_10g_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent_rsp_fifo -L ip_stratixiv_mac_10g_tx_eth_pad_inserter_csr_translator_avalon_universal_slave_0_agent -L ip_stratixiv_mac_10g_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent_rsp_fifo -L ip_stratixiv_mac_10g_tx_eth_statistics_collector_csr_translator_avalon_universal_slave_0_agent -L ip_stratixiv_mac_10g_rx_bridge_s0_translator_avalon_universal_slave_0_agent -L ip_stratixiv_mac_10g_merlin_master_translator_avalon_universal_master_0_translator_avalon_universal_master_0_agent -L ip_stratixiv_mac_10g_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo -L ip_stratixiv_mac_10g_tx_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo -L ip_stratixiv_mac_10g_tx_bridge_s0_translator_avalon_universal_slave_0_agent -L ip_stratixiv_mac_10g_rx_eth_packet_overflow_control_csr_translator -L ip_stratixiv_mac_10g_tx_eth_statistics_collector_csr_translator -L ip_stratixiv_mac_10g_tx_eth_frame_decoder_avalom_mm_csr_translator -L ip_stratixiv_mac_10g_tx_eth_packet_underflow_control_avalon_slave_0_translator -L ip_stratixiv_mac_10g_tx_eth_pause_ctrl_gen_csr_translator -L ip_stratixiv_mac_10g_tx_eth_pkt_backpressure_control_csr_translator -L ip_stratixiv_mac_10g_tx_bridge_m0_translator -L ip_stratixiv_mac_10g_tx_bridge_s0_translator -L ip_stratixiv_mac_10g_merlin_master_translator_avalon_universal_master_0_translator -L ip_stratixiv_mac_10g_rxtx_timing_adapter_pauselen_tx -L ip_stratixiv_mac_10g_rxtx_dc_fifo_pauselen -L ip_stratixiv_mac_10g_rxtx_timing_adapter_pauselen_rx -L ip_stratixiv_mac_10g_rxtx_dc_fifo_link_fault_status -L ip_stratixiv_mac_10g_txrx_timing_adapter_link_fault_status_export -L ip_stratixiv_mac_10g_txrx_st_splitter_link_fault_status -L ip_stratixiv_mac_10g_txrx_timing_adapter_link_fault_status_rx -L ip_stratixiv_mac_10g_rx_st_status_statistics_delay -L ip_stratixiv_mac_10g_rx_st_error_adapter_stat -L ip_stratixiv_mac_10g_rx_st_status_output_delay -L ip_stratixiv_mac_10g_rx_eth_packet_overflow_control -L ip_stratixiv_mac_10g_rx_eth_crc_pad_rem -L ip_stratixiv_mac_10g_rx_eth_frame_status_merger -L ip_stratixiv_mac_10g_rx_timing_adapter_frame_status_out_frame_decoder -L ip_stratixiv_mac_10g_rx_st_frame_status_splitter -L ip_stratixiv_mac_10g_rx_st_timing_adapter_frame_status_in -L ip_stratixiv_mac_10g_rx_eth_lane_decoder -L ip_stratixiv_mac_10g_rx_eth_link_fault_detection -L ip_stratixiv_mac_10g_rx_st_timing_adapter_lane_decoder -L ip_stratixiv_mac_10g_rx_st_splitter_xgmii -L ip_stratixiv_mac_10g_rx_st_timing_adapter_interface_conversion -L ip_stratixiv_mac_10g_tx_eth_link_fault_generation -L ip_stratixiv_mac_10g_tx_eth_xgmii_termination -L ip_stratixiv_mac_10g_tx_eth_packet_formatter -L ip_stratixiv_mac_10g_tx_eth_statistics_collector -L ip_stratixiv_mac_10g_tx_st_status_splitter -L ip_stratixiv_mac_10g_tx_st_timing_adapter_splitter_status_output -L ip_stratixiv_mac_10g_tx_st_timing_adapter_splitter_status_in -L ip_stratixiv_mac_10g_tx_st_error_adapter_stat -L ip_stratixiv_mac_10g_tx_eth_frame_decoder -L ip_stratixiv_mac_10g_tx_st_timing_adapter_frame_decoder -L ip_stratixiv_mac_10g_tx_st_splitter_1 -L ip_stratixiv_mac_10g_tx_st_pipeline_stage_rs -L ip_stratixiv_mac_10g_tx_eth_crc_inserter -L ip_stratixiv_mac_10g_tx_eth_address_inserter -L ip_stratixiv_mac_10g_tx_st_mux_flow_control_user_frame -L ip_stratixiv_mac_10g_tx_st_pause_ctrl_error_adapter -L ip_stratixiv_mac_10g_tx_eth_pause_ctrl_gen -L ip_stratixiv_mac_10g_tx_eth_pause_beat_conversion -L ip_stratixiv_mac_10g_tx_eth_pkt_backpressure_control -L ip_stratixiv_mac_10g_tx_eth_pad_inserter -L ip_stratixiv_mac_10g_tx_eth_packet_underflow_control -L ip_stratixiv_mac_10g_tx_bridge -L ip_stratixiv_mac_10g_merlin_master_translator -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L stratixiv_hssi_ver -L stratixiv_pcie_hip_ver -L stratixiv_ver -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L stratixiv_hssi -L stratixiv_pcie_hip -L stratixiv $TOP_LEVEL_NAME
+}
+
+# ----------------------------------------
+# Compile all the design files and elaborate the top level design
+alias ld "
+ dev_com
+ com
+ elab
+"
+
+# ----------------------------------------
+# Compile all the design files and elaborate the top level design with -novopt
+alias ld_debug "
+ dev_com
+ com
+ elab_debug
+"
+
+# ----------------------------------------
+# Print out user commmand line aliases
+alias h {
+ echo "List Of Command Line Aliases"
+ echo
+ echo "dev_com -- Compile device library files"
+ echo
+ echo "com -- Compile the design files in correct order"
+ echo
+ echo "elab -- Elaborate top level design"
+ echo
+ echo "elab_debug -- Elaborate the top level design with novopt option"
+ echo
+ echo "ld -- Compile all the design files and elaborate the top level design"
+ echo
+ echo "ld_debug -- Compile all the design files and elaborate the top level design with -novopt"
+ echo
+ echo
+ echo
+ echo "List Of Variables"
+ echo
+ echo "TOP_LEVEL_NAME -- Top level module name."
+ echo
+ echo "SYSTEM_INSTANCE_NAME -- Instantiated system module name inside top level module."
+ echo
+ echo "QSYS_SIMDIR -- Qsys base simulation directory."
+}
+h
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/multiplexer/multiplexer_0001.vho b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/multiplexer/multiplexer_0001.vho
new file mode 100644
index 0000000000..a542510eda
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/multiplexer/multiplexer_0001.vho
@@ -0,0 +1,532 @@
+--IP Functional Simulation Model
+--VERSION_BEGIN 11.1SP2 cbx_mgl 2012:01:25:21:26:09:SJ cbx_simgen 2012:01:25:21:25:27:SJ VERSION_END
+
+
+-- Copyright (C) 1991-2011 Altera Corporation
+-- Your use of Altera Corporation's design tools, logic functions
+-- and other software and tools, and its AMPP partner logic
+-- functions, and any output files from any of the foregoing
+-- (including device programming or simulation files), and any
+-- associated documentation or information are expressly subject
+-- to the terms and conditions of the Altera Program License
+-- Subscription Agreement, Altera MegaCore Function License
+-- Agreement, or other applicable license agreement, including,
+-- without limitation, that your use is for the sole purpose of
+-- programming logic devices manufactured by Altera and sold by
+-- Altera or its authorized distributors. Please refer to the
+-- applicable agreement for further details.
+
+-- You may only use these simulation model output files for simulation
+-- purposes and expressly not for synthesis or any other purposes (in which
+-- event Altera disclaims all warranties of any kind).
+
+
+--synopsys translate_off
+
+ LIBRARY sgate;
+ USE sgate.sgate_pack.all;
+
+--synthesis_resources = lut 75 mux21 83 oper_decoder 2
+ LIBRARY ieee;
+ USE ieee.std_logic_1164.all;
+
+ ENTITY multiplexer_0001 IS
+ PORT
+ (
+ clk : IN STD_LOGIC;
+ in0_data : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
+ in0_empty : IN STD_LOGIC_VECTOR (2 DOWNTO 0);
+ in0_endofpacket : IN STD_LOGIC;
+ in0_error : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
+ in0_ready : OUT STD_LOGIC;
+ in0_startofpacket : IN STD_LOGIC;
+ in0_valid : IN STD_LOGIC;
+ in1_data : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
+ in1_empty : IN STD_LOGIC_VECTOR (2 DOWNTO 0);
+ in1_endofpacket : IN STD_LOGIC;
+ in1_error : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
+ in1_ready : OUT STD_LOGIC;
+ in1_startofpacket : IN STD_LOGIC;
+ in1_valid : IN STD_LOGIC;
+ out_channel : OUT STD_LOGIC;
+ out_data : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
+ out_empty : OUT STD_LOGIC_VECTOR (2 DOWNTO 0);
+ out_endofpacket : OUT STD_LOGIC;
+ out_error : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
+ out_ready : IN STD_LOGIC;
+ out_startofpacket : OUT STD_LOGIC;
+ out_valid : OUT STD_LOGIC;
+ reset_n : IN STD_LOGIC
+ );
+ END multiplexer_0001;
+
+ ARCHITECTURE RTL OF multiplexer_0001 IS
+
+ ATTRIBUTE synthesis_clearbox : natural;
+ ATTRIBUTE synthesis_clearbox OF RTL : ARCHITECTURE IS 1;
+ SIGNAL multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_0_545q : STD_LOGIC := '0';
+ SIGNAL multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_10_681q : STD_LOGIC := '0';
+ SIGNAL multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_11_680q : STD_LOGIC := '0';
+ SIGNAL multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_12_679q : STD_LOGIC := '0';
+ SIGNAL multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_13_678q : STD_LOGIC := '0';
+ SIGNAL multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_14_677q : STD_LOGIC := '0';
+ SIGNAL multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_15_676q : STD_LOGIC := '0';
+ SIGNAL multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_16_675q : STD_LOGIC := '0';
+ SIGNAL multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_17_674q : STD_LOGIC := '0';
+ SIGNAL multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_18_673q : STD_LOGIC := '0';
+ SIGNAL multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_19_672q : STD_LOGIC := '0';
+ SIGNAL multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_1_690q : STD_LOGIC := '0';
+ SIGNAL multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_20_671q : STD_LOGIC := '0';
+ SIGNAL multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_21_670q : STD_LOGIC := '0';
+ SIGNAL multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_22_669q : STD_LOGIC := '0';
+ SIGNAL multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_23_668q : STD_LOGIC := '0';
+ SIGNAL multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_24_667q : STD_LOGIC := '0';
+ SIGNAL multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_25_666q : STD_LOGIC := '0';
+ SIGNAL multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_26_665q : STD_LOGIC := '0';
+ SIGNAL multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_27_664q : STD_LOGIC := '0';
+ SIGNAL multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_28_663q : STD_LOGIC := '0';
+ SIGNAL multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_29_662q : STD_LOGIC := '0';
+ SIGNAL multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_2_689q : STD_LOGIC := '0';
+ SIGNAL multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_30_661q : STD_LOGIC := '0';
+ SIGNAL multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_31_660q : STD_LOGIC := '0';
+ SIGNAL multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_32_659q : STD_LOGIC := '0';
+ SIGNAL multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_33_658q : STD_LOGIC := '0';
+ SIGNAL multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_34_657q : STD_LOGIC := '0';
+ SIGNAL multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_35_656q : STD_LOGIC := '0';
+ SIGNAL multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_36_655q : STD_LOGIC := '0';
+ SIGNAL multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_37_654q : STD_LOGIC := '0';
+ SIGNAL multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_38_653q : STD_LOGIC := '0';
+ SIGNAL multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_39_652q : STD_LOGIC := '0';
+ SIGNAL multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_3_688q : STD_LOGIC := '0';
+ SIGNAL multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_40_651q : STD_LOGIC := '0';
+ SIGNAL multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_41_650q : STD_LOGIC := '0';
+ SIGNAL multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_42_649q : STD_LOGIC := '0';
+ SIGNAL multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_43_648q : STD_LOGIC := '0';
+ SIGNAL multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_44_647q : STD_LOGIC := '0';
+ SIGNAL multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_45_646q : STD_LOGIC := '0';
+ SIGNAL multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_46_645q : STD_LOGIC := '0';
+ SIGNAL multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_47_644q : STD_LOGIC := '0';
+ SIGNAL multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_48_643q : STD_LOGIC := '0';
+ SIGNAL multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_49_642q : STD_LOGIC := '0';
+ SIGNAL multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_4_687q : STD_LOGIC := '0';
+ SIGNAL multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_50_641q : STD_LOGIC := '0';
+ SIGNAL multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_51_640q : STD_LOGIC := '0';
+ SIGNAL multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_52_639q : STD_LOGIC := '0';
+ SIGNAL multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_53_638q : STD_LOGIC := '0';
+ SIGNAL multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_54_637q : STD_LOGIC := '0';
+ SIGNAL multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_55_636q : STD_LOGIC := '0';
+ SIGNAL multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_56_635q : STD_LOGIC := '0';
+ SIGNAL multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_57_634q : STD_LOGIC := '0';
+ SIGNAL multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_58_633q : STD_LOGIC := '0';
+ SIGNAL multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_59_632q : STD_LOGIC := '0';
+ SIGNAL multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_5_686q : STD_LOGIC := '0';
+ SIGNAL multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_60_631q : STD_LOGIC := '0';
+ SIGNAL multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_61_630q : STD_LOGIC := '0';
+ SIGNAL multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_62_629q : STD_LOGIC := '0';
+ SIGNAL multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_63_628q : STD_LOGIC := '0';
+ SIGNAL multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_64_627q : STD_LOGIC := '0';
+ SIGNAL multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_65_626q : STD_LOGIC := '0';
+ SIGNAL multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_66_625q : STD_LOGIC := '0';
+ SIGNAL multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_67_624q : STD_LOGIC := '0';
+ SIGNAL multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_68_623q : STD_LOGIC := '0';
+ SIGNAL multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_69_622q : STD_LOGIC := '0';
+ SIGNAL multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_6_685q : STD_LOGIC := '0';
+ SIGNAL multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_70_621q : STD_LOGIC := '0';
+ SIGNAL multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_71_620q : STD_LOGIC := '0';
+ SIGNAL multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_7_684q : STD_LOGIC := '0';
+ SIGNAL multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_8_683q : STD_LOGIC := '0';
+ SIGNAL multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_9_682q : STD_LOGIC := '0';
+ SIGNAL multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_valid_619q : STD_LOGIC := '0';
+ SIGNAL multiplexer_0001_packet_in_progress_3q : STD_LOGIC := '0';
+ SIGNAL multiplexer_0001_select_14q : STD_LOGIC := '0';
+ SIGNAL wire_nO_w224w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_nO_w_lg_multiplexer_0001_packet_in_progress_3q2w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_multiplexer_0001_decision_1m_dataout : STD_LOGIC;
+ SIGNAL wire_multiplexer_0001_decision_2m_dataout : STD_LOGIC;
+ SIGNAL wire_multiplexer_0001_in0_ready_93m_dataout : STD_LOGIC;
+ SIGNAL wire_multiplexer_0001_in1_ready_91m_dataout : STD_LOGIC;
+ SIGNAL wire_multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_valid_470m_dataout : STD_LOGIC;
+ SIGNAL wire_multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_valid_471m_dataout : STD_LOGIC;
+ SIGNAL wire_multiplexer_0001_packet_in_progress_13m_dataout : STD_LOGIC;
+ SIGNAL wire_multiplexer_0001_packet_in_progress_9m_dataout : STD_LOGIC;
+ SIGNAL wire_multiplexer_0001_select_12m_dataout : STD_LOGIC;
+ SIGNAL wire_multiplexer_0001_select_8m_dataout : STD_LOGIC;
+ SIGNAL wire_multiplexer_0001_selected_endofpacket_88m_dataout : STD_LOGIC;
+ SIGNAL wire_multiplexer_0001_selected_payload_0_86m_dataout : STD_LOGIC;
+ SIGNAL wire_multiplexer_0001_selected_payload_10_76m_dataout : STD_LOGIC;
+ SIGNAL wire_multiplexer_0001_selected_payload_11_75m_dataout : STD_LOGIC;
+ SIGNAL wire_multiplexer_0001_selected_payload_12_74m_dataout : STD_LOGIC;
+ SIGNAL wire_multiplexer_0001_selected_payload_13_73m_dataout : STD_LOGIC;
+ SIGNAL wire_multiplexer_0001_selected_payload_14_72m_dataout : STD_LOGIC;
+ SIGNAL wire_multiplexer_0001_selected_payload_15_71m_dataout : STD_LOGIC;
+ SIGNAL wire_multiplexer_0001_selected_payload_16_70m_dataout : STD_LOGIC;
+ SIGNAL wire_multiplexer_0001_selected_payload_17_69m_dataout : STD_LOGIC;
+ SIGNAL wire_multiplexer_0001_selected_payload_18_68m_dataout : STD_LOGIC;
+ SIGNAL wire_multiplexer_0001_selected_payload_19_67m_dataout : STD_LOGIC;
+ SIGNAL wire_multiplexer_0001_selected_payload_1_85m_dataout : STD_LOGIC;
+ SIGNAL wire_multiplexer_0001_selected_payload_20_66m_dataout : STD_LOGIC;
+ SIGNAL wire_multiplexer_0001_selected_payload_21_65m_dataout : STD_LOGIC;
+ SIGNAL wire_multiplexer_0001_selected_payload_22_64m_dataout : STD_LOGIC;
+ SIGNAL wire_multiplexer_0001_selected_payload_23_63m_dataout : STD_LOGIC;
+ SIGNAL wire_multiplexer_0001_selected_payload_24_62m_dataout : STD_LOGIC;
+ SIGNAL wire_multiplexer_0001_selected_payload_25_61m_dataout : STD_LOGIC;
+ SIGNAL wire_multiplexer_0001_selected_payload_26_60m_dataout : STD_LOGIC;
+ SIGNAL wire_multiplexer_0001_selected_payload_27_59m_dataout : STD_LOGIC;
+ SIGNAL wire_multiplexer_0001_selected_payload_28_58m_dataout : STD_LOGIC;
+ SIGNAL wire_multiplexer_0001_selected_payload_29_57m_dataout : STD_LOGIC;
+ SIGNAL wire_multiplexer_0001_selected_payload_2_84m_dataout : STD_LOGIC;
+ SIGNAL wire_multiplexer_0001_selected_payload_30_56m_dataout : STD_LOGIC;
+ SIGNAL wire_multiplexer_0001_selected_payload_31_55m_dataout : STD_LOGIC;
+ SIGNAL wire_multiplexer_0001_selected_payload_32_54m_dataout : STD_LOGIC;
+ SIGNAL wire_multiplexer_0001_selected_payload_33_53m_dataout : STD_LOGIC;
+ SIGNAL wire_multiplexer_0001_selected_payload_34_52m_dataout : STD_LOGIC;
+ SIGNAL wire_multiplexer_0001_selected_payload_35_51m_dataout : STD_LOGIC;
+ SIGNAL wire_multiplexer_0001_selected_payload_36_50m_dataout : STD_LOGIC;
+ SIGNAL wire_multiplexer_0001_selected_payload_37_49m_dataout : STD_LOGIC;
+ SIGNAL wire_multiplexer_0001_selected_payload_38_48m_dataout : STD_LOGIC;
+ SIGNAL wire_multiplexer_0001_selected_payload_39_47m_dataout : STD_LOGIC;
+ SIGNAL wire_multiplexer_0001_selected_payload_3_83m_dataout : STD_LOGIC;
+ SIGNAL wire_multiplexer_0001_selected_payload_40_46m_dataout : STD_LOGIC;
+ SIGNAL wire_multiplexer_0001_selected_payload_41_45m_dataout : STD_LOGIC;
+ SIGNAL wire_multiplexer_0001_selected_payload_42_44m_dataout : STD_LOGIC;
+ SIGNAL wire_multiplexer_0001_selected_payload_43_43m_dataout : STD_LOGIC;
+ SIGNAL wire_multiplexer_0001_selected_payload_44_42m_dataout : STD_LOGIC;
+ SIGNAL wire_multiplexer_0001_selected_payload_45_41m_dataout : STD_LOGIC;
+ SIGNAL wire_multiplexer_0001_selected_payload_46_40m_dataout : STD_LOGIC;
+ SIGNAL wire_multiplexer_0001_selected_payload_47_39m_dataout : STD_LOGIC;
+ SIGNAL wire_multiplexer_0001_selected_payload_48_38m_dataout : STD_LOGIC;
+ SIGNAL wire_multiplexer_0001_selected_payload_49_37m_dataout : STD_LOGIC;
+ SIGNAL wire_multiplexer_0001_selected_payload_4_82m_dataout : STD_LOGIC;
+ SIGNAL wire_multiplexer_0001_selected_payload_50_36m_dataout : STD_LOGIC;
+ SIGNAL wire_multiplexer_0001_selected_payload_51_35m_dataout : STD_LOGIC;
+ SIGNAL wire_multiplexer_0001_selected_payload_52_34m_dataout : STD_LOGIC;
+ SIGNAL wire_multiplexer_0001_selected_payload_53_33m_dataout : STD_LOGIC;
+ SIGNAL wire_multiplexer_0001_selected_payload_54_32m_dataout : STD_LOGIC;
+ SIGNAL wire_multiplexer_0001_selected_payload_55_31m_dataout : STD_LOGIC;
+ SIGNAL wire_multiplexer_0001_selected_payload_56_30m_dataout : STD_LOGIC;
+ SIGNAL wire_multiplexer_0001_selected_payload_57_29m_dataout : STD_LOGIC;
+ SIGNAL wire_multiplexer_0001_selected_payload_58_28m_dataout : STD_LOGIC;
+ SIGNAL wire_multiplexer_0001_selected_payload_59_27m_dataout : STD_LOGIC;
+ SIGNAL wire_multiplexer_0001_selected_payload_5_81m_dataout : STD_LOGIC;
+ SIGNAL wire_multiplexer_0001_selected_payload_60_26m_dataout : STD_LOGIC;
+ SIGNAL wire_multiplexer_0001_selected_payload_61_25m_dataout : STD_LOGIC;
+ SIGNAL wire_multiplexer_0001_selected_payload_62_24m_dataout : STD_LOGIC;
+ SIGNAL wire_multiplexer_0001_selected_payload_63_23m_dataout : STD_LOGIC;
+ SIGNAL wire_multiplexer_0001_selected_payload_64_22m_dataout : STD_LOGIC;
+ SIGNAL wire_multiplexer_0001_selected_payload_65_21m_dataout : STD_LOGIC;
+ SIGNAL wire_multiplexer_0001_selected_payload_66_20m_dataout : STD_LOGIC;
+ SIGNAL wire_multiplexer_0001_selected_payload_67_19m_dataout : STD_LOGIC;
+ SIGNAL wire_multiplexer_0001_selected_payload_68_18m_dataout : STD_LOGIC;
+ SIGNAL wire_multiplexer_0001_selected_payload_69_17m_dataout : STD_LOGIC;
+ SIGNAL wire_multiplexer_0001_selected_payload_6_80m_dataout : STD_LOGIC;
+ SIGNAL wire_multiplexer_0001_selected_payload_70_16m_dataout : STD_LOGIC;
+ SIGNAL wire_multiplexer_0001_selected_payload_7_79m_dataout : STD_LOGIC;
+ SIGNAL wire_multiplexer_0001_selected_payload_8_78m_dataout : STD_LOGIC;
+ SIGNAL wire_multiplexer_0001_selected_payload_9_77m_dataout : STD_LOGIC;
+ SIGNAL wire_multiplexer_0001_selected_valid_87m_dataout : STD_LOGIC;
+ SIGNAL wire_multiplexer_0001_selected_valid_87m_w_lg_dataout3w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_multiplexer_0001_decoder0_15_i : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_multiplexer_0001_decoder0_15_o : STD_LOGIC_VECTOR (1 DOWNTO 0);
+ SIGNAL wire_multiplexer_0001_decoder1_92_i : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_multiplexer_0001_decoder1_92_o : STD_LOGIC_VECTOR (1 DOWNTO 0);
+ SIGNAL wire_w_lg_in0_valid151w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL wire_w_lg_in1_valid148w : STD_LOGIC_VECTOR (0 DOWNTO 0);
+ SIGNAL s_wire_multiplexer_0001_always2_11_dataout : STD_LOGIC;
+ SIGNAL s_wire_multiplexer_0001_always2_7_dataout : STD_LOGIC;
+ SIGNAL s_wire_multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_always1_472_dataout : STD_LOGIC;
+ SIGNAL s_wire_multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_in_ready_468_dataout : STD_LOGIC;
+ SIGNAL s_wire_vcc : STD_LOGIC;
+ BEGIN
+
+ wire_w_lg_in0_valid151w(0) <= NOT in0_valid;
+ wire_w_lg_in1_valid148w(0) <= NOT in1_valid;
+ in0_ready <= wire_multiplexer_0001_in0_ready_93m_dataout;
+ in1_ready <= wire_multiplexer_0001_in1_ready_91m_dataout;
+ out_channel <= multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_71_620q;
+ out_data <= ( multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_70_621q & multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_69_622q & multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_68_623q & multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_67_624q & multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_66_625q & multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_65_626q & multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_64_627q & multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_63_628q & multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_62_629q & multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_61_630q & multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_60_631q & multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_59_632q & multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_58_633q & multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_57_634q & multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_56_635q & multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_55_636q & multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_54_637q & multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_53_638q & multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_52_639q & multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_51_640q & multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_50_641q & multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_49_642q & multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_48_643q & multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_47_644q & multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_46_645q & multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_45_646q
+ & multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_44_647q & multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_43_648q & multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_42_649q & multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_41_650q & multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_40_651q & multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_39_652q & multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_38_653q & multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_37_654q & multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_36_655q & multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_35_656q & multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_34_657q & multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_33_658q & multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_32_659q & multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_31_660q & multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_30_661q & multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_29_662q & multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_28_663q & multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_27_664q & multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_26_665q & multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_25_666q & multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_24_667q & multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_23_668q & multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_22_669q & multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_21_670q & multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_20_671q & multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_19_672q
+ & multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_18_673q & multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_17_674q & multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_16_675q & multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_15_676q & multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_14_677q & multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_13_678q & multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_12_679q & multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_11_680q & multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_10_681q & multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_9_682q & multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_8_683q & multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_7_684q);
+ out_empty <= ( multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_6_685q & multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_5_686q & multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_4_687q);
+ out_endofpacket <= multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_3_688q;
+ out_error <= ( multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_2_689q & multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_1_690q);
+ out_startofpacket <= multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_0_545q;
+ out_valid <= multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_valid_619q;
+ s_wire_multiplexer_0001_always2_11_dataout <= ((wire_multiplexer_0001_selected_valid_87m_dataout AND wire_multiplexer_0001_selected_endofpacket_88m_dataout) AND s_wire_multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_in_ready_468_dataout);
+ s_wire_multiplexer_0001_always2_7_dataout <= (wire_nO_w_lg_multiplexer_0001_packet_in_progress_3q2w(0) AND wire_multiplexer_0001_selected_valid_87m_w_lg_dataout3w(0));
+ s_wire_multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_always1_472_dataout <= (wire_multiplexer_0001_selected_valid_87m_dataout AND s_wire_multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_in_ready_468_dataout);
+ s_wire_multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_in_ready_468_dataout <= (out_ready OR wire_nO_w224w(0));
+ s_wire_vcc <= '1';
+ PROCESS (clk, reset_n)
+ BEGIN
+ IF (reset_n = '0') THEN
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_0_545q <= '0';
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_10_681q <= '0';
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_11_680q <= '0';
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_12_679q <= '0';
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_13_678q <= '0';
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_14_677q <= '0';
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_15_676q <= '0';
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_16_675q <= '0';
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_17_674q <= '0';
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_18_673q <= '0';
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_19_672q <= '0';
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_1_690q <= '0';
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_20_671q <= '0';
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_21_670q <= '0';
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_22_669q <= '0';
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_23_668q <= '0';
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_24_667q <= '0';
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_25_666q <= '0';
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_26_665q <= '0';
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_27_664q <= '0';
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_28_663q <= '0';
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_29_662q <= '0';
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_2_689q <= '0';
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_30_661q <= '0';
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_31_660q <= '0';
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_32_659q <= '0';
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_33_658q <= '0';
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_34_657q <= '0';
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_35_656q <= '0';
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_36_655q <= '0';
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_37_654q <= '0';
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_38_653q <= '0';
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_39_652q <= '0';
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_3_688q <= '0';
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_40_651q <= '0';
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_41_650q <= '0';
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_42_649q <= '0';
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_43_648q <= '0';
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_44_647q <= '0';
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_45_646q <= '0';
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_46_645q <= '0';
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_47_644q <= '0';
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_48_643q <= '0';
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_49_642q <= '0';
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_4_687q <= '0';
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_50_641q <= '0';
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_51_640q <= '0';
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_52_639q <= '0';
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_53_638q <= '0';
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_54_637q <= '0';
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_55_636q <= '0';
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_56_635q <= '0';
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_57_634q <= '0';
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_58_633q <= '0';
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_59_632q <= '0';
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_5_686q <= '0';
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_60_631q <= '0';
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_61_630q <= '0';
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_62_629q <= '0';
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_63_628q <= '0';
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_64_627q <= '0';
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_65_626q <= '0';
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_66_625q <= '0';
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_67_624q <= '0';
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_68_623q <= '0';
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_69_622q <= '0';
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_6_685q <= '0';
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_70_621q <= '0';
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_71_620q <= '0';
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_7_684q <= '0';
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_8_683q <= '0';
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_9_682q <= '0';
+ ELSIF (clk = '1' AND clk'event) THEN
+ IF (s_wire_multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_always1_472_dataout = '1') THEN
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_0_545q <= wire_multiplexer_0001_selected_payload_0_86m_dataout;
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_10_681q <= wire_multiplexer_0001_selected_payload_10_76m_dataout;
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_11_680q <= wire_multiplexer_0001_selected_payload_11_75m_dataout;
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_12_679q <= wire_multiplexer_0001_selected_payload_12_74m_dataout;
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_13_678q <= wire_multiplexer_0001_selected_payload_13_73m_dataout;
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_14_677q <= wire_multiplexer_0001_selected_payload_14_72m_dataout;
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_15_676q <= wire_multiplexer_0001_selected_payload_15_71m_dataout;
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_16_675q <= wire_multiplexer_0001_selected_payload_16_70m_dataout;
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_17_674q <= wire_multiplexer_0001_selected_payload_17_69m_dataout;
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_18_673q <= wire_multiplexer_0001_selected_payload_18_68m_dataout;
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_19_672q <= wire_multiplexer_0001_selected_payload_19_67m_dataout;
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_1_690q <= wire_multiplexer_0001_selected_payload_1_85m_dataout;
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_20_671q <= wire_multiplexer_0001_selected_payload_20_66m_dataout;
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_21_670q <= wire_multiplexer_0001_selected_payload_21_65m_dataout;
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_22_669q <= wire_multiplexer_0001_selected_payload_22_64m_dataout;
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_23_668q <= wire_multiplexer_0001_selected_payload_23_63m_dataout;
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_24_667q <= wire_multiplexer_0001_selected_payload_24_62m_dataout;
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_25_666q <= wire_multiplexer_0001_selected_payload_25_61m_dataout;
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_26_665q <= wire_multiplexer_0001_selected_payload_26_60m_dataout;
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_27_664q <= wire_multiplexer_0001_selected_payload_27_59m_dataout;
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_28_663q <= wire_multiplexer_0001_selected_payload_28_58m_dataout;
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_29_662q <= wire_multiplexer_0001_selected_payload_29_57m_dataout;
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_2_689q <= wire_multiplexer_0001_selected_payload_2_84m_dataout;
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_30_661q <= wire_multiplexer_0001_selected_payload_30_56m_dataout;
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_31_660q <= wire_multiplexer_0001_selected_payload_31_55m_dataout;
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_32_659q <= wire_multiplexer_0001_selected_payload_32_54m_dataout;
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_33_658q <= wire_multiplexer_0001_selected_payload_33_53m_dataout;
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_34_657q <= wire_multiplexer_0001_selected_payload_34_52m_dataout;
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_35_656q <= wire_multiplexer_0001_selected_payload_35_51m_dataout;
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_36_655q <= wire_multiplexer_0001_selected_payload_36_50m_dataout;
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_37_654q <= wire_multiplexer_0001_selected_payload_37_49m_dataout;
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_38_653q <= wire_multiplexer_0001_selected_payload_38_48m_dataout;
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_39_652q <= wire_multiplexer_0001_selected_payload_39_47m_dataout;
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_3_688q <= wire_multiplexer_0001_selected_payload_3_83m_dataout;
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_40_651q <= wire_multiplexer_0001_selected_payload_40_46m_dataout;
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_41_650q <= wire_multiplexer_0001_selected_payload_41_45m_dataout;
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_42_649q <= wire_multiplexer_0001_selected_payload_42_44m_dataout;
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_43_648q <= wire_multiplexer_0001_selected_payload_43_43m_dataout;
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_44_647q <= wire_multiplexer_0001_selected_payload_44_42m_dataout;
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_45_646q <= wire_multiplexer_0001_selected_payload_45_41m_dataout;
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_46_645q <= wire_multiplexer_0001_selected_payload_46_40m_dataout;
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_47_644q <= wire_multiplexer_0001_selected_payload_47_39m_dataout;
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_48_643q <= wire_multiplexer_0001_selected_payload_48_38m_dataout;
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_49_642q <= wire_multiplexer_0001_selected_payload_49_37m_dataout;
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_4_687q <= wire_multiplexer_0001_selected_payload_4_82m_dataout;
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_50_641q <= wire_multiplexer_0001_selected_payload_50_36m_dataout;
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_51_640q <= wire_multiplexer_0001_selected_payload_51_35m_dataout;
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_52_639q <= wire_multiplexer_0001_selected_payload_52_34m_dataout;
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_53_638q <= wire_multiplexer_0001_selected_payload_53_33m_dataout;
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_54_637q <= wire_multiplexer_0001_selected_payload_54_32m_dataout;
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_55_636q <= wire_multiplexer_0001_selected_payload_55_31m_dataout;
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_56_635q <= wire_multiplexer_0001_selected_payload_56_30m_dataout;
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_57_634q <= wire_multiplexer_0001_selected_payload_57_29m_dataout;
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_58_633q <= wire_multiplexer_0001_selected_payload_58_28m_dataout;
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_59_632q <= wire_multiplexer_0001_selected_payload_59_27m_dataout;
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_5_686q <= wire_multiplexer_0001_selected_payload_5_81m_dataout;
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_60_631q <= wire_multiplexer_0001_selected_payload_60_26m_dataout;
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_61_630q <= wire_multiplexer_0001_selected_payload_61_25m_dataout;
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_62_629q <= wire_multiplexer_0001_selected_payload_62_24m_dataout;
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_63_628q <= wire_multiplexer_0001_selected_payload_63_23m_dataout;
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_64_627q <= wire_multiplexer_0001_selected_payload_64_22m_dataout;
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_65_626q <= wire_multiplexer_0001_selected_payload_65_21m_dataout;
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_66_625q <= wire_multiplexer_0001_selected_payload_66_20m_dataout;
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_67_624q <= wire_multiplexer_0001_selected_payload_67_19m_dataout;
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_68_623q <= wire_multiplexer_0001_selected_payload_68_18m_dataout;
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_69_622q <= wire_multiplexer_0001_selected_payload_69_17m_dataout;
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_6_685q <= wire_multiplexer_0001_selected_payload_6_80m_dataout;
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_70_621q <= wire_multiplexer_0001_selected_payload_70_16m_dataout;
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_71_620q <= multiplexer_0001_select_14q;
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_7_684q <= wire_multiplexer_0001_selected_payload_7_79m_dataout;
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_8_683q <= wire_multiplexer_0001_selected_payload_8_78m_dataout;
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_payload_9_682q <= wire_multiplexer_0001_selected_payload_9_77m_dataout;
+ END IF;
+ END IF;
+ END PROCESS;
+ PROCESS (clk, reset_n)
+ BEGIN
+ IF (reset_n = '0') THEN
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_valid_619q <= '0';
+ multiplexer_0001_packet_in_progress_3q <= '0';
+ multiplexer_0001_select_14q <= '0';
+ ELSIF (clk = '1' AND clk'event) THEN
+ multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_valid_619q <= wire_multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_valid_471m_dataout;
+ multiplexer_0001_packet_in_progress_3q <= wire_multiplexer_0001_packet_in_progress_13m_dataout;
+ multiplexer_0001_select_14q <= wire_multiplexer_0001_select_12m_dataout;
+ END IF;
+ END PROCESS;
+ wire_nO_w224w(0) <= NOT multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_valid_619q;
+ wire_nO_w_lg_multiplexer_0001_packet_in_progress_3q2w(0) <= NOT multiplexer_0001_packet_in_progress_3q;
+ wire_multiplexer_0001_decision_1m_dataout <= in1_valid AND NOT(in0_valid);
+ wire_multiplexer_0001_decision_2m_dataout <= wire_multiplexer_0001_decision_1m_dataout WHEN wire_multiplexer_0001_decoder1_92_o(1) = '1' ELSE in1_valid;
+ wire_multiplexer_0001_in0_ready_93m_dataout <= wire_w_lg_in0_valid151w(0) WHEN wire_multiplexer_0001_decoder1_92_o(1) = '1' ELSE s_wire_multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_in_ready_468_dataout;
+ wire_multiplexer_0001_in1_ready_91m_dataout <= s_wire_multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_in_ready_468_dataout WHEN wire_multiplexer_0001_decoder1_92_o(1) = '1' ELSE wire_w_lg_in1_valid148w(0);
+ wire_multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_valid_470m_dataout <= multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_valid_619q AND NOT(out_ready);
+ wire_multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_valid_471m_dataout <= wire_multiplexer_0001_multiplexer_0001_1stage_pipeline_outpipe_out_valid_470m_dataout OR wire_multiplexer_0001_selected_valid_87m_dataout;
+ wire_multiplexer_0001_packet_in_progress_13m_dataout <= wire_multiplexer_0001_packet_in_progress_9m_dataout AND NOT(s_wire_multiplexer_0001_always2_11_dataout);
+ wire_multiplexer_0001_packet_in_progress_9m_dataout <= multiplexer_0001_packet_in_progress_3q OR NOT(s_wire_multiplexer_0001_always2_7_dataout);
+ wire_multiplexer_0001_select_12m_dataout <= wire_multiplexer_0001_decision_2m_dataout WHEN s_wire_multiplexer_0001_always2_11_dataout = '1' ELSE wire_multiplexer_0001_select_8m_dataout;
+ wire_multiplexer_0001_select_8m_dataout <= wire_multiplexer_0001_decision_2m_dataout WHEN s_wire_multiplexer_0001_always2_7_dataout = '1' ELSE multiplexer_0001_select_14q;
+ wire_multiplexer_0001_selected_endofpacket_88m_dataout <= in1_endofpacket WHEN wire_multiplexer_0001_decoder1_92_o(1) = '1' ELSE in0_endofpacket;
+ wire_multiplexer_0001_selected_payload_0_86m_dataout <= in1_startofpacket WHEN wire_multiplexer_0001_decoder0_15_o(1) = '1' ELSE in0_startofpacket;
+ wire_multiplexer_0001_selected_payload_10_76m_dataout <= in1_data(3) WHEN wire_multiplexer_0001_decoder0_15_o(1) = '1' ELSE in0_data(3);
+ wire_multiplexer_0001_selected_payload_11_75m_dataout <= in1_data(4) WHEN wire_multiplexer_0001_decoder0_15_o(1) = '1' ELSE in0_data(4);
+ wire_multiplexer_0001_selected_payload_12_74m_dataout <= in1_data(5) WHEN wire_multiplexer_0001_decoder0_15_o(1) = '1' ELSE in0_data(5);
+ wire_multiplexer_0001_selected_payload_13_73m_dataout <= in1_data(6) WHEN wire_multiplexer_0001_decoder0_15_o(1) = '1' ELSE in0_data(6);
+ wire_multiplexer_0001_selected_payload_14_72m_dataout <= in1_data(7) WHEN wire_multiplexer_0001_decoder0_15_o(1) = '1' ELSE in0_data(7);
+ wire_multiplexer_0001_selected_payload_15_71m_dataout <= in1_data(8) WHEN wire_multiplexer_0001_decoder0_15_o(1) = '1' ELSE in0_data(8);
+ wire_multiplexer_0001_selected_payload_16_70m_dataout <= in1_data(9) WHEN wire_multiplexer_0001_decoder0_15_o(1) = '1' ELSE in0_data(9);
+ wire_multiplexer_0001_selected_payload_17_69m_dataout <= in1_data(10) WHEN wire_multiplexer_0001_decoder0_15_o(1) = '1' ELSE in0_data(10);
+ wire_multiplexer_0001_selected_payload_18_68m_dataout <= in1_data(11) WHEN wire_multiplexer_0001_decoder0_15_o(1) = '1' ELSE in0_data(11);
+ wire_multiplexer_0001_selected_payload_19_67m_dataout <= in1_data(12) WHEN wire_multiplexer_0001_decoder0_15_o(1) = '1' ELSE in0_data(12);
+ wire_multiplexer_0001_selected_payload_1_85m_dataout <= in1_error(0) WHEN wire_multiplexer_0001_decoder0_15_o(1) = '1' ELSE in0_error(0);
+ wire_multiplexer_0001_selected_payload_20_66m_dataout <= in1_data(13) WHEN wire_multiplexer_0001_decoder0_15_o(1) = '1' ELSE in0_data(13);
+ wire_multiplexer_0001_selected_payload_21_65m_dataout <= in1_data(14) WHEN wire_multiplexer_0001_decoder0_15_o(1) = '1' ELSE in0_data(14);
+ wire_multiplexer_0001_selected_payload_22_64m_dataout <= in1_data(15) WHEN wire_multiplexer_0001_decoder0_15_o(1) = '1' ELSE in0_data(15);
+ wire_multiplexer_0001_selected_payload_23_63m_dataout <= in1_data(16) WHEN wire_multiplexer_0001_decoder0_15_o(1) = '1' ELSE in0_data(16);
+ wire_multiplexer_0001_selected_payload_24_62m_dataout <= in1_data(17) WHEN wire_multiplexer_0001_decoder0_15_o(1) = '1' ELSE in0_data(17);
+ wire_multiplexer_0001_selected_payload_25_61m_dataout <= in1_data(18) WHEN wire_multiplexer_0001_decoder0_15_o(1) = '1' ELSE in0_data(18);
+ wire_multiplexer_0001_selected_payload_26_60m_dataout <= in1_data(19) WHEN wire_multiplexer_0001_decoder0_15_o(1) = '1' ELSE in0_data(19);
+ wire_multiplexer_0001_selected_payload_27_59m_dataout <= in1_data(20) WHEN wire_multiplexer_0001_decoder0_15_o(1) = '1' ELSE in0_data(20);
+ wire_multiplexer_0001_selected_payload_28_58m_dataout <= in1_data(21) WHEN wire_multiplexer_0001_decoder0_15_o(1) = '1' ELSE in0_data(21);
+ wire_multiplexer_0001_selected_payload_29_57m_dataout <= in1_data(22) WHEN wire_multiplexer_0001_decoder0_15_o(1) = '1' ELSE in0_data(22);
+ wire_multiplexer_0001_selected_payload_2_84m_dataout <= in1_error(1) WHEN wire_multiplexer_0001_decoder0_15_o(1) = '1' ELSE in0_error(1);
+ wire_multiplexer_0001_selected_payload_30_56m_dataout <= in1_data(23) WHEN wire_multiplexer_0001_decoder0_15_o(1) = '1' ELSE in0_data(23);
+ wire_multiplexer_0001_selected_payload_31_55m_dataout <= in1_data(24) WHEN wire_multiplexer_0001_decoder0_15_o(1) = '1' ELSE in0_data(24);
+ wire_multiplexer_0001_selected_payload_32_54m_dataout <= in1_data(25) WHEN wire_multiplexer_0001_decoder0_15_o(1) = '1' ELSE in0_data(25);
+ wire_multiplexer_0001_selected_payload_33_53m_dataout <= in1_data(26) WHEN wire_multiplexer_0001_decoder0_15_o(1) = '1' ELSE in0_data(26);
+ wire_multiplexer_0001_selected_payload_34_52m_dataout <= in1_data(27) WHEN wire_multiplexer_0001_decoder0_15_o(1) = '1' ELSE in0_data(27);
+ wire_multiplexer_0001_selected_payload_35_51m_dataout <= in1_data(28) WHEN wire_multiplexer_0001_decoder0_15_o(1) = '1' ELSE in0_data(28);
+ wire_multiplexer_0001_selected_payload_36_50m_dataout <= in1_data(29) WHEN wire_multiplexer_0001_decoder0_15_o(1) = '1' ELSE in0_data(29);
+ wire_multiplexer_0001_selected_payload_37_49m_dataout <= in1_data(30) WHEN wire_multiplexer_0001_decoder0_15_o(1) = '1' ELSE in0_data(30);
+ wire_multiplexer_0001_selected_payload_38_48m_dataout <= in1_data(31) WHEN wire_multiplexer_0001_decoder0_15_o(1) = '1' ELSE in0_data(31);
+ wire_multiplexer_0001_selected_payload_39_47m_dataout <= in1_data(32) WHEN wire_multiplexer_0001_decoder0_15_o(1) = '1' ELSE in0_data(32);
+ wire_multiplexer_0001_selected_payload_3_83m_dataout <= in1_endofpacket WHEN wire_multiplexer_0001_decoder0_15_o(1) = '1' ELSE in0_endofpacket;
+ wire_multiplexer_0001_selected_payload_40_46m_dataout <= in1_data(33) WHEN wire_multiplexer_0001_decoder0_15_o(1) = '1' ELSE in0_data(33);
+ wire_multiplexer_0001_selected_payload_41_45m_dataout <= in1_data(34) WHEN wire_multiplexer_0001_decoder0_15_o(1) = '1' ELSE in0_data(34);
+ wire_multiplexer_0001_selected_payload_42_44m_dataout <= in1_data(35) WHEN wire_multiplexer_0001_decoder0_15_o(1) = '1' ELSE in0_data(35);
+ wire_multiplexer_0001_selected_payload_43_43m_dataout <= in1_data(36) WHEN wire_multiplexer_0001_decoder0_15_o(1) = '1' ELSE in0_data(36);
+ wire_multiplexer_0001_selected_payload_44_42m_dataout <= in1_data(37) WHEN wire_multiplexer_0001_decoder0_15_o(1) = '1' ELSE in0_data(37);
+ wire_multiplexer_0001_selected_payload_45_41m_dataout <= in1_data(38) WHEN wire_multiplexer_0001_decoder0_15_o(1) = '1' ELSE in0_data(38);
+ wire_multiplexer_0001_selected_payload_46_40m_dataout <= in1_data(39) WHEN wire_multiplexer_0001_decoder0_15_o(1) = '1' ELSE in0_data(39);
+ wire_multiplexer_0001_selected_payload_47_39m_dataout <= in1_data(40) WHEN wire_multiplexer_0001_decoder0_15_o(1) = '1' ELSE in0_data(40);
+ wire_multiplexer_0001_selected_payload_48_38m_dataout <= in1_data(41) WHEN wire_multiplexer_0001_decoder0_15_o(1) = '1' ELSE in0_data(41);
+ wire_multiplexer_0001_selected_payload_49_37m_dataout <= in1_data(42) WHEN wire_multiplexer_0001_decoder0_15_o(1) = '1' ELSE in0_data(42);
+ wire_multiplexer_0001_selected_payload_4_82m_dataout <= in1_empty(0) WHEN wire_multiplexer_0001_decoder0_15_o(1) = '1' ELSE in0_empty(0);
+ wire_multiplexer_0001_selected_payload_50_36m_dataout <= in1_data(43) WHEN wire_multiplexer_0001_decoder0_15_o(1) = '1' ELSE in0_data(43);
+ wire_multiplexer_0001_selected_payload_51_35m_dataout <= in1_data(44) WHEN wire_multiplexer_0001_decoder0_15_o(1) = '1' ELSE in0_data(44);
+ wire_multiplexer_0001_selected_payload_52_34m_dataout <= in1_data(45) WHEN wire_multiplexer_0001_decoder0_15_o(1) = '1' ELSE in0_data(45);
+ wire_multiplexer_0001_selected_payload_53_33m_dataout <= in1_data(46) WHEN wire_multiplexer_0001_decoder0_15_o(1) = '1' ELSE in0_data(46);
+ wire_multiplexer_0001_selected_payload_54_32m_dataout <= in1_data(47) WHEN wire_multiplexer_0001_decoder0_15_o(1) = '1' ELSE in0_data(47);
+ wire_multiplexer_0001_selected_payload_55_31m_dataout <= in1_data(48) WHEN wire_multiplexer_0001_decoder0_15_o(1) = '1' ELSE in0_data(48);
+ wire_multiplexer_0001_selected_payload_56_30m_dataout <= in1_data(49) WHEN wire_multiplexer_0001_decoder0_15_o(1) = '1' ELSE in0_data(49);
+ wire_multiplexer_0001_selected_payload_57_29m_dataout <= in1_data(50) WHEN wire_multiplexer_0001_decoder0_15_o(1) = '1' ELSE in0_data(50);
+ wire_multiplexer_0001_selected_payload_58_28m_dataout <= in1_data(51) WHEN wire_multiplexer_0001_decoder0_15_o(1) = '1' ELSE in0_data(51);
+ wire_multiplexer_0001_selected_payload_59_27m_dataout <= in1_data(52) WHEN wire_multiplexer_0001_decoder0_15_o(1) = '1' ELSE in0_data(52);
+ wire_multiplexer_0001_selected_payload_5_81m_dataout <= in1_empty(1) WHEN wire_multiplexer_0001_decoder0_15_o(1) = '1' ELSE in0_empty(1);
+ wire_multiplexer_0001_selected_payload_60_26m_dataout <= in1_data(53) WHEN wire_multiplexer_0001_decoder0_15_o(1) = '1' ELSE in0_data(53);
+ wire_multiplexer_0001_selected_payload_61_25m_dataout <= in1_data(54) WHEN wire_multiplexer_0001_decoder0_15_o(1) = '1' ELSE in0_data(54);
+ wire_multiplexer_0001_selected_payload_62_24m_dataout <= in1_data(55) WHEN wire_multiplexer_0001_decoder0_15_o(1) = '1' ELSE in0_data(55);
+ wire_multiplexer_0001_selected_payload_63_23m_dataout <= in1_data(56) WHEN wire_multiplexer_0001_decoder0_15_o(1) = '1' ELSE in0_data(56);
+ wire_multiplexer_0001_selected_payload_64_22m_dataout <= in1_data(57) WHEN wire_multiplexer_0001_decoder0_15_o(1) = '1' ELSE in0_data(57);
+ wire_multiplexer_0001_selected_payload_65_21m_dataout <= in1_data(58) WHEN wire_multiplexer_0001_decoder0_15_o(1) = '1' ELSE in0_data(58);
+ wire_multiplexer_0001_selected_payload_66_20m_dataout <= in1_data(59) WHEN wire_multiplexer_0001_decoder0_15_o(1) = '1' ELSE in0_data(59);
+ wire_multiplexer_0001_selected_payload_67_19m_dataout <= in1_data(60) WHEN wire_multiplexer_0001_decoder0_15_o(1) = '1' ELSE in0_data(60);
+ wire_multiplexer_0001_selected_payload_68_18m_dataout <= in1_data(61) WHEN wire_multiplexer_0001_decoder0_15_o(1) = '1' ELSE in0_data(61);
+ wire_multiplexer_0001_selected_payload_69_17m_dataout <= in1_data(62) WHEN wire_multiplexer_0001_decoder0_15_o(1) = '1' ELSE in0_data(62);
+ wire_multiplexer_0001_selected_payload_6_80m_dataout <= in1_empty(2) WHEN wire_multiplexer_0001_decoder0_15_o(1) = '1' ELSE in0_empty(2);
+ wire_multiplexer_0001_selected_payload_70_16m_dataout <= in1_data(63) WHEN wire_multiplexer_0001_decoder0_15_o(1) = '1' ELSE in0_data(63);
+ wire_multiplexer_0001_selected_payload_7_79m_dataout <= in1_data(0) WHEN wire_multiplexer_0001_decoder0_15_o(1) = '1' ELSE in0_data(0);
+ wire_multiplexer_0001_selected_payload_8_78m_dataout <= in1_data(1) WHEN wire_multiplexer_0001_decoder0_15_o(1) = '1' ELSE in0_data(1);
+ wire_multiplexer_0001_selected_payload_9_77m_dataout <= in1_data(2) WHEN wire_multiplexer_0001_decoder0_15_o(1) = '1' ELSE in0_data(2);
+ wire_multiplexer_0001_selected_valid_87m_dataout <= in1_valid WHEN wire_multiplexer_0001_decoder1_92_o(1) = '1' ELSE in0_valid;
+ wire_multiplexer_0001_selected_valid_87m_w_lg_dataout3w(0) <= NOT wire_multiplexer_0001_selected_valid_87m_dataout;
+ wire_multiplexer_0001_decoder0_15_i(0) <= ( multiplexer_0001_select_14q);
+ multiplexer_0001_decoder0_15 : oper_decoder
+ GENERIC MAP (
+ width_i => 1,
+ width_o => 2
+ )
+ PORT MAP (
+ i => wire_multiplexer_0001_decoder0_15_i,
+ o => wire_multiplexer_0001_decoder0_15_o
+ );
+ wire_multiplexer_0001_decoder1_92_i(0) <= ( multiplexer_0001_select_14q);
+ multiplexer_0001_decoder1_92 : oper_decoder
+ GENERIC MAP (
+ width_i => 1,
+ width_o => 2
+ )
+ PORT MAP (
+ i => wire_multiplexer_0001_decoder1_92_i,
+ o => wire_multiplexer_0001_decoder1_92_o
+ );
+
+ END RTL; --multiplexer_0001
+--synopsys translate_on
+--VALID FILE
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/timing_adapter/timing_adapter_0001.vho b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/timing_adapter/timing_adapter_0001.vho
new file mode 100644
index 0000000000..209e06dc11
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/timing_adapter/timing_adapter_0001.vho
@@ -0,0 +1,67 @@
+--IP Functional Simulation Model
+--VERSION_BEGIN 11.1SP2 cbx_mgl 2012:01:25:21:26:09:SJ cbx_simgen 2012:01:25:21:25:27:SJ VERSION_END
+
+
+-- Copyright (C) 1991-2011 Altera Corporation
+-- Your use of Altera Corporation's design tools, logic functions
+-- and other software and tools, and its AMPP partner logic
+-- functions, and any output files from any of the foregoing
+-- (including device programming or simulation files), and any
+-- associated documentation or information are expressly subject
+-- to the terms and conditions of the Altera Program License
+-- Subscription Agreement, Altera MegaCore Function License
+-- Agreement, or other applicable license agreement, including,
+-- without limitation, that your use is for the sole purpose of
+-- programming logic devices manufactured by Altera and sold by
+-- Altera or its authorized distributors. Please refer to the
+-- applicable agreement for further details.
+
+-- You may only use these simulation model output files for simulation
+-- purposes and expressly not for synthesis or any other purposes (in which
+-- event Altera disclaims all warranties of any kind).
+
+
+--synopsys translate_off
+
+--synthesis_resources =
+ LIBRARY ieee;
+ USE ieee.std_logic_1164.all;
+
+ ENTITY timing_adapter_0001 IS
+ PORT
+ (
+ clk : IN STD_LOGIC;
+ in_data : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
+ in_empty : IN STD_LOGIC_VECTOR (2 DOWNTO 0);
+ in_endofpacket : IN STD_LOGIC;
+ in_error : IN STD_LOGIC_VECTOR (2 DOWNTO 0);
+ in_ready : OUT STD_LOGIC;
+ in_startofpacket : IN STD_LOGIC;
+ in_valid : IN STD_LOGIC;
+ out_data : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
+ out_empty : OUT STD_LOGIC_VECTOR (2 DOWNTO 0);
+ out_endofpacket : OUT STD_LOGIC;
+ out_error : OUT STD_LOGIC_VECTOR (2 DOWNTO 0);
+ out_startofpacket : OUT STD_LOGIC;
+ out_valid : OUT STD_LOGIC;
+ reset_n : IN STD_LOGIC
+ );
+ END timing_adapter_0001;
+
+ ARCHITECTURE RTL OF timing_adapter_0001 IS
+
+ ATTRIBUTE synthesis_clearbox : natural;
+ ATTRIBUTE synthesis_clearbox OF RTL : ARCHITECTURE IS 1;
+ BEGIN
+
+ in_ready <= '1';
+ out_data <= ( in_data(63 DOWNTO 0));
+ out_empty <= ( in_empty(2 DOWNTO 0));
+ out_endofpacket <= in_endofpacket;
+ out_error <= ( in_error(2 DOWNTO 0));
+ out_startofpacket <= in_startofpacket;
+ out_valid <= in_valid;
+
+ END RTL; --timing_adapter_0001
+--synopsys translate_on
+--VALID FILE
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/timing_adapter/timing_adapter_0002.vho b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/timing_adapter/timing_adapter_0002.vho
new file mode 100644
index 0000000000..accf7c6902
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/timing_adapter/timing_adapter_0002.vho
@@ -0,0 +1,57 @@
+--IP Functional Simulation Model
+--VERSION_BEGIN 11.1SP2 cbx_mgl 2012:01:25:21:26:09:SJ cbx_simgen 2012:01:25:21:25:27:SJ VERSION_END
+
+
+-- Copyright (C) 1991-2011 Altera Corporation
+-- Your use of Altera Corporation's design tools, logic functions
+-- and other software and tools, and its AMPP partner logic
+-- functions, and any output files from any of the foregoing
+-- (including device programming or simulation files), and any
+-- associated documentation or information are expressly subject
+-- to the terms and conditions of the Altera Program License
+-- Subscription Agreement, Altera MegaCore Function License
+-- Agreement, or other applicable license agreement, including,
+-- without limitation, that your use is for the sole purpose of
+-- programming logic devices manufactured by Altera and sold by
+-- Altera or its authorized distributors. Please refer to the
+-- applicable agreement for further details.
+
+-- You may only use these simulation model output files for simulation
+-- purposes and expressly not for synthesis or any other purposes (in which
+-- event Altera disclaims all warranties of any kind).
+
+
+--synopsys translate_off
+
+--synthesis_resources =
+ LIBRARY ieee;
+ USE ieee.std_logic_1164.all;
+
+ ENTITY timing_adapter_0002 IS
+ PORT
+ (
+ clk : IN STD_LOGIC;
+ in_data : IN STD_LOGIC_VECTOR (39 DOWNTO 0);
+ in_error : IN STD_LOGIC_VECTOR (6 DOWNTO 0);
+ in_valid : IN STD_LOGIC;
+ out_data : OUT STD_LOGIC_VECTOR (39 DOWNTO 0);
+ out_error : OUT STD_LOGIC_VECTOR (6 DOWNTO 0);
+ out_ready : IN STD_LOGIC;
+ out_valid : OUT STD_LOGIC;
+ reset_n : IN STD_LOGIC
+ );
+ END timing_adapter_0002;
+
+ ARCHITECTURE RTL OF timing_adapter_0002 IS
+
+ ATTRIBUTE synthesis_clearbox : natural;
+ ATTRIBUTE synthesis_clearbox OF RTL : ARCHITECTURE IS 1;
+ BEGIN
+
+ out_data <= ( in_data(39 DOWNTO 0));
+ out_error <= ( in_error(6 DOWNTO 0));
+ out_valid <= in_valid;
+
+ END RTL; --timing_adapter_0002
+--synopsys translate_on
+--VALID FILE
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/timing_adapter/timing_adapter_0003.vho b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/timing_adapter/timing_adapter_0003.vho
new file mode 100644
index 0000000000..2104524773
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/timing_adapter/timing_adapter_0003.vho
@@ -0,0 +1,58 @@
+--IP Functional Simulation Model
+--VERSION_BEGIN 11.1SP2 cbx_mgl 2012:01:25:21:26:09:SJ cbx_simgen 2012:01:25:21:25:27:SJ VERSION_END
+
+
+-- Copyright (C) 1991-2011 Altera Corporation
+-- Your use of Altera Corporation's design tools, logic functions
+-- and other software and tools, and its AMPP partner logic
+-- functions, and any output files from any of the foregoing
+-- (including device programming or simulation files), and any
+-- associated documentation or information are expressly subject
+-- to the terms and conditions of the Altera Program License
+-- Subscription Agreement, Altera MegaCore Function License
+-- Agreement, or other applicable license agreement, including,
+-- without limitation, that your use is for the sole purpose of
+-- programming logic devices manufactured by Altera and sold by
+-- Altera or its authorized distributors. Please refer to the
+-- applicable agreement for further details.
+
+-- You may only use these simulation model output files for simulation
+-- purposes and expressly not for synthesis or any other purposes (in which
+-- event Altera disclaims all warranties of any kind).
+
+
+--synopsys translate_off
+
+--synthesis_resources =
+ LIBRARY ieee;
+ USE ieee.std_logic_1164.all;
+
+ ENTITY timing_adapter_0003 IS
+ PORT
+ (
+ clk : IN STD_LOGIC;
+ in_data : IN STD_LOGIC_VECTOR (39 DOWNTO 0);
+ in_error : IN STD_LOGIC_VECTOR (6 DOWNTO 0);
+ in_ready : OUT STD_LOGIC;
+ in_valid : IN STD_LOGIC;
+ out_data : OUT STD_LOGIC_VECTOR (39 DOWNTO 0);
+ out_error : OUT STD_LOGIC_VECTOR (6 DOWNTO 0);
+ out_valid : OUT STD_LOGIC;
+ reset_n : IN STD_LOGIC
+ );
+ END timing_adapter_0003;
+
+ ARCHITECTURE RTL OF timing_adapter_0003 IS
+
+ ATTRIBUTE synthesis_clearbox : natural;
+ ATTRIBUTE synthesis_clearbox OF RTL : ARCHITECTURE IS 1;
+ BEGIN
+
+ in_ready <= '1';
+ out_data <= ( in_data(39 DOWNTO 0));
+ out_error <= ( in_error(6 DOWNTO 0));
+ out_valid <= in_valid;
+
+ END RTL; --timing_adapter_0003
+--synopsys translate_on
+--VALID FILE
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/timing_adapter/timing_adapter_0004.vho b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/timing_adapter/timing_adapter_0004.vho
new file mode 100644
index 0000000000..9bc8e8c04c
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/timing_adapter/timing_adapter_0004.vho
@@ -0,0 +1,53 @@
+--IP Functional Simulation Model
+--VERSION_BEGIN 11.1SP2 cbx_mgl 2012:01:25:21:26:09:SJ cbx_simgen 2012:01:25:21:25:27:SJ VERSION_END
+
+
+-- Copyright (C) 1991-2011 Altera Corporation
+-- Your use of Altera Corporation's design tools, logic functions
+-- and other software and tools, and its AMPP partner logic
+-- functions, and any output files from any of the foregoing
+-- (including device programming or simulation files), and any
+-- associated documentation or information are expressly subject
+-- to the terms and conditions of the Altera Program License
+-- Subscription Agreement, Altera MegaCore Function License
+-- Agreement, or other applicable license agreement, including,
+-- without limitation, that your use is for the sole purpose of
+-- programming logic devices manufactured by Altera and sold by
+-- Altera or its authorized distributors. Please refer to the
+-- applicable agreement for further details.
+
+-- You may only use these simulation model output files for simulation
+-- purposes and expressly not for synthesis or any other purposes (in which
+-- event Altera disclaims all warranties of any kind).
+
+
+--synopsys translate_off
+
+--synthesis_resources =
+ LIBRARY ieee;
+ USE ieee.std_logic_1164.all;
+
+ ENTITY timing_adapter_0004 IS
+ PORT
+ (
+ clk : IN STD_LOGIC;
+ in_data : IN STD_LOGIC_VECTOR (71 DOWNTO 0);
+ out_data : OUT STD_LOGIC_VECTOR (71 DOWNTO 0);
+ out_ready : IN STD_LOGIC;
+ out_valid : OUT STD_LOGIC;
+ reset_n : IN STD_LOGIC
+ );
+ END timing_adapter_0004;
+
+ ARCHITECTURE RTL OF timing_adapter_0004 IS
+
+ ATTRIBUTE synthesis_clearbox : natural;
+ ATTRIBUTE synthesis_clearbox OF RTL : ARCHITECTURE IS 1;
+ BEGIN
+
+ out_data <= ( in_data(71 DOWNTO 0));
+ out_valid <= out_ready;
+
+ END RTL; --timing_adapter_0004
+--synopsys translate_on
+--VALID FILE
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/timing_adapter/timing_adapter_0005.vho b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/timing_adapter/timing_adapter_0005.vho
new file mode 100644
index 0000000000..b7f930be44
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/timing_adapter/timing_adapter_0005.vho
@@ -0,0 +1,53 @@
+--IP Functional Simulation Model
+--VERSION_BEGIN 11.1SP2 cbx_mgl 2012:01:25:21:26:09:SJ cbx_simgen 2012:01:25:21:25:27:SJ VERSION_END
+
+
+-- Copyright (C) 1991-2011 Altera Corporation
+-- Your use of Altera Corporation's design tools, logic functions
+-- and other software and tools, and its AMPP partner logic
+-- functions, and any output files from any of the foregoing
+-- (including device programming or simulation files), and any
+-- associated documentation or information are expressly subject
+-- to the terms and conditions of the Altera Program License
+-- Subscription Agreement, Altera MegaCore Function License
+-- Agreement, or other applicable license agreement, including,
+-- without limitation, that your use is for the sole purpose of
+-- programming logic devices manufactured by Altera and sold by
+-- Altera or its authorized distributors. Please refer to the
+-- applicable agreement for further details.
+
+-- You may only use these simulation model output files for simulation
+-- purposes and expressly not for synthesis or any other purposes (in which
+-- event Altera disclaims all warranties of any kind).
+
+
+--synopsys translate_off
+
+--synthesis_resources =
+ LIBRARY ieee;
+ USE ieee.std_logic_1164.all;
+
+ ENTITY timing_adapter_0005 IS
+ PORT
+ (
+ clk : IN STD_LOGIC;
+ in_data : IN STD_LOGIC_VECTOR (71 DOWNTO 0);
+ in_ready : OUT STD_LOGIC;
+ in_valid : IN STD_LOGIC;
+ out_data : OUT STD_LOGIC_VECTOR (71 DOWNTO 0);
+ reset_n : IN STD_LOGIC
+ );
+ END timing_adapter_0005;
+
+ ARCHITECTURE RTL OF timing_adapter_0005 IS
+
+ ATTRIBUTE synthesis_clearbox : natural;
+ ATTRIBUTE synthesis_clearbox OF RTL : ARCHITECTURE IS 1;
+ BEGIN
+
+ in_ready <= '1';
+ out_data <= ( in_data(71 DOWNTO 0));
+
+ END RTL; --timing_adapter_0005
+--synopsys translate_on
+--VALID FILE
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/timing_adapter/timing_adapter_0006.vho b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/timing_adapter/timing_adapter_0006.vho
new file mode 100644
index 0000000000..0146291ba0
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/timing_adapter/timing_adapter_0006.vho
@@ -0,0 +1,66 @@
+--IP Functional Simulation Model
+--VERSION_BEGIN 11.1SP2 cbx_mgl 2012:01:25:21:26:09:SJ cbx_simgen 2012:01:25:21:25:27:SJ VERSION_END
+
+
+-- Copyright (C) 1991-2011 Altera Corporation
+-- Your use of Altera Corporation's design tools, logic functions
+-- and other software and tools, and its AMPP partner logic
+-- functions, and any output files from any of the foregoing
+-- (including device programming or simulation files), and any
+-- associated documentation or information are expressly subject
+-- to the terms and conditions of the Altera Program License
+-- Subscription Agreement, Altera MegaCore Function License
+-- Agreement, or other applicable license agreement, including,
+-- without limitation, that your use is for the sole purpose of
+-- programming logic devices manufactured by Altera and sold by
+-- Altera or its authorized distributors. Please refer to the
+-- applicable agreement for further details.
+
+-- You may only use these simulation model output files for simulation
+-- purposes and expressly not for synthesis or any other purposes (in which
+-- event Altera disclaims all warranties of any kind).
+
+
+--synopsys translate_off
+
+--synthesis_resources =
+ LIBRARY ieee;
+ USE ieee.std_logic_1164.all;
+
+ ENTITY timing_adapter_0006 IS
+ PORT
+ (
+ clk : IN STD_LOGIC;
+ in_data : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
+ in_empty : IN STD_LOGIC_VECTOR (2 DOWNTO 0);
+ in_endofpacket : IN STD_LOGIC;
+ in_error : IN STD_LOGIC;
+ in_startofpacket : IN STD_LOGIC;
+ in_valid : IN STD_LOGIC;
+ out_data : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
+ out_empty : OUT STD_LOGIC_VECTOR (2 DOWNTO 0);
+ out_endofpacket : OUT STD_LOGIC;
+ out_error : OUT STD_LOGIC;
+ out_ready : IN STD_LOGIC;
+ out_startofpacket : OUT STD_LOGIC;
+ out_valid : OUT STD_LOGIC;
+ reset_n : IN STD_LOGIC
+ );
+ END timing_adapter_0006;
+
+ ARCHITECTURE RTL OF timing_adapter_0006 IS
+
+ ATTRIBUTE synthesis_clearbox : natural;
+ ATTRIBUTE synthesis_clearbox OF RTL : ARCHITECTURE IS 1;
+ BEGIN
+
+ out_data <= ( in_data(63 DOWNTO 0));
+ out_empty <= ( in_empty(2 DOWNTO 0));
+ out_endofpacket <= in_endofpacket;
+ out_error <= in_error;
+ out_startofpacket <= in_startofpacket;
+ out_valid <= in_valid;
+
+ END RTL; --timing_adapter_0006
+--synopsys translate_on
+--VALID FILE
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/timing_adapter/timing_adapter_0007.vho b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/timing_adapter/timing_adapter_0007.vho
new file mode 100644
index 0000000000..a127d235e0
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/timing_adapter/timing_adapter_0007.vho
@@ -0,0 +1,67 @@
+--IP Functional Simulation Model
+--VERSION_BEGIN 11.1SP2 cbx_mgl 2012:01:25:21:26:09:SJ cbx_simgen 2012:01:25:21:25:27:SJ VERSION_END
+
+
+-- Copyright (C) 1991-2011 Altera Corporation
+-- Your use of Altera Corporation's design tools, logic functions
+-- and other software and tools, and its AMPP partner logic
+-- functions, and any output files from any of the foregoing
+-- (including device programming or simulation files), and any
+-- associated documentation or information are expressly subject
+-- to the terms and conditions of the Altera Program License
+-- Subscription Agreement, Altera MegaCore Function License
+-- Agreement, or other applicable license agreement, including,
+-- without limitation, that your use is for the sole purpose of
+-- programming logic devices manufactured by Altera and sold by
+-- Altera or its authorized distributors. Please refer to the
+-- applicable agreement for further details.
+
+-- You may only use these simulation model output files for simulation
+-- purposes and expressly not for synthesis or any other purposes (in which
+-- event Altera disclaims all warranties of any kind).
+
+
+--synopsys translate_off
+
+--synthesis_resources =
+ LIBRARY ieee;
+ USE ieee.std_logic_1164.all;
+
+ ENTITY timing_adapter_0007 IS
+ PORT
+ (
+ clk : IN STD_LOGIC;
+ in_data : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
+ in_empty : IN STD_LOGIC_VECTOR (2 DOWNTO 0);
+ in_endofpacket : IN STD_LOGIC;
+ in_error : IN STD_LOGIC;
+ in_ready : OUT STD_LOGIC;
+ in_startofpacket : IN STD_LOGIC;
+ in_valid : IN STD_LOGIC;
+ out_data : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
+ out_empty : OUT STD_LOGIC_VECTOR (2 DOWNTO 0);
+ out_endofpacket : OUT STD_LOGIC;
+ out_error : OUT STD_LOGIC;
+ out_startofpacket : OUT STD_LOGIC;
+ out_valid : OUT STD_LOGIC;
+ reset_n : IN STD_LOGIC
+ );
+ END timing_adapter_0007;
+
+ ARCHITECTURE RTL OF timing_adapter_0007 IS
+
+ ATTRIBUTE synthesis_clearbox : natural;
+ ATTRIBUTE synthesis_clearbox OF RTL : ARCHITECTURE IS 1;
+ BEGIN
+
+ in_ready <= '1';
+ out_data <= ( in_data(63 DOWNTO 0));
+ out_empty <= ( in_empty(2 DOWNTO 0));
+ out_endofpacket <= in_endofpacket;
+ out_error <= in_error;
+ out_startofpacket <= in_startofpacket;
+ out_valid <= in_valid;
+
+ END RTL; --timing_adapter_0007
+--synopsys translate_on
+--VALID FILE
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/timing_adapter/timing_adapter_0008.vho b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/timing_adapter/timing_adapter_0008.vho
new file mode 100644
index 0000000000..6fedf41fd4
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/timing_adapter/timing_adapter_0008.vho
@@ -0,0 +1,53 @@
+--IP Functional Simulation Model
+--VERSION_BEGIN 11.1SP2 cbx_mgl 2012:01:25:21:26:09:SJ cbx_simgen 2012:01:25:21:25:27:SJ VERSION_END
+
+
+-- Copyright (C) 1991-2011 Altera Corporation
+-- Your use of Altera Corporation's design tools, logic functions
+-- and other software and tools, and its AMPP partner logic
+-- functions, and any output files from any of the foregoing
+-- (including device programming or simulation files), and any
+-- associated documentation or information are expressly subject
+-- to the terms and conditions of the Altera Program License
+-- Subscription Agreement, Altera MegaCore Function License
+-- Agreement, or other applicable license agreement, including,
+-- without limitation, that your use is for the sole purpose of
+-- programming logic devices manufactured by Altera and sold by
+-- Altera or its authorized distributors. Please refer to the
+-- applicable agreement for further details.
+
+-- You may only use these simulation model output files for simulation
+-- purposes and expressly not for synthesis or any other purposes (in which
+-- event Altera disclaims all warranties of any kind).
+
+
+--synopsys translate_off
+
+--synthesis_resources =
+ LIBRARY ieee;
+ USE ieee.std_logic_1164.all;
+
+ ENTITY timing_adapter_0008 IS
+ PORT
+ (
+ clk : IN STD_LOGIC;
+ in_data : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
+ out_data : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
+ out_ready : IN STD_LOGIC;
+ out_valid : OUT STD_LOGIC;
+ reset_n : IN STD_LOGIC
+ );
+ END timing_adapter_0008;
+
+ ARCHITECTURE RTL OF timing_adapter_0008 IS
+
+ ATTRIBUTE synthesis_clearbox : natural;
+ ATTRIBUTE synthesis_clearbox OF RTL : ARCHITECTURE IS 1;
+ BEGIN
+
+ out_data <= ( in_data(1 DOWNTO 0));
+ out_valid <= out_ready;
+
+ END RTL; --timing_adapter_0008
+--synopsys translate_on
+--VALID FILE
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/timing_adapter/timing_adapter_0009.vho b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/timing_adapter/timing_adapter_0009.vho
new file mode 100644
index 0000000000..dec6c4a1f3
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/timing_adapter/timing_adapter_0009.vho
@@ -0,0 +1,53 @@
+--IP Functional Simulation Model
+--VERSION_BEGIN 11.1SP2 cbx_mgl 2012:01:25:21:26:09:SJ cbx_simgen 2012:01:25:21:25:27:SJ VERSION_END
+
+
+-- Copyright (C) 1991-2011 Altera Corporation
+-- Your use of Altera Corporation's design tools, logic functions
+-- and other software and tools, and its AMPP partner logic
+-- functions, and any output files from any of the foregoing
+-- (including device programming or simulation files), and any
+-- associated documentation or information are expressly subject
+-- to the terms and conditions of the Altera Program License
+-- Subscription Agreement, Altera MegaCore Function License
+-- Agreement, or other applicable license agreement, including,
+-- without limitation, that your use is for the sole purpose of
+-- programming logic devices manufactured by Altera and sold by
+-- Altera or its authorized distributors. Please refer to the
+-- applicable agreement for further details.
+
+-- You may only use these simulation model output files for simulation
+-- purposes and expressly not for synthesis or any other purposes (in which
+-- event Altera disclaims all warranties of any kind).
+
+
+--synopsys translate_off
+
+--synthesis_resources =
+ LIBRARY ieee;
+ USE ieee.std_logic_1164.all;
+
+ ENTITY timing_adapter_0009 IS
+ PORT
+ (
+ clk : IN STD_LOGIC;
+ in_data : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
+ in_ready : OUT STD_LOGIC;
+ in_valid : IN STD_LOGIC;
+ out_data : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
+ reset_n : IN STD_LOGIC
+ );
+ END timing_adapter_0009;
+
+ ARCHITECTURE RTL OF timing_adapter_0009 IS
+
+ ATTRIBUTE synthesis_clearbox : natural;
+ ATTRIBUTE synthesis_clearbox OF RTL : ARCHITECTURE IS 1;
+ BEGIN
+
+ in_ready <= '1';
+ out_data <= ( in_data(1 DOWNTO 0));
+
+ END RTL; --timing_adapter_0009
+--synopsys translate_on
+--VALID FILE
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/timing_adapter/timing_adapter_0010.vho b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/timing_adapter/timing_adapter_0010.vho
new file mode 100644
index 0000000000..2e148f05bb
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/timing_adapter/timing_adapter_0010.vho
@@ -0,0 +1,54 @@
+--IP Functional Simulation Model
+--VERSION_BEGIN 11.1SP2 cbx_mgl 2012:01:25:21:26:09:SJ cbx_simgen 2012:01:25:21:25:27:SJ VERSION_END
+
+
+-- Copyright (C) 1991-2011 Altera Corporation
+-- Your use of Altera Corporation's design tools, logic functions
+-- and other software and tools, and its AMPP partner logic
+-- functions, and any output files from any of the foregoing
+-- (including device programming or simulation files), and any
+-- associated documentation or information are expressly subject
+-- to the terms and conditions of the Altera Program License
+-- Subscription Agreement, Altera MegaCore Function License
+-- Agreement, or other applicable license agreement, including,
+-- without limitation, that your use is for the sole purpose of
+-- programming logic devices manufactured by Altera and sold by
+-- Altera or its authorized distributors. Please refer to the
+-- applicable agreement for further details.
+
+-- You may only use these simulation model output files for simulation
+-- purposes and expressly not for synthesis or any other purposes (in which
+-- event Altera disclaims all warranties of any kind).
+
+
+--synopsys translate_off
+
+--synthesis_resources =
+ LIBRARY ieee;
+ USE ieee.std_logic_1164.all;
+
+ ENTITY timing_adapter_0010 IS
+ PORT
+ (
+ clk : IN STD_LOGIC;
+ in_data : IN STD_LOGIC_VECTOR (15 DOWNTO 0);
+ in_valid : IN STD_LOGIC;
+ out_data : OUT STD_LOGIC_VECTOR (15 DOWNTO 0);
+ out_ready : IN STD_LOGIC;
+ out_valid : OUT STD_LOGIC;
+ reset_n : IN STD_LOGIC
+ );
+ END timing_adapter_0010;
+
+ ARCHITECTURE RTL OF timing_adapter_0010 IS
+
+ ATTRIBUTE synthesis_clearbox : natural;
+ ATTRIBUTE synthesis_clearbox OF RTL : ARCHITECTURE IS 1;
+ BEGIN
+
+ out_data <= ( in_data(15 DOWNTO 0));
+ out_valid <= in_valid;
+
+ END RTL; --timing_adapter_0010
+--synopsys translate_on
+--VALID FILE
diff --git a/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/timing_adapter/timing_adapter_0011.vho b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/timing_adapter/timing_adapter_0011.vho
new file mode 100644
index 0000000000..b104e65921
--- /dev/null
+++ b/libraries/technology/ip_stratixiv/mac_10g/generated/ip_stratixiv_mac_10g_sim/timing_adapter/timing_adapter_0011.vho
@@ -0,0 +1,55 @@
+--IP Functional Simulation Model
+--VERSION_BEGIN 11.1SP2 cbx_mgl 2012:01:25:21:26:09:SJ cbx_simgen 2012:01:25:21:25:27:SJ VERSION_END
+
+
+-- Copyright (C) 1991-2011 Altera Corporation
+-- Your use of Altera Corporation's design tools, logic functions
+-- and other software and tools, and its AMPP partner logic
+-- functions, and any output files from any of the foregoing
+-- (including device programming or simulation files), and any
+-- associated documentation or information are expressly subject
+-- to the terms and conditions of the Altera Program License
+-- Subscription Agreement, Altera MegaCore Function License
+-- Agreement, or other applicable license agreement, including,
+-- without limitation, that your use is for the sole purpose of
+-- programming logic devices manufactured by Altera and sold by
+-- Altera or its authorized distributors. Please refer to the
+-- applicable agreement for further details.
+
+-- You may only use these simulation model output files for simulation
+-- purposes and expressly not for synthesis or any other purposes (in which
+-- event Altera disclaims all warranties of any kind).
+
+
+--synopsys translate_off
+
+--synthesis_resources =
+ LIBRARY ieee;
+ USE ieee.std_logic_1164.all;
+
+ ENTITY timing_adapter_0011 IS
+ PORT
+ (
+ clk : IN STD_LOGIC;
+ in_data : IN STD_LOGIC_VECTOR (15 DOWNTO 0);
+ in_ready : OUT STD_LOGIC;
+ in_valid : IN STD_LOGIC;
+ out_data : OUT STD_LOGIC_VECTOR (15 DOWNTO 0);
+ out_valid : OUT STD_LOGIC;
+ reset_n : IN STD_LOGIC
+ );
+ END timing_adapter_0011;
+
+ ARCHITECTURE RTL OF timing_adapter_0011 IS
+
+ ATTRIBUTE synthesis_clearbox : natural;
+ ATTRIBUTE synthesis_clearbox OF RTL : ARCHITECTURE IS 1;
+ BEGIN
+
+ in_ready <= '1';
+ out_data <= ( in_data(15 DOWNTO 0));
+ out_valid <= in_valid;
+
+ END RTL; --timing_adapter_0011
+--synopsys translate_on
+--VALID FILE
--
GitLab