From 8175f2167a7298af182eaaf9f00ce95b64e9bdaf Mon Sep 17 00:00:00 2001
From: Daniel van der Schuur <schuur@astron.nl>
Date: Thu, 21 Jan 2016 10:25:35 +0000
Subject: [PATCH] -Commented out undefined instances.

---
 .../memory/tech_memory_ram_cr_cw.vhd          | 10 +++----
 .../memory/tech_memory_ram_crw_crw.vhd        | 10 +++----
 .../memory/tech_memory_ram_crwk_crw.vhd       | 10 +++----
 .../technology/memory/tech_memory_ram_r_w.vhd | 10 +++----
 .../technology/memory/tech_memory_rom_r.vhd   | 26 +++++++++----------
 5 files changed, 33 insertions(+), 33 deletions(-)

diff --git a/libraries/technology/memory/tech_memory_ram_cr_cw.vhd b/libraries/technology/memory/tech_memory_ram_cr_cw.vhd
index b29ac59a5f..9b8ed180c2 100644
--- a/libraries/technology/memory/tech_memory_ram_cr_cw.vhd
+++ b/libraries/technology/memory/tech_memory_ram_cr_cw.vhd
@@ -68,10 +68,10 @@ BEGIN
     PORT MAP (data, rdaddress, rdclock, wraddress, wrclock, wren, q);
   END GENERATE;
   
-  gen_ip_arria10_e3sge3 : IF g_technology=c_tech_arria10_e3sge3 GENERATE
-    u0 : ip_arria10_e3sge3_ram_cr_cw
-    GENERIC MAP (FALSE, g_adr_w, g_dat_w, g_nof_words, g_rd_latency, g_init_file)
-    PORT MAP (data, rdaddress, rdclock, wraddress, wrclock, wren, q);
-  END GENERATE;
+--  gen_ip_arria10_e3sge3 : IF g_technology=c_tech_arria10_e3sge3 GENERATE
+--    u0 : ip_arria10_e3sge3_ram_cr_cw
+--    GENERIC MAP (FALSE, g_adr_w, g_dat_w, g_nof_words, g_rd_latency, g_init_file)
+--    PORT MAP (data, rdaddress, rdclock, wraddress, wrclock, wren, q);
+--  END GENERATE;
   
 END ARCHITECTURE;
diff --git a/libraries/technology/memory/tech_memory_ram_crw_crw.vhd b/libraries/technology/memory/tech_memory_ram_crw_crw.vhd
index 097ccb3289..f41db436d0 100644
--- a/libraries/technology/memory/tech_memory_ram_crw_crw.vhd
+++ b/libraries/technology/memory/tech_memory_ram_crw_crw.vhd
@@ -75,10 +75,10 @@ BEGIN
     PORT MAP (address_a, address_b, clock_a, clock_b, data_a, data_b, wren_a, wren_b, q_a, q_b);
   END GENERATE;
   
-  gen_ip_arria10_e3sge3 : IF g_technology=c_tech_arria10_e3sge3 GENERATE
-    u0 : ip_arria10_e3sge3_ram_crw_crw
-    GENERIC MAP (FALSE, g_adr_w, g_dat_w, g_nof_words, g_rd_latency, g_init_file)
-    PORT MAP (address_a, address_b, clock_a, clock_b, data_a, data_b, wren_a, wren_b, q_a, q_b);
-  END GENERATE;
+--  gen_ip_arria10_e3sge3 : IF g_technology=c_tech_arria10_e3sge3 GENERATE
+--    u0 : ip_arria10_e3sge3_ram_crw_crw
+--    GENERIC MAP (FALSE, g_adr_w, g_dat_w, g_nof_words, g_rd_latency, g_init_file)
+--    PORT MAP (address_a, address_b, clock_a, clock_b, data_a, data_b, wren_a, wren_b, q_a, q_b);
+--  END GENERATE;
   
 END ARCHITECTURE;
diff --git a/libraries/technology/memory/tech_memory_ram_crwk_crw.vhd b/libraries/technology/memory/tech_memory_ram_crwk_crw.vhd
index 33cff6d845..b76b5635f2 100644
--- a/libraries/technology/memory/tech_memory_ram_crwk_crw.vhd
+++ b/libraries/technology/memory/tech_memory_ram_crwk_crw.vhd
@@ -77,10 +77,10 @@ BEGIN
     PORT MAP (address_a, address_b, clock_a, clock_b, data_a, data_b, wren_a, wren_b, q_a, q_b);
   END GENERATE;
   
-  gen_ip_arria10_e3sge3 : IF g_technology=c_tech_arria10_e3sge3 GENERATE
-    u0 : ip_arria10_e3sge3_ram_crwk_crw
-    GENERIC MAP (g_adr_a_w, g_dat_a_w, g_adr_b_w, g_dat_b_w, g_nof_words_a, g_nof_words_b, g_rd_latency, g_init_file)
-    PORT MAP (address_a, address_b, clock_a, clock_b, data_a, data_b, wren_a, wren_b, q_a, q_b);
-  END GENERATE;
+--  gen_ip_arria10_e3sge3 : IF g_technology=c_tech_arria10_e3sge3 GENERATE
+--    u0 : ip_arria10_e3sge3_ram_crwk_crw
+--    GENERIC MAP (g_adr_a_w, g_dat_a_w, g_adr_b_w, g_dat_b_w, g_nof_words_a, g_nof_words_b, g_rd_latency, g_init_file)
+--    PORT MAP (address_a, address_b, clock_a, clock_b, data_a, data_b, wren_a, wren_b, q_a, q_b);
+--  END GENERATE;
   
 END ARCHITECTURE;
diff --git a/libraries/technology/memory/tech_memory_ram_r_w.vhd b/libraries/technology/memory/tech_memory_ram_r_w.vhd
index 088235bcba..5d57f377e1 100644
--- a/libraries/technology/memory/tech_memory_ram_r_w.vhd
+++ b/libraries/technology/memory/tech_memory_ram_r_w.vhd
@@ -65,10 +65,10 @@ BEGIN
     PORT MAP (clock, data, rdaddress, wraddress, wren, q);
   END GENERATE;
   
-  gen_ip_arria10_e3sge3 : IF g_technology=c_tech_arria10_e3sge3 GENERATE
-    u0 : ip_arria10_e3sge3_ram_r_w
-    GENERIC MAP (FALSE, g_adr_w, g_dat_w, g_nof_words, 1, g_init_file)
-    PORT MAP (clock, data, rdaddress, wraddress, wren, q);
-  END GENERATE;
+--  gen_ip_arria10_e3sge3 : IF g_technology=c_tech_arria10_e3sge3 GENERATE
+--    u0 : ip_arria10_e3sge3_ram_r_w
+--    GENERIC MAP (FALSE, g_adr_w, g_dat_w, g_nof_words, 1, g_init_file)
+--    PORT MAP (clock, data, rdaddress, wraddress, wren, q);
+--  END GENERATE;
   
 END ARCHITECTURE;
diff --git a/libraries/technology/memory/tech_memory_rom_r.vhd b/libraries/technology/memory/tech_memory_rom_r.vhd
index 4a9d4ffc5d..998e0ad2d0 100644
--- a/libraries/technology/memory/tech_memory_rom_r.vhd
+++ b/libraries/technology/memory/tech_memory_rom_r.vhd
@@ -69,18 +69,18 @@ BEGIN
     );
   END GENERATE;
   
-  gen_ip_arria10_e3sge3 : IF g_technology=c_tech_arria10_e3sge3 GENERATE
-    -- use ip_arria10_e3sge3_ram_r_w as ROM
-    u0 : ip_arria10_e3sge3_ram_r_w
-    GENERIC MAP (FALSE, g_adr_w, g_dat_w, g_nof_words, 1, g_init_file)
-    PORT MAP (
-      clk         => clock,
-      --data        => ,
-      rdaddress   => address,
-      --wraddress   => ,
-      --wren        => ,
-      q           => q
-    );
-  END GENERATE;
+--  gen_ip_arria10_e3sge3 : IF g_technology=c_tech_arria10_e3sge3 GENERATE
+--    -- use ip_arria10_e3sge3_ram_r_w as ROM
+--    u0 : ip_arria10_e3sge3_ram_r_w
+--    GENERIC MAP (FALSE, g_adr_w, g_dat_w, g_nof_words, 1, g_init_file)
+--    PORT MAP (
+--      clk         => clock,
+--      --data        => ,
+--      rdaddress   => address,
+--      --wraddress   => ,
+--      --wren        => ,
+--      q           => q
+--    );
+--  END GENERATE;
   
 END ARCHITECTURE;
-- 
GitLab