From 69e86d040190277960800783d69d57eb28306c98 Mon Sep 17 00:00:00 2001
From: Pepping <pepping>
Date: Mon, 30 Mar 2015 12:53:58 +0000
Subject: [PATCH] Added pi_io_ddr object to check init done
---
.../unb1_reorder/tb/python/tc_unb1_reorder.py | 11 ++++++++---
1 file changed, 8 insertions(+), 3 deletions(-)
diff --git a/applications/unb1_reorder/tb/python/tc_unb1_reorder.py b/applications/unb1_reorder/tb/python/tc_unb1_reorder.py
index 8792209388..af3feaea8c 100644
--- a/applications/unb1_reorder/tb/python/tc_unb1_reorder.py
+++ b/applications/unb1_reorder/tb/python/tc_unb1_reorder.py
@@ -40,6 +40,7 @@ import pi_diag_block_gen
import pi_diag_data_buffer
import pi_ss_ss_wide
import dsp_test
+import pi_io_ddr
import sys, os
import subprocess
@@ -114,6 +115,9 @@ db_im = pi_diag_data_buffer.PiDiagDataBuffer(tc, io, instanceName = 'IM', nofStr
# Create subandselect instance for pre-transpose.
ss = pi_ss_ss_wide.PiSsSsWide (tc, io, c_frame_size*g_rd_chunksize, c_nof_int_streams)
+# Create object for DDR register map
+ddr = pi_io_ddr.PiIoDdr(tc, io, nof_inst = 1)
+
# Create dsp_test instance for helpful methods
dsp_test_bg = dsp_test.DspTest(inDatW=c_in_dat_w)
@@ -146,7 +150,7 @@ if __name__ == "__main__":
if c_ena_pre_transpose:
ss.write_selects(ss_list)
-
+
###############################################################################
#
# Create stimuli for the BG
@@ -187,8 +191,8 @@ if __name__ == "__main__":
# Wait until the DDR3 model is initialized.
if tc.sim == True:
- do_until_gt(io.simIO.getSimTime, ms_retry=1000, val=110000, s_timeout=13600) # 110000
-
+ do_until_eq(ddr.read_init_done, ms_retry=1000, val=1, s_timeout=13600) # 110000
+
if(c_force_late_sync == 1):
if tc.sim == True:
do_until_gt(io.simIO.getSimTime, ms_retry=1000, val=180000, s_timeout=13600) # 110000
@@ -299,3 +303,4 @@ if __name__ == "__main__":
+
--
GitLab