

## Uthernet (UTH) Module Description

	Organisatie / Organization	Datum / Date
<b>Auteur(s) / Author(s):</b>  Eric Kooistra	ASTRON	
<b>Controle / Checked:</b>  Andre Gunst	ASTRON	
<b>Goedkeuring / Approval:</b>  Andre Gunst	ASTRON	
<b>Autorisatie / Authorisation:</b>  <b>Handtekening / Signature</b> Andre Gunst	ASTRON	

<p>© ASTRON 2011 All rights are reserved. Reproduction in whole or in part is prohibited without written consent of the copyright owner.</p>
--

UniBoard

**DESP**

Doc.nr.: ASTRON-RP-871  
Rev.: 0.2  
Date:  
Class.: Public

## Distribution list:

---

Group:	Others:
Andre Gunst (AG, ASTRON) Eric Kooistra (EK, ASTRON) Daniel van der Schuur (DS, ASTRON) Harm-Jan Pepping (HJP, ASTRON)	Gijs Schoonderbeek (GS, ASTRON) Jonathan Hargreaves (JH, JIVE) Salvatore Pirrucci (SP, JIVE)

## Document history:

---

Revision	Date	Author	Modification / Change
0.1	2011-11-16	Eric Kooistra	Draft.
0.2	2012-06-29	Eric Kooistra	Define preamble word instead of IDLE word. Added packet level flow control to uth_rx via XON.

## Table of contents:

1	Introduction.....	4
1.1	Purpose .....	4
1.2	Scope .....	4
2	Interface, design and implementation of the components .....	5
2.1	uth_tx – Transmit an UTH packet.....	5
2.2	uth_rx – Receive an UTH packet .....	8
3	Verification of the components .....	11

## Terminology:

CRC	Cyclic Redundancy Check
eop	end of packet
HDL	Hardware Description Language
IDLE	Idle word between frames
PHY	Physical interface
PRE	Preamble
RL	Ready Latency
RTL	Register Transfer Level
SFD	Start of Frame Delimiter
SISO	Source in Sink Out
sop	start of packet
SOSI	Source Out Sink In
TLEN	Type / Length
UTH	Uthernet

## References:

1. "Uthernet Interface Specification", ASTRON-SP-041, E. Kooistra
2. "Specification for module interfaces using VHDL records", ASTRON-RP-380, E. Kooistra
3. "DP Streaming Module Description", ASTRON-RP-382, E. Kooistra
4. "Data Path Interface Description", ASTRON-RP-394, E. Kooistra

# 1 Introduction

## 1.1 Purpose

This document describes the Uthernet (UTH) module. The UTH module contains components to transmit or receive a block of data as payload in an Uthernet packet. The Uthernet packet structure is specified in [1]. The Uthernet interface is intended data transfer over for point-to-point links.

## 1.2 Scope

The UTH components use the SISO and SOSI streaming interface records that are defined in [2]. For more information on the streaming interface see [3].

This UTH module makes most of the DP packetizing components that were defined in [4] obsolete.

## 2 Interface, design and implementation of the components

### 2.1 uth\_tx – Transmit an UTH packet

#### 2.1.1 Interface

The uth\_tx assembles a data block into an UTH packet as shown below in Figure 1 and Figure 2:




Figure 1: uth\_tx snk\_in




Figure 2: uth\_tx src\_out

The uth\_tx interface parameters and ports are given in respectively Table 1 and Table 2.

Generic	Type	Description
g_data_w	natural	$\geq 1$ , $\leq c\_uth\_data\_max\_w = 256$
g_nof_ch	natural	The channels are numbered from 0 TO $g\_nof\_ch-1$ , each channel represents a type of UTH packet
g_typ_arr	t_natural_arr	Array of $g\_nof\_ch$ TLEN type values
g_out_rl	natural	Only for architecture 'rtl_delay'. Default use 6 to avoid instantiating the RL adapter else use the required source RL value.

Table 1: uth\_tx parameters

Signal	IO	Type	Description
rst	IN	std_logic	Reset
clk	IN	std_logic	Clock
snk_out	OUT	t_dp_siso	SISO: ready
snk_in	IN	t_dp_sosi	SOSI: data, valid, sop, eop, channel
src_in	IN	t_dp_siso	SISO: ready
src_out	OUT	t_dp_sosi	SOSI: data, valid, sop, eop

Table 2: uth\_tx ports

#### 2.1.2 Design

The input data is a block of data marked by  $snk\_in.sop$  and  $snk\_in.eop$ . If the PHY link supports data valid then the input block may have gaps where  $snk\_in.valid$  is '0', else the  $snk\_in.valid$  has to remain active

during the block of data to ensure that *src\_out\_valid* remains active too. The minimum block size is 1 data word, whereby the *snk\_in.valid*, *snk\_in.sop* and *snk\_in.eop* are then all active in the same clock cycle.

After the *snk\_in.sop* the *uth\_tx* first outputs the PRE (preamble), the SFD (start of frame delimiter) and the TLEN (type or length) words. The PRE word is marked by the *src\_out.sop*. If the TLEN word represents a length then its value must match the number of input data words in a block. The TLEN length must be known and fixed, it is not dynamically derived from *snk\_in.sop*, *snk\_in.valid* and *snk\_in.eop*, because that would require some block store and forward buffering. If the TLEN word represents a type, then it can have an arbitrary type value, because then receiving side will also know the fixed length that corresponds to that TLEN type. Typically the TLEN type value should be larger than the largest supported TLEN length value, to support both TLEN interpretations on the same PHY link.

Each *snk\_in.channel* input channel gets a unique TLEN value. The requirement is that each input channel has a fixed number of data. The number of channels that is supported is set by *g\_nof\_ch*. The TLEN value is defined per channel via the parameter *g\_typ\_arr(snk\_in.channel)*. The *g\_typ\_arr* value can indicate the payload data length or a packet type. For the *uth\_tx* this is indifferent, because it just inserts the *g\_typ\_arr(snk\_in.channel)* value at the TLEN field and determines the payload length using the *snk\_in.valid*, *snk\_in.sop* and *snk\_in.eop*. Hence the *uth\_tx* does not need to know whether the TLEN field is used as length or as type. The transmitted payload length must of course be the same as the payload length that the receiver side will expect for that TLEN value.

The valid *snk\_in.data* block marked by the *snk\_in.valid*, *snk\_in.sop* and *snk\_in.eop* is passed on as UTH payload via the UTH packet data field. The UTH payload is protected by a cyclic redundancy check (CRC). The CRC word is passed on via the CRC field. The CRC field is marked by the *src\_out.eop*. The *uth\_tx* passes the *snk\_in.data* on to *src\_out.data* without restriction, i.e. the *g\_data\_w* parameter is not used for that. The *g\_data\_w* parameter is used to select the appropriate CRC polynomial as defined in [1].

Originally the intention was to output preamble words between UTH packets to fill inter frame gaps if necessary. However to decrease the change of falsely detecting an SFD the *uth\_tx* output now outputs IDLE words with all '1'-s (so 0xF..FFF) with *src\_out.valid* is '0' between UTH packets. The *src\_out.valid*, *src\_out.sop* and *src\_out.eop* signals are available to ease subsequent UTH packet scheduling. They can be use on the PHY link if the PHY link interface supports them, but they do not have to be used on the PHY link. For more information on the PHY link see [1].


The *uth\_tx* sink and source assume a ready latency of  $RL = 1$ . The *uth\_tx* does support backpressure from the downstream sink via *src\_in.ready*. The *uth\_tx* does give backpressure to the upstream source via *snk\_out.ready*. If the upstream source does not support the ready then this may be handled by placing an RL adapter or a FIFO in between [3]. If the downstream sink is always ready then *uth\_tx* can continuously output UTH packets, i.e. *src\_out.sop* directly after *src\_out.eop*, if sufficient input data blocks are provided.

### 2.1.3 Implementation

The *uth\_tx* has been implemented in two architectures:

- *rtl\_hold* – using *dp\_hold\_input*
- *rtl\_delay* – using *dp\_latency\_adapter*

The '*rtl\_delay*' architecture is based on a state machine that assembles the UTH packet while ignoring the *src\_in.ready* followed by a RL adapter to correct for that omission. The RL adapter adapts from internal  $RL = 6$  to source  $RL = g\_out\_rl$ . The '*rtl\_hold*' architecture is the preferred implementation. Figure 3 shows the block diagram of '*rtl\_hold*' that uses a *dp\_hold\_input* [3] component to handle the sink and the source with  $RL = 1$ . Note that *src\_buf* is only used as buffer for *next\_src\_buf* and *pend\_src\_buf*, but not directly (this is typical for using *dp\_hold\_input*).



**Figure 3: uth\_tx(rtl\_hold) implementation**

## 2.2 uth\_rx – Receive an UTH packet

### 2.2.1 Interface

The uth\_rx disassembles a data block from an UTH packet as shown below in Figure 4 and Figure 5:



Figure 4: uth\_rx snk\_in




Figure 5: uth\_rx src\_out

The uth\_rx interface parameters and ports are given in respectively Table 3 and Table 4.

Generic	Type	Description
g_data_w	natural	$\geq 1$ , $\leq c\_uth\_data\_max\_w = 256$
g_len_max	natural	Defines the maximum number of data in the payload, used by the internal payload data counter.
g_nof_ch	natural	The channels are numbered from 0 TO $g\_nof\_ch-1$ , each channel represents a type of UTH packet
g_typ_arr	t_natural_arr	Array of $g\_nof\_ch$ TLEN type values
g_len_arr	t_natural_arr	Array of $g\_nof\_ch$ TLEN length values
g_use_this_siso	boolean	Default use TRUE for best throughput performance. When FALSE then uth_rx does not need to control <i>snk_out</i> and it is ready when the downstream sink is ready, this may ease achieving timing closure. When TRUE then in addition uth_rx can also be ready when it is receiving inter frame gaps or the header to increase the throughput.
g_use_src_in	boolean	Only for architecture 'rtl_adapt'. Default use TRUE for backpressure support else use FALSE to avoid instantiating the RL adapter.

Table 3: uth\_rx parameters

Signal	IO	Type	Description
rst	IN	std_logic	Reset
clk	IN	std_logic	Clock
snk_out	OUT	t_dp_siso	SISO: ready
snk_in	IN	t_dp_sosi	SOSI: data
src_in	IN	t_dp_siso	SISO: ready
src_out	OUT	t_dp_sosi	SOSI: data, valid, sop, eop, channel, err

Table 4: uth\_rx ports



## 2.2.2 Design

The UTH packet overhead words are stripped, only the payload data is output, indicated by the *src\_out.valid*, *src\_out.sop* and *src\_out.eop*. The UTH packet starts with an PRE word. The *src\_out.sop* is derived based on an PRE to SFD word transition in the *snk\_in.data*. The number of payload data words is derived from the TLEN field. The last payload data word is held during the CRC word and output at the *src\_out.eop*. The evaluation of the received CRC is passed on via the *src\_out.err* field, where 0 indicates OK and 1 indicates an CRC error. The *src\_out.err* field is valid at the *src\_out.eop*.

The *uth\_rx* can only receive a predefined set of different UTH packets. The different UTH packets are identified by their TLEN value. The number of TLEN values that *uth\_rx* supports is set by *g\_nof\_ch*. The received TLEN word should match a value in *g\_typ\_arr*. The index that matches is used for *src\_out.channel* and used to obtain the length of the payload from *g\_len\_arr(src\_out.channel)*. All other UTH packets with unsupported TLEN values that are not in *g\_typ\_arr* will get discarded. While counting *g\_len\_arr(src\_out.channel)* number of valid payload data words the *uth\_rx* is insensitive to possible PRE / SFD words in the payload data. Hence the source output is always a full block of payload data. If for some reason the input UTH framing got corrupted, then this will reflect in the CRC so the *src\_out.err* field will then report error. Another UTH packet may even get lost, but the UTH packet reception will recover on a next PRE / SFD detection.

Even without backpressure (so *src\_in.ready* = '1') the *src\_out.valid* will have a 1 cycle gap just before the *src\_out.eop*, due to the processing of the CRC. Between received source output payloads there is a gap of 3 cycles between the *src\_out.eop* and the next *src\_out.sop* due to the 3 UTH packet header words (PRE, SFD and TLEN) that get removed from the UTH packet.


The *uth\_rx* supports packet level flow control by flushing packets from the sink when *src\_in.xon* is XOFF. Therefore the indication to the sink via *snk\_out.xon* is always XON. The *src\_in.xon* is examined when a sop arrived. During the reception of a packet *src\_in.xon* has no effect.

## 2.2.3 Implementation

The *uth\_rx* has been implemented in two architectures:

- *rtl\_hold* – using *dp\_hold\_input*
- *rtl\_adapt* – using *dp\_latency\_adapter*

The '*rtl\_adapt*' architecture is based on a state machine that disassembles the UTH packet while ignoring the *src\_in.ready* followed by a RL adapter to correct for that omission. The RL adapter adapts from internal RL = 2 to source RL = 1. The '*rtl\_hold*' architecture is the preferred implementation, but using '*rtl\_adapt*' may also be applicable because it achieves about 0.5 % more throughput for random ready and it may achieve time closure more easily. Figure 6 shows the block diagram of '*rtl\_hold*' that uses a *dp\_hold\_input* [3] component to handle the sink and the source with RL = 1. Note that the state machine uses *next\_src\_buf*, whereas the state machine for *uth\_tx* uses *pend\_src\_buf*, this is due to that *uth\_tx* needs to insert data while *uth\_rx* skips data.




**Figure 6: uth\_rx(rtl\_hold) implementation**

## 3 Verification of the components

Figure 7 shows the tb\_uth testbench that verifies uth\_tx and uth\_rx together. The two main stimuli for a streaming interface component are:

- upstream source enable
- downstream sink ready.

These stimuli can active, random or pulsed. The tb\_uth uses the procedures described in [3] to generate blocks of data for the uth\_tx sink and to verify that these blocks of data arrive properly at the uth\_rx source. The *expected\_uth\_rx\_data* signal in Figure 7 is used to verify that the test as run at all. When the stimuli have finished then signal *tb\_end* stops the testbench clock to automatically stop the simulation.



**Figure 7: tb\_uth testbench for uth\_tx and uth\_rx**

The tb\_uth multi-testbench instantiates testbench tb\_uth several times with different generic settings to perform regression tests on the uth\_tx and uth\_rx.