

Demo RadioHDL

halted_readme.txt
 readme-libraries.txt 9 sep 2014

- UniBoard_Fly / <application>
- / UniBoard ← \$UNB
- / RadioHDL / ← \$RADIOHDL

Environment

• bashrc — tool environment setup scripts for RadioHDL and 'old style UNB' (setup_radiohdl.sh, setup_unb) (also for hardware and parser)

• RadioHDL tool start scripts

- run_modelsim 6.6c, 10.2
- run_quartus 11.1, 13.1a10
- unb2-*

lp <name>
 ml <name>
 as #
 ds

Configuration files

• Tool config file
 (hdl_tool.cfg (one central))
 sim_tool_name = modelsim
 model_tech_dir
 synth_tool_name = quartus

• library config file — modules, denguins → now all called libraries
 (hdl_lib.cfg (one per library))

The configuration files define how the tools should build the HDL libraries to create the targets. The targets are:

- t1 compile for simulation
- t2 synthesise to create hw image
- t3 regression test in simulation of VHDL test benches
- t4 " " " " Python test cases (via MP)
- t5 " " on hardware " " " " " "
- t6 zip file of library

modelsim-config.py
 quartus-config.py
 common_dict_file.py
 hdl_config.py
 — import modelsim-config
 help()

Build directory location

local <hdl-lib-name>/hdl_lib.cfg
 modelsim/
 quartus/
 src/
 tb/

central \$HDL_BUILD_DIR /quartus /hdl-lib_name
 ↑
 (modelsim/
 rm -rf

Simulation

- > rm -rf build
- > python modelsim-config.py - finds all hdl lib. cfg in root dir and creates mpf for all libraries
- > run.modelsim &

- >> lp eth
- >> lp all
- >> mk compile all
- >> double click tb.eth icon
- >> as 5
- >> .ds
- >> as 10
- >> run -a

in \$HDL-BUILD-DIR

self checking
self stopping

↳ tb.tb.tb.eth-regression.vhdl

Synthesis

- > python quartus-config.py - finds all hdl lib. cfg in root dir and creates qpf, qsf, qip for all design libraries that have a synth-top-level-entity key.

- > run-quartus unb1 &
 - >> open unb1-minimal
- or

- unb2-qcomp unb1-minimal
- revisions in hdl lib. cfg is possible but still to do.

Radio HDL / tools /

- base - common, dp, mm, utb
- external - easics
- io - epc, ipc, eth, lr-10G6E
- technology - ip-strealix1v, ip-arcua10
- fifo
- flash
- txe
- transceiver
- technology - pkg, vhd
- hdl lib. cfg.

Technology independence

- technology / ip-strealix1v
- ip-arcua10
- ram, fifo, ddr, armmi-parallel, gx
- txe-normis-gx
- txe-arcua-bvds
- ram (only ip-arcua10-ram-crw-crw.vhd done)
- memory / tech-memory-ram-crw-crw.vhd
- io / memory / common-ram-crw-crw.vhd
- g-technology =
 - c-tech-strealix1v
 - c-tech-arcua10

transpose

ip- = all IP components for device technology

tech- = all device technologies for IP component

UniBoard² i.e. test design

boards / uniboard1 / designs / unb1_minimal ^{← socp group}
 / unb1_test ← Leon
 / librarian / unb1_board / src / vball

used to be in \$UNB
 unb-common /
 e.g. ctrl-unb-common in
 now ctrl-unb1-board

/uniboard2/ designs / unb2_pinning ← Jonathan
 / unb2_minimal

↳ same functionality as unb1_minimal
 but for Arria10 on UniBoard?

/unb2_test

- The transpose map between IP and tech needs to be done first before the unb2 equivalent of a unb1 design can be made.
- Trial designs for Arria10 like unb2_pinning can also be made if necessary to quickly investigate the DDR4, GX, flash IP for Arria10.



