

Demo RadioHDL

halted_readme.txt
readme-libraries.txt 9 sep 2014

UniBoard_Fly / <application>

/ UniBoard

← \$UNB

/ RadioHDL /

← \$RADIOHDL

Environment

• bashrc — tool environment setup scripts for RadioHDL and 'old style UNB'
• setup-radiohdl.sh
• setup-unb (also for Partproc and Picaso)

• RadioHDL tool start scripts

• run_modelsim 6.6c 10.2
• run_quartus unb1 unb2
• unb2-* 11.1 13.1a10

lp <name>
mk <name>
as #
ds

Configuration files

• Tool config file
nim-tool-name = modelsim
model-tech-dir
synth-tool-name = quartus
hdtool.cfg (one central)

• Library config file — modules, designs → now all called libraries
hdtlib.cfg (one per library)

The configuration files define how the tools should build the HDL libraries to create the targets. The targets are:

- t1 compile for simulation
- t2 synthesise to create hw image
- t3 regression test in simulation of VHDL test benches
- t4 " " " " Python test cases (via MP)
- t5 " " " " on hardware " " " " " "
- t6 zip file of library

modelsim-config.py
quartus-config.py

common.dict-file.py
hdt-config.py

import modelsim-config
help()

Build directory location

local

<hdl-lib-name>/hdtlib.cfg
modelsim/
quartus/
hrc/
tb/

central

\$HDL_BUILD_DIR /quartus /<hdl-lib-name>
↑
/modelsim/
rm -rf

Simulation

> rm -rf build
 > python modelsim-config.py - finds all hdl lib. cfg in root dir and creates mpf for all libraries
 > run. modelsim &

→ lp eth
 → lp all
 → mk compile all
 → double click tb.eth icon
 → as 5
 → .ds
 → as 10
 → run -a

in \$HDL-BUILD-DIR

self checking
 self stopping

→ tb.tb.tb.eth-regression.vhdl.

Synthesis

> python quartus-config.py - finds all hdl lib. cfg in root dir and creates qpf, qsf, qip for all design libraries that have a synth-top level entity key.

> run-quartus unb1 &
 → open unb1-minimal

or

unb2-qcomp unb1-minimal.

- revisions in hdl lib. cfg is possible but still to do.

Radio HDL / tools /

hdl lib. cfg
 modelsim
 quartus
 oneclick

/ libraries / base — common, dp, mm, utb
 external — easier
 io — cpi, ipc, eth, lr-10GbE
 technology — ip-stratix10
 ip-arcua10
 fifo
 flash
 tse
 transceiver
 technology-phg.vhdl
 hdl lib. cfg.

Technology independence

technology / ip-stratix10
 ip-arcua10
 ram, fip, dadio, asmi-parallel, gx
 tse-normix-gx /
 tse-normix-bvds /
 ram (only ip-arcua10-ram-crw-crw.vhdl done)

transpose
 ip- = all IP for device technology

tech- = all device technologies for IP component

memory / tech-memory-ram-crw-crw.vhdl
 ↓
 io / memory / common-ram-crw-crw.vhdl

g-technology =
 C-tech-stratix10
 C-tech-arcua10

UniBoard 2 io. test design

boards / uniboard1 / designs / unbi_minimal ^{sopc group}
 / unbi_test ^{Leon}
 / libraries / unbi_board / src / vball

used to be in \$UNB
 unbi-common /
 e.g. ctrl-unbi-common in
 now ctrl-unbi-board

/ uniboard2 / designs / unbi2-pinning ^{Jonathan}
 / unbi2-minimal

same functionality as unbi1-minimal
 but for Arria10 on UniBoard?

/ unbi2_test

- The transpose map between IP and tech needs to be done first before the unbi2 equivalent of a unbi design can be made.
- Trial designs for Arria10 like unbi2-pinning can also be made if necessary to quickly investigate the DDR4, GX, flash IP for Arria10.



